
pll_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f48  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08006008  08006008  00007008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006158  08006158  0000809c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006158  08006158  00007158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006160  08006160  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006160  08006160  00007160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006164  08006164  00007164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006168  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200000a0  08006204  000080a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08006204  000083ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7bb  00000000  00000000  000080c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002314  00000000  00000000  0001487f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ac8  00000000  00000000  00016b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000854  00000000  00000000  00017660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a837  00000000  00000000  00017eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000db25  00000000  00000000  000326eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095654  00000000  00000000  00040210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d5864  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e98  00000000  00000000  000d58a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000d8740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000a0 	.word	0x200000a0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ff0 	.word	0x08005ff0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000a4 	.word	0x200000a4
 8000104:	08005ff0 	.word	0x08005ff0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	@ (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	@ (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f834 	bl	80004b4 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			@ (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	46ce      	mov	lr, r9
 800045c:	4699      	mov	r9, r3
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	469c      	mov	ip, r3
 8000462:	0413      	lsls	r3, r2, #16
 8000464:	4647      	mov	r7, r8
 8000466:	0c1b      	lsrs	r3, r3, #16
 8000468:	001d      	movs	r5, r3
 800046a:	000e      	movs	r6, r1
 800046c:	4661      	mov	r1, ip
 800046e:	0404      	lsls	r4, r0, #16
 8000470:	0c24      	lsrs	r4, r4, #16
 8000472:	b580      	push	{r7, lr}
 8000474:	0007      	movs	r7, r0
 8000476:	0c10      	lsrs	r0, r2, #16
 8000478:	434b      	muls	r3, r1
 800047a:	4365      	muls	r5, r4
 800047c:	4341      	muls	r1, r0
 800047e:	4360      	muls	r0, r4
 8000480:	0c2c      	lsrs	r4, r5, #16
 8000482:	18c0      	adds	r0, r0, r3
 8000484:	1824      	adds	r4, r4, r0
 8000486:	468c      	mov	ip, r1
 8000488:	42a3      	cmp	r3, r4
 800048a:	d903      	bls.n	8000494 <__aeabi_lmul+0x3c>
 800048c:	2380      	movs	r3, #128	@ 0x80
 800048e:	025b      	lsls	r3, r3, #9
 8000490:	4698      	mov	r8, r3
 8000492:	44c4      	add	ip, r8
 8000494:	4649      	mov	r1, r9
 8000496:	4379      	muls	r1, r7
 8000498:	4356      	muls	r6, r2
 800049a:	0c23      	lsrs	r3, r4, #16
 800049c:	042d      	lsls	r5, r5, #16
 800049e:	0c2d      	lsrs	r5, r5, #16
 80004a0:	1989      	adds	r1, r1, r6
 80004a2:	4463      	add	r3, ip
 80004a4:	0424      	lsls	r4, r4, #16
 80004a6:	1960      	adds	r0, r4, r5
 80004a8:	18c9      	adds	r1, r1, r3
 80004aa:	bcc0      	pop	{r6, r7}
 80004ac:	46b9      	mov	r9, r7
 80004ae:	46b0      	mov	r8, r6
 80004b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b2:	46c0      	nop			@ (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	4657      	mov	r7, sl
 80004b8:	464e      	mov	r6, r9
 80004ba:	4645      	mov	r5, r8
 80004bc:	46de      	mov	lr, fp
 80004be:	b5e0      	push	{r5, r6, r7, lr}
 80004c0:	0004      	movs	r4, r0
 80004c2:	000d      	movs	r5, r1
 80004c4:	4692      	mov	sl, r2
 80004c6:	4699      	mov	r9, r3
 80004c8:	b083      	sub	sp, #12
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d830      	bhi.n	8000530 <__udivmoddi4+0x7c>
 80004ce:	d02d      	beq.n	800052c <__udivmoddi4+0x78>
 80004d0:	4649      	mov	r1, r9
 80004d2:	4650      	mov	r0, sl
 80004d4:	f000 f8ba 	bl	800064c <__clzdi2>
 80004d8:	0029      	movs	r1, r5
 80004da:	0006      	movs	r6, r0
 80004dc:	0020      	movs	r0, r4
 80004de:	f000 f8b5 	bl	800064c <__clzdi2>
 80004e2:	1a33      	subs	r3, r6, r0
 80004e4:	4698      	mov	r8, r3
 80004e6:	3b20      	subs	r3, #32
 80004e8:	d434      	bmi.n	8000554 <__udivmoddi4+0xa0>
 80004ea:	469b      	mov	fp, r3
 80004ec:	4653      	mov	r3, sl
 80004ee:	465a      	mov	r2, fp
 80004f0:	4093      	lsls	r3, r2
 80004f2:	4642      	mov	r2, r8
 80004f4:	001f      	movs	r7, r3
 80004f6:	4653      	mov	r3, sl
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d83b      	bhi.n	8000578 <__udivmoddi4+0xc4>
 8000500:	42af      	cmp	r7, r5
 8000502:	d100      	bne.n	8000506 <__udivmoddi4+0x52>
 8000504:	e079      	b.n	80005fa <__udivmoddi4+0x146>
 8000506:	465b      	mov	r3, fp
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	41bd      	sbcs	r5, r7
 800050c:	2b00      	cmp	r3, #0
 800050e:	da00      	bge.n	8000512 <__udivmoddi4+0x5e>
 8000510:	e076      	b.n	8000600 <__udivmoddi4+0x14c>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	465a      	mov	r2, fp
 800051e:	4093      	lsls	r3, r2
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	4093      	lsls	r3, r2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	e029      	b.n	8000580 <__udivmoddi4+0xcc>
 800052c:	4282      	cmp	r2, r0
 800052e:	d9cf      	bls.n	80004d0 <__udivmoddi4+0x1c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <__udivmoddi4+0x8e>
 800053e:	601c      	str	r4, [r3, #0]
 8000540:	605d      	str	r5, [r3, #4]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9901      	ldr	r1, [sp, #4]
 8000546:	b003      	add	sp, #12
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	46bb      	mov	fp, r7
 800054c:	46b2      	mov	sl, r6
 800054e:	46a9      	mov	r9, r5
 8000550:	46a0      	mov	r8, r4
 8000552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000554:	4642      	mov	r2, r8
 8000556:	469b      	mov	fp, r3
 8000558:	2320      	movs	r3, #32
 800055a:	1a9b      	subs	r3, r3, r2
 800055c:	4652      	mov	r2, sl
 800055e:	40da      	lsrs	r2, r3
 8000560:	4641      	mov	r1, r8
 8000562:	0013      	movs	r3, r2
 8000564:	464a      	mov	r2, r9
 8000566:	408a      	lsls	r2, r1
 8000568:	0017      	movs	r7, r2
 800056a:	4642      	mov	r2, r8
 800056c:	431f      	orrs	r7, r3
 800056e:	4653      	mov	r3, sl
 8000570:	4093      	lsls	r3, r2
 8000572:	001e      	movs	r6, r3
 8000574:	42af      	cmp	r7, r5
 8000576:	d9c3      	bls.n	8000500 <__udivmoddi4+0x4c>
 8000578:	2200      	movs	r2, #0
 800057a:	2300      	movs	r3, #0
 800057c:	9200      	str	r2, [sp, #0]
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	4643      	mov	r3, r8
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0d8      	beq.n	8000538 <__udivmoddi4+0x84>
 8000586:	07fb      	lsls	r3, r7, #31
 8000588:	0872      	lsrs	r2, r6, #1
 800058a:	431a      	orrs	r2, r3
 800058c:	4646      	mov	r6, r8
 800058e:	087b      	lsrs	r3, r7, #1
 8000590:	e00e      	b.n	80005b0 <__udivmoddi4+0xfc>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d101      	bne.n	800059a <__udivmoddi4+0xe6>
 8000596:	42a2      	cmp	r2, r4
 8000598:	d80c      	bhi.n	80005b4 <__udivmoddi4+0x100>
 800059a:	1aa4      	subs	r4, r4, r2
 800059c:	419d      	sbcs	r5, r3
 800059e:	2001      	movs	r0, #1
 80005a0:	1924      	adds	r4, r4, r4
 80005a2:	416d      	adcs	r5, r5
 80005a4:	2100      	movs	r1, #0
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1824      	adds	r4, r4, r0
 80005aa:	414d      	adcs	r5, r1
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d006      	beq.n	80005be <__udivmoddi4+0x10a>
 80005b0:	42ab      	cmp	r3, r5
 80005b2:	d9ee      	bls.n	8000592 <__udivmoddi4+0xde>
 80005b4:	3e01      	subs	r6, #1
 80005b6:	1924      	adds	r4, r4, r4
 80005b8:	416d      	adcs	r5, r5
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d1f8      	bne.n	80005b0 <__udivmoddi4+0xfc>
 80005be:	9800      	ldr	r0, [sp, #0]
 80005c0:	9901      	ldr	r1, [sp, #4]
 80005c2:	465b      	mov	r3, fp
 80005c4:	1900      	adds	r0, r0, r4
 80005c6:	4169      	adcs	r1, r5
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db24      	blt.n	8000616 <__udivmoddi4+0x162>
 80005cc:	002b      	movs	r3, r5
 80005ce:	465a      	mov	r2, fp
 80005d0:	4644      	mov	r4, r8
 80005d2:	40d3      	lsrs	r3, r2
 80005d4:	002a      	movs	r2, r5
 80005d6:	40e2      	lsrs	r2, r4
 80005d8:	001c      	movs	r4, r3
 80005da:	465b      	mov	r3, fp
 80005dc:	0015      	movs	r5, r2
 80005de:	2b00      	cmp	r3, #0
 80005e0:	db2a      	blt.n	8000638 <__udivmoddi4+0x184>
 80005e2:	0026      	movs	r6, r4
 80005e4:	409e      	lsls	r6, r3
 80005e6:	0033      	movs	r3, r6
 80005e8:	0026      	movs	r6, r4
 80005ea:	4647      	mov	r7, r8
 80005ec:	40be      	lsls	r6, r7
 80005ee:	0032      	movs	r2, r6
 80005f0:	1a80      	subs	r0, r0, r2
 80005f2:	4199      	sbcs	r1, r3
 80005f4:	9000      	str	r0, [sp, #0]
 80005f6:	9101      	str	r1, [sp, #4]
 80005f8:	e79e      	b.n	8000538 <__udivmoddi4+0x84>
 80005fa:	42a3      	cmp	r3, r4
 80005fc:	d8bc      	bhi.n	8000578 <__udivmoddi4+0xc4>
 80005fe:	e782      	b.n	8000506 <__udivmoddi4+0x52>
 8000600:	4642      	mov	r2, r8
 8000602:	2320      	movs	r3, #32
 8000604:	2100      	movs	r1, #0
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	2200      	movs	r2, #0
 800060a:	9100      	str	r1, [sp, #0]
 800060c:	9201      	str	r2, [sp, #4]
 800060e:	2201      	movs	r2, #1
 8000610:	40da      	lsrs	r2, r3
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	e785      	b.n	8000522 <__udivmoddi4+0x6e>
 8000616:	4642      	mov	r2, r8
 8000618:	2320      	movs	r3, #32
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	4646      	mov	r6, r8
 8000620:	409a      	lsls	r2, r3
 8000622:	0023      	movs	r3, r4
 8000624:	40f3      	lsrs	r3, r6
 8000626:	4644      	mov	r4, r8
 8000628:	4313      	orrs	r3, r2
 800062a:	002a      	movs	r2, r5
 800062c:	40e2      	lsrs	r2, r4
 800062e:	001c      	movs	r4, r3
 8000630:	465b      	mov	r3, fp
 8000632:	0015      	movs	r5, r2
 8000634:	2b00      	cmp	r3, #0
 8000636:	dad4      	bge.n	80005e2 <__udivmoddi4+0x12e>
 8000638:	4642      	mov	r2, r8
 800063a:	002f      	movs	r7, r5
 800063c:	2320      	movs	r3, #32
 800063e:	0026      	movs	r6, r4
 8000640:	4097      	lsls	r7, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	40de      	lsrs	r6, r3
 8000646:	003b      	movs	r3, r7
 8000648:	4333      	orrs	r3, r6
 800064a:	e7cd      	b.n	80005e8 <__udivmoddi4+0x134>

0800064c <__clzdi2>:
 800064c:	b510      	push	{r4, lr}
 800064e:	2900      	cmp	r1, #0
 8000650:	d103      	bne.n	800065a <__clzdi2+0xe>
 8000652:	f000 f807 	bl	8000664 <__clzsi2>
 8000656:	3020      	adds	r0, #32
 8000658:	e002      	b.n	8000660 <__clzdi2+0x14>
 800065a:	0008      	movs	r0, r1
 800065c:	f000 f802 	bl	8000664 <__clzsi2>
 8000660:	bd10      	pop	{r4, pc}
 8000662:	46c0      	nop			@ (mov r8, r8)

08000664 <__clzsi2>:
 8000664:	211c      	movs	r1, #28
 8000666:	2301      	movs	r3, #1
 8000668:	041b      	lsls	r3, r3, #16
 800066a:	4298      	cmp	r0, r3
 800066c:	d301      	bcc.n	8000672 <__clzsi2+0xe>
 800066e:	0c00      	lsrs	r0, r0, #16
 8000670:	3910      	subs	r1, #16
 8000672:	0a1b      	lsrs	r3, r3, #8
 8000674:	4298      	cmp	r0, r3
 8000676:	d301      	bcc.n	800067c <__clzsi2+0x18>
 8000678:	0a00      	lsrs	r0, r0, #8
 800067a:	3908      	subs	r1, #8
 800067c:	091b      	lsrs	r3, r3, #4
 800067e:	4298      	cmp	r0, r3
 8000680:	d301      	bcc.n	8000686 <__clzsi2+0x22>
 8000682:	0900      	lsrs	r0, r0, #4
 8000684:	3904      	subs	r1, #4
 8000686:	a202      	add	r2, pc, #8	@ (adr r2, 8000690 <__clzsi2+0x2c>)
 8000688:	5c10      	ldrb	r0, [r2, r0]
 800068a:	1840      	adds	r0, r0, r1
 800068c:	4770      	bx	lr
 800068e:	46c0      	nop			@ (mov r8, r8)
 8000690:	02020304 	.word	0x02020304
 8000694:	01010101 	.word	0x01010101
	...

080006a0 <SPI_assert_CS_LD>:

/***************************************************************************//**
 * @brief assert SPI CS and LD
 * This set the IO pins to zero..
*******************************************************************************/
void SPI_assert_CS_LD() {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 0);
 80006a4:	2390      	movs	r3, #144	@ 0x90
 80006a6:	05db      	lsls	r3, r3, #23
 80006a8:	2200      	movs	r2, #0
 80006aa:	2110      	movs	r1, #16
 80006ac:	0018      	movs	r0, r3
 80006ae:	f001 fea7 	bl	8002400 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 0);
 80006b2:	2390      	movs	r3, #144	@ 0x90
 80006b4:	05db      	lsls	r3, r3, #23
 80006b6:	2200      	movs	r2, #0
 80006b8:	2140      	movs	r1, #64	@ 0x40
 80006ba:	0018      	movs	r0, r3
 80006bc:	f001 fea0 	bl	8002400 <HAL_GPIO_WritePin>
}
 80006c0:	46c0      	nop			@ (mov r8, r8)
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}

080006c6 <SPI_deassert_CS_LD>:

/***************************************************************************//**
 * @brief assert SPI CS and LD
 * This sets the IO pins to one..
*******************************************************************************/
void SPI_deassert_CS_LD() {
 80006c6:	b580      	push	{r7, lr}
 80006c8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 1);
 80006ca:	2390      	movs	r3, #144	@ 0x90
 80006cc:	05db      	lsls	r3, r3, #23
 80006ce:	2201      	movs	r2, #1
 80006d0:	2110      	movs	r1, #16
 80006d2:	0018      	movs	r0, r3
 80006d4:	f001 fe94 	bl	8002400 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 1);
 80006d8:	2390      	movs	r3, #144	@ 0x90
 80006da:	05db      	lsls	r3, r3, #23
 80006dc:	2201      	movs	r2, #1
 80006de:	2140      	movs	r1, #64	@ 0x40
 80006e0:	0018      	movs	r0, r3
 80006e2:	f001 fe8d 	bl	8002400 <HAL_GPIO_WritePin>
}
 80006e6:	46c0      	nop			@ (mov r8, r8)
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}

080006ec <SPI_Write>:

/************************
 *  @brief write 8 bits of data on SPI interface MOSI pin..
 */
void SPI_Write(uint8_t data) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	0002      	movs	r2, r0
 80006f4:	1dfb      	adds	r3, r7, #7
 80006f6:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
 80006f8:	23fa      	movs	r3, #250	@ 0xfa
 80006fa:	009b      	lsls	r3, r3, #2
 80006fc:	1df9      	adds	r1, r7, #7
 80006fe:	4804      	ldr	r0, [pc, #16]	@ (8000710 <SPI_Write+0x24>)
 8000700:	2201      	movs	r2, #1
 8000702:	f002 fd43 	bl	800318c <HAL_SPI_Transmit>
}
 8000706:	46c0      	nop			@ (mov r8, r8)
 8000708:	46bd      	mov	sp, r7
 800070a:	b002      	add	sp, #8
 800070c:	bd80      	pop	{r7, pc}
 800070e:	46c0      	nop			@ (mov r8, r8)
 8000710:	20000140 	.word	0x20000140

08000714 <adf4350_write>:
 * @param data - Data value to write.
 *
 * @return Returns 0 in case of success or negative error code..
*******************************************************************************/
int32_t adf4350_write(uint32_t data)
{
 8000714:	b590      	push	{r4, r7, lr}
 8000716:	b085      	sub	sp, #20
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	uint8_t txData[4];
	txData[0] = (data & 0xFF000000) >> 24;
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	0e1b      	lsrs	r3, r3, #24
 8000720:	b2da      	uxtb	r2, r3
 8000722:	210c      	movs	r1, #12
 8000724:	187b      	adds	r3, r7, r1
 8000726:	701a      	strb	r2, [r3, #0]
	txData[1] = (data & 0x00FF0000) >> 16;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	0c1b      	lsrs	r3, r3, #16
 800072c:	b2da      	uxtb	r2, r3
 800072e:	187b      	adds	r3, r7, r1
 8000730:	705a      	strb	r2, [r3, #1]
	txData[2] = (data & 0x0000FF00) >> 8;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	b2da      	uxtb	r2, r3
 8000738:	187b      	adds	r3, r7, r1
 800073a:	709a      	strb	r2, [r3, #2]
	txData[3] = (data & 0x000000FF) >> 0;
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	b2da      	uxtb	r2, r3
 8000740:	000c      	movs	r4, r1
 8000742:	193b      	adds	r3, r7, r4
 8000744:	70da      	strb	r2, [r3, #3]

	// Assert CS and LD for whole period..
	// Write txData 0..3
	SPI_assert_CS_LD();
 8000746:	f7ff ffab 	bl	80006a0 <SPI_assert_CS_LD>
	SPI_Write(txData[0]);
 800074a:	193b      	adds	r3, r7, r4
 800074c:	781b      	ldrb	r3, [r3, #0]
 800074e:	0018      	movs	r0, r3
 8000750:	f7ff ffcc 	bl	80006ec <SPI_Write>
	SPI_Write(txData[1]);
 8000754:	193b      	adds	r3, r7, r4
 8000756:	785b      	ldrb	r3, [r3, #1]
 8000758:	0018      	movs	r0, r3
 800075a:	f7ff ffc7 	bl	80006ec <SPI_Write>
	SPI_Write(txData[2]);
 800075e:	193b      	adds	r3, r7, r4
 8000760:	789b      	ldrb	r3, [r3, #2]
 8000762:	0018      	movs	r0, r3
 8000764:	f7ff ffc2 	bl	80006ec <SPI_Write>
	SPI_Write(txData[3]);
 8000768:	193b      	adds	r3, r7, r4
 800076a:	78db      	ldrb	r3, [r3, #3]
 800076c:	0018      	movs	r0, r3
 800076e:	f7ff ffbd 	bl	80006ec <SPI_Write>
	SPI_deassert_CS_LD();
 8000772:	f7ff ffa8 	bl	80006c6 <SPI_deassert_CS_LD>
	return 0;
 8000776:	2300      	movs	r3, #0
}
 8000778:	0018      	movs	r0, r3
 800077a:	46bd      	mov	sp, r7
 800077c:	b005      	add	sp, #20
 800077e:	bd90      	pop	{r4, r7, pc}

08000780 <adf4350_sync_config>:
 * @param st - The selected structure.
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_sync_config(struct adf4350_state *st)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
	int32_t ret, i, doublebuf = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]

	for (i = ADF4350_REG5; i >= ADF4350_REG0; i--)
 800078c:	2305      	movs	r3, #5
 800078e:	617b      	str	r3, [r7, #20]
 8000790:	e046      	b.n	8000820 <adf4350_sync_config+0xa0>
	{
		if ((st->regs_hw[i] != st->regs[i]) ||
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	697b      	ldr	r3, [r7, #20]
 8000796:	330e      	adds	r3, #14
 8000798:	009b      	lsls	r3, r3, #2
 800079a:	18d3      	adds	r3, r2, r3
 800079c:	3304      	adds	r3, #4
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	6879      	ldr	r1, [r7, #4]
 80007a2:	697b      	ldr	r3, [r7, #20]
 80007a4:	3308      	adds	r3, #8
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	18cb      	adds	r3, r1, r3
 80007aa:	3304      	adds	r3, #4
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	429a      	cmp	r2, r3
 80007b0:	d105      	bne.n	80007be <adf4350_sync_config+0x3e>
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d130      	bne.n	800081a <adf4350_sync_config+0x9a>
			((i == ADF4350_REG0) && doublebuf))
 80007b8:	693b      	ldr	r3, [r7, #16]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d02d      	beq.n	800081a <adf4350_sync_config+0x9a>
		{
			switch (i)
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	2b01      	cmp	r3, #1
 80007c2:	d002      	beq.n	80007ca <adf4350_sync_config+0x4a>
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	2b04      	cmp	r3, #4
 80007c8:	d102      	bne.n	80007d0 <adf4350_sync_config+0x50>
			{
				case ADF4350_REG1:
				case ADF4350_REG4:
					doublebuf = 1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	613b      	str	r3, [r7, #16]
					break;
 80007ce:	46c0      	nop			@ (mov r8, r8)
			}

			st->val = (st->regs[i] | i);
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	3308      	adds	r3, #8
 80007d6:	009b      	lsls	r3, r3, #2
 80007d8:	18d3      	adds	r3, r2, r3
 80007da:	3304      	adds	r3, #4
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	431a      	orrs	r2, r3
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	655a      	str	r2, [r3, #84]	@ 0x54
			ret = adf4350_write(st->val);
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80007ea:	0018      	movs	r0, r3
 80007ec:	f7ff ff92 	bl	8000714 <adf4350_write>
 80007f0:	0003      	movs	r3, r0
 80007f2:	60fb      	str	r3, [r7, #12]
			if (ret < 0)
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	da01      	bge.n	80007fe <adf4350_sync_config+0x7e>
				return ret;
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	e014      	b.n	8000828 <adf4350_sync_config+0xa8>
			st->regs_hw[i] = st->regs[i];
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	3308      	adds	r3, #8
 8000804:	009b      	lsls	r3, r3, #2
 8000806:	18d3      	adds	r3, r2, r3
 8000808:	3304      	adds	r3, #4
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	6879      	ldr	r1, [r7, #4]
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	330e      	adds	r3, #14
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	18cb      	adds	r3, r1, r3
 8000816:	3304      	adds	r3, #4
 8000818:	601a      	str	r2, [r3, #0]
	for (i = ADF4350_REG5; i >= ADF4350_REG0; i--)
 800081a:	697b      	ldr	r3, [r7, #20]
 800081c:	3b01      	subs	r3, #1
 800081e:	617b      	str	r3, [r7, #20]
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	2b00      	cmp	r3, #0
 8000824:	dab5      	bge.n	8000792 <adf4350_sync_config+0x12>
		}
	}

	return 0;
 8000826:	2300      	movs	r3, #0
}
 8000828:	0018      	movs	r0, r3
 800082a:	46bd      	mov	sp, r7
 800082c:	b006      	add	sp, #24
 800082e:	bd80      	pop	{r7, pc}

08000830 <adf4350_tune_r_cnt>:
 * @param r_cnt - Initial r_cnt value.
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_tune_r_cnt(struct adf4350_state *st, uint16_t r_cnt)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	000a      	movs	r2, r1
 800083a:	1cbb      	adds	r3, r7, #2
 800083c:	801a      	strh	r2, [r3, #0]
	struct adf4350_platform_data *pdata = st->pdata;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	60fb      	str	r3, [r7, #12]

	do
	{
		r_cnt++;
 8000844:	1cbb      	adds	r3, r7, #2
 8000846:	881a      	ldrh	r2, [r3, #0]
 8000848:	1cbb      	adds	r3, r7, #2
 800084a:	3201      	adds	r2, #1
 800084c:	801a      	strh	r2, [r3, #0]
		st->fpfd = (st->clkin * (pdata->ref_doubler_en ? 2 : 1)) /
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685a      	ldr	r2, [r3, #4]
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	7c9b      	ldrb	r3, [r3, #18]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <adf4350_tune_r_cnt+0x2e>
 800085a:	2302      	movs	r3, #2
 800085c:	e000      	b.n	8000860 <adf4350_tune_r_cnt+0x30>
 800085e:	2301      	movs	r3, #1
 8000860:	435a      	muls	r2, r3
 8000862:	0010      	movs	r0, r2
			   (r_cnt * (pdata->ref_div2_en ? 2 : 1));
 8000864:	1cbb      	adds	r3, r7, #2
 8000866:	881a      	ldrh	r2, [r3, #0]
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	7cdb      	ldrb	r3, [r3, #19]
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <adf4350_tune_r_cnt+0x44>
 8000870:	2302      	movs	r3, #2
 8000872:	e000      	b.n	8000876 <adf4350_tune_r_cnt+0x46>
 8000874:	2301      	movs	r3, #1
 8000876:	4353      	muls	r3, r2
		st->fpfd = (st->clkin * (pdata->ref_doubler_en ? 2 : 1)) /
 8000878:	0019      	movs	r1, r3
 800087a:	f7ff fc57 	bl	800012c <__udivsi3>
 800087e:	0003      	movs	r3, r0
 8000880:	001a      	movs	r2, r3
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	60da      	str	r2, [r3, #12]
	} while (st->fpfd > ADF4350_MAX_FREQ_PFD);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	68db      	ldr	r3, [r3, #12]
 800088a:	4a04      	ldr	r2, [pc, #16]	@ (800089c <adf4350_tune_r_cnt+0x6c>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d8d9      	bhi.n	8000844 <adf4350_tune_r_cnt+0x14>

	return r_cnt;
 8000890:	1cbb      	adds	r3, r7, #2
 8000892:	881b      	ldrh	r3, [r3, #0]
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	b004      	add	sp, #16
 800089a:	bd80      	pop	{r7, pc}
 800089c:	01e84800 	.word	0x01e84800

080008a0 <gcd>:
 * @brief Computes the greatest common divider of two numbers
 *
 * @return Returns the gcd.
*******************************************************************************/
uint32_t gcd(uint32_t x, uint32_t y)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
	int32_t tmp;

	tmp = y > x ? x : y;
 80008aa:	687a      	ldr	r2, [r7, #4]
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d900      	bls.n	80008b4 <gcd+0x14>
 80008b2:	0013      	movs	r3, r2
 80008b4:	60fb      	str	r3, [r7, #12]


	while((x % tmp) || (y % tmp))
 80008b6:	e002      	b.n	80008be <gcd+0x1e>
	{
		tmp--;
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	3b01      	subs	r3, #1
 80008bc:	60fb      	str	r3, [r7, #12]
	while((x % tmp) || (y % tmp))
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	0011      	movs	r1, r2
 80008c4:	0018      	movs	r0, r3
 80008c6:	f7ff fcb7 	bl	8000238 <__aeabi_uidivmod>
 80008ca:	1e0b      	subs	r3, r1, #0
 80008cc:	d1f4      	bne.n	80008b8 <gcd+0x18>
 80008ce:	68fa      	ldr	r2, [r7, #12]
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	0011      	movs	r1, r2
 80008d4:	0018      	movs	r0, r3
 80008d6:	f7ff fcaf 	bl	8000238 <__aeabi_uidivmod>
 80008da:	1e0b      	subs	r3, r1, #0
 80008dc:	d1ec      	bne.n	80008b8 <gcd+0x18>
	}

	return tmp;
 80008de:	68fb      	ldr	r3, [r7, #12]
}
 80008e0:	0018      	movs	r0, r3
 80008e2:	46bd      	mov	sp, r7
 80008e4:	b004      	add	sp, #16
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <adf4350_set_freq>:
 * @param freq - The desired frequency value.
 *
 * @return calculatedFrequency - The actual frequency value that was set.
*******************************************************************************/
int64_t adf4350_set_freq(struct adf4350_state *st, uint64_t freq)
{
 80008e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ea:	b0a1      	sub	sp, #132	@ 0x84
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6578      	str	r0, [r7, #84]	@ 0x54
 80008f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80008f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	struct adf4350_platform_data *pdata = st->pdata;
 80008f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	673b      	str	r3, [r7, #112]	@ 0x70
	uint64_t tmp;
	uint32_t div_gcd, prescaler, chspc;
	uint16_t mdiv, r_cnt = 0;
 80008fa:	232c      	movs	r3, #44	@ 0x2c
 80008fc:	2248      	movs	r2, #72	@ 0x48
 80008fe:	189b      	adds	r3, r3, r2
 8000900:	19da      	adds	r2, r3, r7
 8000902:	2300      	movs	r3, #0
 8000904:	8013      	strh	r3, [r2, #0]
	uint8_t band_sel_div;
	int32_t ret;

	if ((freq > ADF4350_MAX_OUT_FREQ) || (freq < ADF4350_MIN_OUT_FREQ))
 8000906:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000908:	2b01      	cmp	r3, #1
 800090a:	d810      	bhi.n	800092e <adf4350_set_freq+0x46>
 800090c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800090e:	2b01      	cmp	r3, #1
 8000910:	d103      	bne.n	800091a <adf4350_set_freq+0x32>
 8000912:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000914:	4bd0      	ldr	r3, [pc, #832]	@ (8000c58 <adf4350_set_freq+0x370>)
 8000916:	429a      	cmp	r2, r3
 8000918:	d809      	bhi.n	800092e <adf4350_set_freq+0x46>
 800091a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800091c:	2b00      	cmp	r3, #0
 800091e:	d10c      	bne.n	800093a <adf4350_set_freq+0x52>
 8000920:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000922:	2b00      	cmp	r3, #0
 8000924:	d103      	bne.n	800092e <adf4350_set_freq+0x46>
 8000926:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000928:	4bcc      	ldr	r3, [pc, #816]	@ (8000c5c <adf4350_set_freq+0x374>)
 800092a:	429a      	cmp	r2, r3
 800092c:	d805      	bhi.n	800093a <adf4350_set_freq+0x52>
		return -1;
 800092e:	2301      	movs	r3, #1
 8000930:	425b      	negs	r3, r3
 8000932:	17dc      	asrs	r4, r3, #31
 8000934:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000936:	63fc      	str	r4, [r7, #60]	@ 0x3c
 8000938:	e1e8      	b.n	8000d0c <adf4350_set_freq+0x424>

	if (freq > ADF4350_MAX_FREQ_45_PRESC) {
 800093a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800093c:	2b00      	cmp	r3, #0
 800093e:	d106      	bne.n	800094e <adf4350_set_freq+0x66>
 8000940:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000942:	2b00      	cmp	r3, #0
 8000944:	d10d      	bne.n	8000962 <adf4350_set_freq+0x7a>
 8000946:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000948:	4bc5      	ldr	r3, [pc, #788]	@ (8000c60 <adf4350_set_freq+0x378>)
 800094a:	429a      	cmp	r2, r3
 800094c:	d909      	bls.n	8000962 <adf4350_set_freq+0x7a>
		prescaler = ADF4350_REG1_PRESCALER;
 800094e:	2380      	movs	r3, #128	@ 0x80
 8000950:	051b      	lsls	r3, r3, #20
 8000952:	67fb      	str	r3, [r7, #124]	@ 0x7c
		mdiv = 75;
 8000954:	232e      	movs	r3, #46	@ 0x2e
 8000956:	2248      	movs	r2, #72	@ 0x48
 8000958:	189b      	adds	r3, r3, r2
 800095a:	19da      	adds	r2, r3, r7
 800095c:	234b      	movs	r3, #75	@ 0x4b
 800095e:	8013      	strh	r3, [r2, #0]
 8000960:	e007      	b.n	8000972 <adf4350_set_freq+0x8a>
	}
	else
	{
		prescaler = 0;
 8000962:	2300      	movs	r3, #0
 8000964:	67fb      	str	r3, [r7, #124]	@ 0x7c
		mdiv = 23;
 8000966:	232e      	movs	r3, #46	@ 0x2e
 8000968:	2248      	movs	r2, #72	@ 0x48
 800096a:	189b      	adds	r3, r3, r2
 800096c:	19da      	adds	r2, r3, r7
 800096e:	2317      	movs	r3, #23
 8000970:	8013      	strh	r3, [r2, #0]
	}

	st->r4_rf_div_sel = 0;
 8000972:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000974:	2300      	movs	r3, #0
 8000976:	6213      	str	r3, [r2, #32]

	while (freq < ADF4350_MIN_VCO_FREQ)
 8000978:	e00a      	b.n	8000990 <adf4350_set_freq+0xa8>
	{
		freq <<= 1;
 800097a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800097c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800097e:	1892      	adds	r2, r2, r2
 8000980:	415b      	adcs	r3, r3
 8000982:	64ba      	str	r2, [r7, #72]	@ 0x48
 8000984:	64fb      	str	r3, [r7, #76]	@ 0x4c
		st->r4_rf_div_sel++;
 8000986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000988:	6a1b      	ldr	r3, [r3, #32]
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800098e:	621a      	str	r2, [r3, #32]
	while (freq < ADF4350_MIN_VCO_FREQ)
 8000990:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000992:	2b00      	cmp	r3, #0
 8000994:	d106      	bne.n	80009a4 <adf4350_set_freq+0xbc>
 8000996:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000998:	2b00      	cmp	r3, #0
 800099a:	d1ee      	bne.n	800097a <adf4350_set_freq+0x92>
 800099c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800099e:	4bb1      	ldr	r3, [pc, #708]	@ (8000c64 <adf4350_set_freq+0x37c>)
 80009a0:	429a      	cmp	r2, r3
 80009a2:	d9ea      	bls.n	800097a <adf4350_set_freq+0x92>

	/*
	 * Allow a predefined reference division factor
	 * if not set, compute our own
	 */
	if (pdata->ref_div_factor)
 80009a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80009a6:	8a1b      	ldrh	r3, [r3, #16]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d007      	beq.n	80009bc <adf4350_set_freq+0xd4>
		r_cnt = pdata->ref_div_factor - 1;
 80009ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80009ae:	8a1b      	ldrh	r3, [r3, #16]
 80009b0:	222c      	movs	r2, #44	@ 0x2c
 80009b2:	2148      	movs	r1, #72	@ 0x48
 80009b4:	1852      	adds	r2, r2, r1
 80009b6:	19d2      	adds	r2, r2, r7
 80009b8:	3b01      	subs	r3, #1
 80009ba:	8013      	strh	r3, [r2, #0]

	chspc = st->chspc;
 80009bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	67bb      	str	r3, [r7, #120]	@ 0x78
	{
		do
		{
			do
			{
				r_cnt = adf4350_tune_r_cnt(st, r_cnt);
 80009c2:	262c      	movs	r6, #44	@ 0x2c
 80009c4:	2148      	movs	r1, #72	@ 0x48
 80009c6:	1873      	adds	r3, r6, r1
 80009c8:	19db      	adds	r3, r3, r7
 80009ca:	881a      	ldrh	r2, [r3, #0]
 80009cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009ce:	0011      	movs	r1, r2
 80009d0:	0018      	movs	r0, r3
 80009d2:	f7ff ff2d 	bl	8000830 <adf4350_tune_r_cnt>
 80009d6:	0003      	movs	r3, r0
 80009d8:	2148      	movs	r1, #72	@ 0x48
 80009da:	1872      	adds	r2, r6, r1
 80009dc:	19d2      	adds	r2, r2, r7
 80009de:	8013      	strh	r3, [r2, #0]
						st->r1_mod = st->fpfd / chspc;
 80009e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80009e6:	0018      	movs	r0, r3
 80009e8:	f7ff fba0 	bl	800012c <__udivsi3>
 80009ec:	0003      	movs	r3, r0
 80009ee:	001a      	movs	r2, r3
 80009f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80009f2:	61da      	str	r2, [r3, #28]
						if (r_cnt > ADF4350_MAX_R_CNT)
 80009f4:	2148      	movs	r1, #72	@ 0x48
 80009f6:	1873      	adds	r3, r6, r1
 80009f8:	19db      	adds	r3, r3, r7
 80009fa:	881a      	ldrh	r2, [r3, #0]
 80009fc:	2380      	movs	r3, #128	@ 0x80
 80009fe:	00db      	lsls	r3, r3, #3
 8000a00:	429a      	cmp	r2, r3
 8000a02:	d306      	bcc.n	8000a12 <adf4350_set_freq+0x12a>
						{
							/* try higher spacing values */
							chspc++;
 8000a04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000a06:	3301      	adds	r3, #1
 8000a08:	67bb      	str	r3, [r7, #120]	@ 0x78
							r_cnt = 0;
 8000a0a:	1873      	adds	r3, r6, r1
 8000a0c:	19da      	adds	r2, r3, r7
 8000a0e:	2300      	movs	r3, #0
 8000a10:	8013      	strh	r3, [r2, #0]
						}
			} while ((st->r1_mod > ADF4350_MAX_MODULUS) && r_cnt);
 8000a12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a14:	69da      	ldr	r2, [r3, #28]
 8000a16:	2380      	movs	r3, #128	@ 0x80
 8000a18:	015b      	lsls	r3, r3, #5
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d306      	bcc.n	8000a2c <adf4350_set_freq+0x144>
 8000a1e:	232c      	movs	r3, #44	@ 0x2c
 8000a20:	2248      	movs	r2, #72	@ 0x48
 8000a22:	189b      	adds	r3, r3, r2
 8000a24:	19db      	adds	r3, r3, r7
 8000a26:	881b      	ldrh	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d1ca      	bne.n	80009c2 <adf4350_set_freq+0xda>
		} while (r_cnt == 0);
 8000a2c:	232c      	movs	r3, #44	@ 0x2c
 8000a2e:	2648      	movs	r6, #72	@ 0x48
 8000a30:	199b      	adds	r3, r3, r6
 8000a32:	19db      	adds	r3, r3, r7
 8000a34:	881b      	ldrh	r3, [r3, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d0c3      	beq.n	80009c2 <adf4350_set_freq+0xda>


		tmp = freq * (uint64_t)st->r1_mod + (st->fpfd > 1);
 8000a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a3c:	69db      	ldr	r3, [r3, #28]
 8000a3e:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a40:	2300      	movs	r3, #0
 8000a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8000a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000a48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a4a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8000a4c:	f7ff fd04 	bl	8000458 <__aeabi_lmul>
 8000a50:	0002      	movs	r2, r0
 8000a52:	000b      	movs	r3, r1
 8000a54:	0010      	movs	r0, r2
 8000a56:	0019      	movs	r1, r3
 8000a58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a5a:	68da      	ldr	r2, [r3, #12]
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	4293      	cmp	r3, r2
 8000a60:	419b      	sbcs	r3, r3
 8000a62:	425b      	negs	r3, r3
 8000a64:	b2db      	uxtb	r3, r3
 8000a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000a68:	2300      	movs	r3, #0
 8000a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000a6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a70:	1812      	adds	r2, r2, r0
 8000a72:	414b      	adcs	r3, r1
 8000a74:	66ba      	str	r2, [r7, #104]	@ 0x68
 8000a76:	66fb      	str	r3, [r7, #108]	@ 0x6c

		tmp = (tmp / st->fpfd);	/* Div round closest (n + d/2)/d */
 8000a78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	623b      	str	r3, [r7, #32]
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a82:	6a3a      	ldr	r2, [r7, #32]
 8000a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a86:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000a88:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000a8a:	f7ff fcc5 	bl	8000418 <__aeabi_uldivmod>
 8000a8e:	0002      	movs	r2, r0
 8000a90:	000b      	movs	r3, r1
 8000a92:	66ba      	str	r2, [r7, #104]	@ 0x68
 8000a94:	66fb      	str	r3, [r7, #108]	@ 0x6c

		st->r0_fract = tmp % st->r1_mod;
 8000a96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000a98:	69db      	ldr	r3, [r3, #28]
 8000a9a:	61bb      	str	r3, [r7, #24]
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	61fb      	str	r3, [r7, #28]
 8000aa0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000aa2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000aa4:	69ba      	ldr	r2, [r7, #24]
 8000aa6:	69fb      	ldr	r3, [r7, #28]
 8000aa8:	f7ff fcb6 	bl	8000418 <__aeabi_uldivmod>
 8000aac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000aae:	615a      	str	r2, [r3, #20]
		tmp = tmp / st->r1_mod;
 8000ab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ab2:	69db      	ldr	r3, [r3, #28]
 8000ab4:	613b      	str	r3, [r7, #16]
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000ac0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000ac2:	f7ff fca9 	bl	8000418 <__aeabi_uldivmod>
 8000ac6:	0002      	movs	r2, r0
 8000ac8:	000b      	movs	r3, r1
 8000aca:	66ba      	str	r2, [r7, #104]	@ 0x68
 8000acc:	66fb      	str	r3, [r7, #108]	@ 0x6c

		st->r0_int = tmp;
 8000ace:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000ad0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ad2:	619a      	str	r2, [r3, #24]
	} while (mdiv > st->r0_int);
 8000ad4:	232e      	movs	r3, #46	@ 0x2e
 8000ad6:	199b      	adds	r3, r3, r6
 8000ad8:	19db      	adds	r3, r3, r7
 8000ada:	881a      	ldrh	r2, [r3, #0]
 8000adc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ade:	699b      	ldr	r3, [r3, #24]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d900      	bls.n	8000ae6 <adf4350_set_freq+0x1fe>
 8000ae4:	e76d      	b.n	80009c2 <adf4350_set_freq+0xda>

	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 8000ae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ae8:	68db      	ldr	r3, [r3, #12]
 8000aea:	495f      	ldr	r1, [pc, #380]	@ (8000c68 <adf4350_set_freq+0x380>)
 8000aec:	0018      	movs	r0, r3
 8000aee:	f7ff fba3 	bl	8000238 <__aeabi_uidivmod>
 8000af2:	000b      	movs	r3, r1
 8000af4:	001a      	movs	r2, r3
 8000af6:	4b5d      	ldr	r3, [pc, #372]	@ (8000c6c <adf4350_set_freq+0x384>)
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d90a      	bls.n	8000b12 <adf4350_set_freq+0x22a>
					st->fpfd / ADF4350_MAX_BANDSEL_CLK + 1 :
 8000afc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000afe:	68db      	ldr	r3, [r3, #12]
 8000b00:	4959      	ldr	r1, [pc, #356]	@ (8000c68 <adf4350_set_freq+0x380>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f7ff fb12 	bl	800012c <__udivsi3>
 8000b08:	0003      	movs	r3, r0
 8000b0a:	b2db      	uxtb	r3, r3
	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	e007      	b.n	8000b22 <adf4350_set_freq+0x23a>
					st->fpfd / ADF4350_MAX_BANDSEL_CLK;
 8000b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	4954      	ldr	r1, [pc, #336]	@ (8000c68 <adf4350_set_freq+0x380>)
 8000b18:	0018      	movs	r0, r3
 8000b1a:	f7ff fb07 	bl	800012c <__udivsi3>
 8000b1e:	0003      	movs	r3, r0
	band_sel_div = st->fpfd % ADF4350_MAX_BANDSEL_CLK > ADF4350_MAX_BANDSEL_CLK / 2 ?
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	221f      	movs	r2, #31
 8000b24:	2148      	movs	r1, #72	@ 0x48
 8000b26:	1852      	adds	r2, r2, r1
 8000b28:	19d2      	adds	r2, r2, r7
 8000b2a:	7013      	strb	r3, [r2, #0]

	if (st->r0_fract && st->r1_mod) {
 8000b2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b2e:	695b      	ldr	r3, [r3, #20]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d022      	beq.n	8000b7a <adf4350_set_freq+0x292>
 8000b34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b36:	69db      	ldr	r3, [r3, #28]
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d01e      	beq.n	8000b7a <adf4350_set_freq+0x292>
		div_gcd = gcd(st->r1_mod, st->r0_fract);
 8000b3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b3e:	69da      	ldr	r2, [r3, #28]
 8000b40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b42:	695b      	ldr	r3, [r3, #20]
 8000b44:	0019      	movs	r1, r3
 8000b46:	0010      	movs	r0, r2
 8000b48:	f7ff feaa 	bl	80008a0 <gcd>
 8000b4c:	0003      	movs	r3, r0
 8000b4e:	663b      	str	r3, [r7, #96]	@ 0x60
		st->r1_mod /= div_gcd;
 8000b50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b52:	69db      	ldr	r3, [r3, #28]
 8000b54:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000b56:	0018      	movs	r0, r3
 8000b58:	f7ff fae8 	bl	800012c <__udivsi3>
 8000b5c:	0003      	movs	r3, r0
 8000b5e:	001a      	movs	r2, r3
 8000b60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b62:	61da      	str	r2, [r3, #28]
		st->r0_fract /= div_gcd;
 8000b64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b66:	695b      	ldr	r3, [r3, #20]
 8000b68:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000b6a:	0018      	movs	r0, r3
 8000b6c:	f7ff fade 	bl	800012c <__udivsi3>
 8000b70:	0003      	movs	r3, r0
 8000b72:	001a      	movs	r2, r3
 8000b74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b76:	615a      	str	r2, [r3, #20]
 8000b78:	e005      	b.n	8000b86 <adf4350_set_freq+0x29e>
	}
	else
	{
		st->r0_fract = 0;
 8000b7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	615a      	str	r2, [r3, #20]
		st->r1_mod = 1;
 8000b80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b82:	2201      	movs	r2, #1
 8000b84:	61da      	str	r2, [r3, #28]
	}

	st->regs[ADF4350_REG0] = ADF4350_REG0_INT(st->r0_int) |
 8000b86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b88:	699b      	ldr	r3, [r3, #24]
 8000b8a:	03db      	lsls	r3, r3, #15
 8000b8c:	4a38      	ldr	r2, [pc, #224]	@ (8000c70 <adf4350_set_freq+0x388>)
 8000b8e:	401a      	ands	r2, r3
				 ADF4350_REG0_FRACT(st->r0_fract);
 8000b90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b92:	695b      	ldr	r3, [r3, #20]
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	4937      	ldr	r1, [pc, #220]	@ (8000c74 <adf4350_set_freq+0x38c>)
 8000b98:	400b      	ands	r3, r1
	st->regs[ADF4350_REG0] = ADF4350_REG0_INT(st->r0_int) |
 8000b9a:	431a      	orrs	r2, r3
 8000b9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000b9e:	625a      	str	r2, [r3, #36]	@ 0x24

	st->regs[ADF4350_REG1] = ADF4350_REG1_PHASE(1) |
				 ADF4350_REG1_MOD(st->r1_mod) |
 8000ba0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ba2:	69db      	ldr	r3, [r3, #28]
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	4a33      	ldr	r2, [pc, #204]	@ (8000c74 <adf4350_set_freq+0x38c>)
 8000ba8:	401a      	ands	r2, r3
 8000baa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000bac:	4313      	orrs	r3, r2
 8000bae:	2280      	movs	r2, #128	@ 0x80
 8000bb0:	0212      	lsls	r2, r2, #8
 8000bb2:	431a      	orrs	r2, r3
	st->regs[ADF4350_REG1] = ADF4350_REG1_PHASE(1) |
 8000bb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bb6:	629a      	str	r2, [r3, #40]	@ 0x28
				 prescaler;

	st->regs[ADF4350_REG2] =
		ADF4350_REG2_10BIT_R_CNT(r_cnt) |
 8000bb8:	232c      	movs	r3, #44	@ 0x2c
 8000bba:	2248      	movs	r2, #72	@ 0x48
 8000bbc:	189b      	adds	r3, r3, r2
 8000bbe:	19db      	adds	r3, r3, r7
 8000bc0:	881b      	ldrh	r3, [r3, #0]
 8000bc2:	039b      	lsls	r3, r3, #14
 8000bc4:	2280      	movs	r2, #128	@ 0x80
 8000bc6:	0192      	lsls	r2, r2, #6
 8000bc8:	431a      	orrs	r2, r3
		ADF4350_REG2_DOUBLE_BUFF_EN |
		(pdata->ref_doubler_en ? ADF4350_REG2_RMULT2_EN : 0) |
 8000bca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000bcc:	7c9b      	ldrb	r3, [r3, #18]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <adf4350_set_freq+0x2f0>
 8000bd2:	2380      	movs	r3, #128	@ 0x80
 8000bd4:	049b      	lsls	r3, r3, #18
 8000bd6:	e000      	b.n	8000bda <adf4350_set_freq+0x2f2>
 8000bd8:	2300      	movs	r3, #0
		ADF4350_REG2_DOUBLE_BUFF_EN |
 8000bda:	431a      	orrs	r2, r3
		(pdata->ref_div2_en ? ADF4350_REG2_RDIV2_EN : 0) |
 8000bdc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000bde:	7cdb      	ldrb	r3, [r3, #19]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d002      	beq.n	8000bea <adf4350_set_freq+0x302>
 8000be4:	2380      	movs	r3, #128	@ 0x80
 8000be6:	045b      	lsls	r3, r3, #17
 8000be8:	e000      	b.n	8000bec <adf4350_set_freq+0x304>
 8000bea:	2300      	movs	r3, #0
		(pdata->ref_doubler_en ? ADF4350_REG2_RMULT2_EN : 0) |
 8000bec:	4313      	orrs	r3, r2
 8000bee:	0019      	movs	r1, r3
		(pdata->r2_user_settings & (ADF4350_REG2_PD_POLARITY_POS |
 8000bf0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000bf2:	695b      	ldr	r3, [r3, #20]
 8000bf4:	4a20      	ldr	r2, [pc, #128]	@ (8000c78 <adf4350_set_freq+0x390>)
 8000bf6:	4013      	ands	r3, r2
		(pdata->ref_div2_en ? ADF4350_REG2_RDIV2_EN : 0) |
 8000bf8:	000a      	movs	r2, r1
 8000bfa:	431a      	orrs	r2, r3
	st->regs[ADF4350_REG2] =
 8000bfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000bfe:	62da      	str	r2, [r3, #44]	@ 0x2c
		ADF4350_REG2_LDP_6ns | ADF4350_REG2_LDF_INT_N |
		ADF4350_REG2_CHARGE_PUMP_CURR_uA(5000) |
		ADF4350_REG2_MUXOUT(0x7) | ADF4350_REG2_NOISE_MODE(0x9)));

	st->regs[ADF4350_REG3] = pdata->r3_user_settings &
 8000c00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000c02:	699b      	ldr	r3, [r3, #24]
 8000c04:	4a1d      	ldr	r2, [pc, #116]	@ (8000c7c <adf4350_set_freq+0x394>)
 8000c06:	401a      	ands	r2, r3
 8000c08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c0a:	631a      	str	r2, [r3, #48]	@ 0x30
				 ADF4350_REG3_12BIT_CLKDIV_MODE(0x3) |
				 ADF4350_REG3_12BIT_CSR_EN);

	st->regs[ADF4350_REG4] =
		ADF4350_REG4_FEEDBACK_FUND |
		ADF4350_REG4_RF_DIV_SEL(st->r4_rf_div_sel) |
 8000c0c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c0e:	6a1b      	ldr	r3, [r3, #32]
 8000c10:	051a      	lsls	r2, r3, #20
		ADF4350_REG4_8BIT_BAND_SEL_CLKDIV(band_sel_div) |
 8000c12:	231f      	movs	r3, #31
 8000c14:	2148      	movs	r1, #72	@ 0x48
 8000c16:	185b      	adds	r3, r3, r1
 8000c18:	19db      	adds	r3, r3, r7
 8000c1a:	781b      	ldrb	r3, [r3, #0]
 8000c1c:	031b      	lsls	r3, r3, #12
		ADF4350_REG4_RF_DIV_SEL(st->r4_rf_div_sel) |
 8000c1e:	431a      	orrs	r2, r3
		ADF4350_REG4_RF_OUT_EN |
		(pdata->r4_user_settings &
 8000c20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000c22:	69d9      	ldr	r1, [r3, #28]
 8000c24:	23fb      	movs	r3, #251	@ 0xfb
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	400b      	ands	r3, r1
		ADF4350_REG4_RF_OUT_EN |
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	4a14      	ldr	r2, [pc, #80]	@ (8000c80 <adf4350_set_freq+0x398>)
 8000c2e:	431a      	orrs	r2, r3
	st->regs[ADF4350_REG4] =
 8000c30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c32:	635a      	str	r2, [r3, #52]	@ 0x34
		ADF4350_REG4_AUX_OUTPUT_PWR(0x3) |
		ADF4350_REG4_AUX_OUTPUT_EN |
		ADF4350_REG4_AUX_OUTPUT_FUND |
		ADF4350_REG4_MUTE_TILL_LOCK_EN));

	st->regs[ADF4350_REG5] = ADF4350_REG5_LD_PIN_MODE_DIGITAL | 0x00180000;
 8000c34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c36:	22b0      	movs	r2, #176	@ 0xb0
 8000c38:	03d2      	lsls	r2, r2, #15
 8000c3a:	639a      	str	r2, [r3, #56]	@ 0x38

	ret = adf4350_sync_config(st);
 8000c3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f7ff fd9e 	bl	8000780 <adf4350_sync_config>
 8000c44:	0003      	movs	r3, r0
 8000c46:	65fb      	str	r3, [r7, #92]	@ 0x5c
	if(ret < 0)
 8000c48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	da1a      	bge.n	8000c84 <adf4350_set_freq+0x39c>
	{
		return ret;
 8000c4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c50:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000c52:	17db      	asrs	r3, r3, #31
 8000c54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000c56:	e059      	b.n	8000d0c <adf4350_set_freq+0x424>
 8000c58:	0642ac00 	.word	0x0642ac00
 8000c5c:	020c8557 	.word	0x020c8557
 8000c60:	b2d05e00 	.word	0xb2d05e00
 8000c64:	832155ff 	.word	0x832155ff
 8000c68:	0001e848 	.word	0x0001e848
 8000c6c:	0000f424 	.word	0x0000f424
 8000c70:	7fff8000 	.word	0x7fff8000
 8000c74:	00007ff8 	.word	0x00007ff8
 8000c78:	3c001fc0 	.word	0x3c001fc0
 8000c7c:	00077ff8 	.word	0x00077ff8
 8000c80:	00800020 	.word	0x00800020
	}

    tmp = (uint64_t)((st->r0_int * st->r1_mod) + st->r0_fract) * (uint64_t)st->fpfd;
 8000c84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c86:	699a      	ldr	r2, [r3, #24]
 8000c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c8a:	69db      	ldr	r3, [r3, #28]
 8000c8c:	435a      	muls	r2, r3
 8000c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c90:	695b      	ldr	r3, [r3, #20]
 8000c92:	18d3      	adds	r3, r2, r3
 8000c94:	60bb      	str	r3, [r7, #8]
 8000c96:	2300      	movs	r3, #0
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000c9c:	68db      	ldr	r3, [r3, #12]
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	683a      	ldr	r2, [r7, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	68b8      	ldr	r0, [r7, #8]
 8000caa:	68f9      	ldr	r1, [r7, #12]
 8000cac:	f7ff fbd4 	bl	8000458 <__aeabi_lmul>
 8000cb0:	0002      	movs	r2, r0
 8000cb2:	000b      	movs	r3, r1
 8000cb4:	66ba      	str	r2, [r7, #104]	@ 0x68
 8000cb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    tmp = tmp / ((uint64_t)st->r1_mod * ((uint64_t)1 << st->r4_rf_div_sel));
 8000cb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000cba:	69db      	ldr	r3, [r3, #28]
 8000cbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8000cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000cc4:	6a1b      	ldr	r3, [r3, #32]
 8000cc6:	001a      	movs	r2, r3
 8000cc8:	3a20      	subs	r2, #32
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	db03      	blt.n	8000cd6 <adf4350_set_freq+0x3ee>
 8000cce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8000cd0:	4091      	lsls	r1, r2
 8000cd2:	000d      	movs	r5, r1
 8000cd4:	e009      	b.n	8000cea <adf4350_set_freq+0x402>
 8000cd6:	2220      	movs	r2, #32
 8000cd8:	1ad2      	subs	r2, r2, r3
 8000cda:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8000cdc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000cde:	0006      	movs	r6, r0
 8000ce0:	40d6      	lsrs	r6, r2
 8000ce2:	0032      	movs	r2, r6
 8000ce4:	4099      	lsls	r1, r3
 8000ce6:	000d      	movs	r5, r1
 8000ce8:	4315      	orrs	r5, r2
 8000cea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000cec:	409a      	lsls	r2, r3
 8000cee:	0014      	movs	r4, r2
 8000cf0:	0022      	movs	r2, r4
 8000cf2:	002b      	movs	r3, r5
 8000cf4:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8000cf6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8000cf8:	f7ff fb8e 	bl	8000418 <__aeabi_uldivmod>
 8000cfc:	0002      	movs	r2, r0
 8000cfe:	000b      	movs	r3, r1
 8000d00:	66ba      	str	r2, [r7, #104]	@ 0x68
 8000d02:	66fb      	str	r3, [r7, #108]	@ 0x6c

	return tmp;
 8000d04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000d06:	6efc      	ldr	r4, [r7, #108]	@ 0x6c
 8000d08:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000d0a:	63fc      	str	r4, [r7, #60]	@ 0x3c
}
 8000d0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d10:	0010      	movs	r0, r2
 8000d12:	0019      	movs	r1, r3
 8000d14:	46bd      	mov	sp, r7
 8000d16:	b021      	add	sp, #132	@ 0x84
 8000d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d1a:	46c0      	nop			@ (mov r8, r8)

08000d1c <adf4350_setup>:
 * @param init_param  - initialization parameters struct
 *
 * @return Returns 0 in case of success or negative error code.
*******************************************************************************/
int32_t adf4350_setup(adf4350_init_param init_param)
{
 8000d1c:	b084      	sub	sp, #16
 8000d1e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d20:	b087      	sub	sp, #28
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	2420      	movs	r4, #32
 8000d26:	2508      	movs	r5, #8
 8000d28:	1964      	adds	r4, r4, r5
 8000d2a:	2508      	movs	r5, #8
 8000d2c:	46ac      	mov	ip, r5
 8000d2e:	44bc      	add	ip, r7
 8000d30:	4464      	add	r4, ip
 8000d32:	6020      	str	r0, [r4, #0]
 8000d34:	6061      	str	r1, [r4, #4]
 8000d36:	60a2      	str	r2, [r4, #8]
 8000d38:	60e3      	str	r3, [r4, #12]
	struct adf4350_state *st = &adf4350_st;
 8000d3a:	4bd5      	ldr	r3, [pc, #852]	@ (8001090 <adf4350_setup+0x374>)
 8000d3c:	613b      	str	r3, [r7, #16]

	//st->pdata = (struct adf4350_platform_data *)malloc(sizeof(*st->pdata));
	st->pdata = &platdata; // static assign memory.
 8000d3e:	693b      	ldr	r3, [r7, #16]
 8000d40:	4ad4      	ldr	r2, [pc, #848]	@ (8001094 <adf4350_setup+0x378>)
 8000d42:	601a      	str	r2, [r3, #0]

	if (!st->pdata)
 8000d44:	693b      	ldr	r3, [r7, #16]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d102      	bne.n	8000d52 <adf4350_setup+0x36>
		return -1;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	425b      	negs	r3, r3
 8000d50:	e1cf      	b.n	80010f2 <adf4350_setup+0x3d6>

	st->pdata->clkin = init_param.clkin;
 8000d52:	693b      	ldr	r3, [r7, #16]
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	2120      	movs	r1, #32
 8000d58:	2008      	movs	r0, #8
 8000d5a:	180b      	adds	r3, r1, r0
 8000d5c:	2408      	movs	r4, #8
 8000d5e:	46a4      	mov	ip, r4
 8000d60:	44bc      	add	ip, r7
 8000d62:	4463      	add	r3, ip
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	6013      	str	r3, [r2, #0]

	st->pdata->channel_spacing = init_param.channel_spacing;
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	180b      	adds	r3, r1, r0
 8000d6e:	2408      	movs	r4, #8
 8000d70:	46a4      	mov	ip, r4
 8000d72:	44bc      	add	ip, r7
 8000d74:	4463      	add	r3, ip
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	6053      	str	r3, [r2, #4]

	st->pdata->power_up_frequency = init_param.power_up_frequency;
 8000d7a:	180b      	adds	r3, r1, r0
 8000d7c:	2208      	movs	r2, #8
 8000d7e:	4694      	mov	ip, r2
 8000d80:	44bc      	add	ip, r7
 8000d82:	4463      	add	r3, ip
 8000d84:	689a      	ldr	r2, [r3, #8]
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	603a      	str	r2, [r7, #0]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	607a      	str	r2, [r7, #4]
 8000d90:	683c      	ldr	r4, [r7, #0]
 8000d92:	687d      	ldr	r5, [r7, #4]
 8000d94:	609c      	str	r4, [r3, #8]
 8000d96:	60dd      	str	r5, [r3, #12]
	st->pdata->ref_div_factor = init_param.reference_div_factor;
 8000d98:	180b      	adds	r3, r1, r0
 8000d9a:	2208      	movs	r2, #8
 8000d9c:	4694      	mov	ip, r2
 8000d9e:	44bc      	add	ip, r7
 8000da0:	4463      	add	r3, ip
 8000da2:	68da      	ldr	r2, [r3, #12]
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	b292      	uxth	r2, r2
 8000daa:	821a      	strh	r2, [r3, #16]
	st->pdata->ref_doubler_en = init_param.reference_doubler_enable;
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	180b      	adds	r3, r1, r0
 8000db2:	2408      	movs	r4, #8
 8000db4:	46a4      	mov	ip, r4
 8000db6:	44bc      	add	ip, r7
 8000db8:	4463      	add	r3, ip
 8000dba:	7c1b      	ldrb	r3, [r3, #16]
 8000dbc:	7493      	strb	r3, [r2, #18]
	st->pdata->ref_div2_en = init_param.reference_div2_enable;
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	180b      	adds	r3, r1, r0
 8000dc4:	2408      	movs	r4, #8
 8000dc6:	46a4      	mov	ip, r4
 8000dc8:	44bc      	add	ip, r7
 8000dca:	4463      	add	r3, ip
 8000dcc:	7c5b      	ldrb	r3, [r3, #17]
 8000dce:	74d3      	strb	r3, [r2, #19]

	/* r2_user_settings */

	st->pdata->r2_user_settings = init_param.phase_detector_polarity_positive_enable ?
 8000dd0:	180b      	adds	r3, r1, r0
 8000dd2:	2208      	movs	r2, #8
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	44bc      	add	ip, r7
 8000dd8:	4463      	add	r3, ip
 8000dda:	7c9b      	ldrb	r3, [r3, #18]
			ADF4350_REG2_PD_POLARITY_POS : 0;
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <adf4350_setup+0xc8>
 8000de0:	2240      	movs	r2, #64	@ 0x40
 8000de2:	e000      	b.n	8000de6 <adf4350_setup+0xca>
 8000de4:	2200      	movs	r2, #0
	st->pdata->r2_user_settings = init_param.phase_detector_polarity_positive_enable ?
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.lock_detect_precision_6ns_enable ?
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	6959      	ldr	r1, [r3, #20]
 8000df2:	2320      	movs	r3, #32
 8000df4:	2208      	movs	r2, #8
 8000df6:	189b      	adds	r3, r3, r2
 8000df8:	2208      	movs	r2, #8
 8000dfa:	4694      	mov	ip, r2
 8000dfc:	44bc      	add	ip, r7
 8000dfe:	4463      	add	r3, ip
 8000e00:	7cdb      	ldrb	r3, [r3, #19]
			ADF4350_REG2_LDP_6ns : 0;
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <adf4350_setup+0xee>
 8000e06:	2280      	movs	r2, #128	@ 0x80
 8000e08:	e000      	b.n	8000e0c <adf4350_setup+0xf0>
 8000e0a:	2200      	movs	r2, #0
	st->pdata->r2_user_settings |= init_param.lock_detect_precision_6ns_enable ?
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	430a      	orrs	r2, r1
 8000e12:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.lock_detect_function_integer_n_enable ?
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	6959      	ldr	r1, [r3, #20]
 8000e1a:	2320      	movs	r3, #32
 8000e1c:	2208      	movs	r2, #8
 8000e1e:	189b      	adds	r3, r3, r2
 8000e20:	2208      	movs	r2, #8
 8000e22:	4694      	mov	ip, r2
 8000e24:	44bc      	add	ip, r7
 8000e26:	4463      	add	r3, ip
 8000e28:	7d1b      	ldrb	r3, [r3, #20]
			ADF4350_REG2_LDF_INT_N : 0;
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d002      	beq.n	8000e34 <adf4350_setup+0x118>
 8000e2e:	2380      	movs	r3, #128	@ 0x80
 8000e30:	005a      	lsls	r2, r3, #1
 8000e32:	e000      	b.n	8000e36 <adf4350_setup+0x11a>
 8000e34:	2200      	movs	r2, #0
	st->pdata->r2_user_settings |= init_param.lock_detect_function_integer_n_enable ?
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= ADF4350_REG2_CHARGE_PUMP_CURR_uA(init_param.charge_pump_current);
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	695c      	ldr	r4, [r3, #20]
 8000e44:	2520      	movs	r5, #32
 8000e46:	2608      	movs	r6, #8
 8000e48:	19ab      	adds	r3, r5, r6
 8000e4a:	2208      	movs	r2, #8
 8000e4c:	4694      	mov	ip, r2
 8000e4e:	44bc      	add	ip, r7
 8000e50:	4463      	add	r3, ip
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	3b39      	subs	r3, #57	@ 0x39
 8000e56:	3bff      	subs	r3, #255	@ 0xff
 8000e58:	229c      	movs	r2, #156	@ 0x9c
 8000e5a:	0051      	lsls	r1, r2, #1
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f7ff f965 	bl	800012c <__udivsi3>
 8000e62:	0003      	movs	r3, r0
 8000e64:	025a      	lsls	r2, r3, #9
 8000e66:	23f0      	movs	r3, #240	@ 0xf0
 8000e68:	015b      	lsls	r3, r3, #5
 8000e6a:	401a      	ands	r2, r3
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4322      	orrs	r2, r4
 8000e72:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= ADF4350_REG2_MUXOUT(init_param.muxout_select);
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	6959      	ldr	r1, [r3, #20]
 8000e7a:	19ab      	adds	r3, r5, r6
 8000e7c:	2208      	movs	r2, #8
 8000e7e:	4694      	mov	ip, r2
 8000e80:	44bc      	add	ip, r7
 8000e82:	4463      	add	r3, ip
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	069a      	lsls	r2, r3, #26
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	430a      	orrs	r2, r1
 8000e8e:	615a      	str	r2, [r3, #20]
	st->pdata->r2_user_settings |= init_param.low_spur_mode_enable ? ADF4350_REG2_NOISE_MODE(0x3) : 0;
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	6959      	ldr	r1, [r3, #20]
 8000e96:	19ab      	adds	r3, r5, r6
 8000e98:	2208      	movs	r2, #8
 8000e9a:	4694      	mov	ip, r2
 8000e9c:	44bc      	add	ip, r7
 8000e9e:	4463      	add	r3, ip
 8000ea0:	2220      	movs	r2, #32
 8000ea2:	5c9b      	ldrb	r3, [r3, r2]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <adf4350_setup+0x192>
 8000ea8:	23c0      	movs	r3, #192	@ 0xc0
 8000eaa:	05da      	lsls	r2, r3, #23
 8000eac:	e000      	b.n	8000eb0 <adf4350_setup+0x194>
 8000eae:	2200      	movs	r2, #0
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	430a      	orrs	r2, r1
 8000eb6:	615a      	str	r2, [r3, #20]

	/* r3_user_settings */

	st->pdata->r3_user_settings = init_param.cycle_slip_reduction_enable ?
 8000eb8:	2320      	movs	r3, #32
 8000eba:	2208      	movs	r2, #8
 8000ebc:	189b      	adds	r3, r3, r2
 8000ebe:	2208      	movs	r2, #8
 8000ec0:	4694      	mov	ip, r2
 8000ec2:	44bc      	add	ip, r7
 8000ec4:	4463      	add	r3, ip
 8000ec6:	2221      	movs	r2, #33	@ 0x21
 8000ec8:	5c9b      	ldrb	r3, [r3, r2]
			ADF4350_REG3_12BIT_CSR_EN : 0;
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d002      	beq.n	8000ed4 <adf4350_setup+0x1b8>
 8000ece:	2380      	movs	r3, #128	@ 0x80
 8000ed0:	02da      	lsls	r2, r3, #11
 8000ed2:	e000      	b.n	8000ed6 <adf4350_setup+0x1ba>
 8000ed4:	2200      	movs	r2, #0
	st->pdata->r3_user_settings = init_param.cycle_slip_reduction_enable ?
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.charge_cancellation_enable ?
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	6999      	ldr	r1, [r3, #24]
 8000ee2:	2320      	movs	r3, #32
 8000ee4:	2208      	movs	r2, #8
 8000ee6:	189b      	adds	r3, r3, r2
 8000ee8:	2208      	movs	r2, #8
 8000eea:	4694      	mov	ip, r2
 8000eec:	44bc      	add	ip, r7
 8000eee:	4463      	add	r3, ip
 8000ef0:	2222      	movs	r2, #34	@ 0x22
 8000ef2:	5c9b      	ldrb	r3, [r3, r2]
			ADF4351_REG3_CHARGE_CANCELLATION_EN : 0;
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <adf4350_setup+0x1e2>
 8000ef8:	2380      	movs	r3, #128	@ 0x80
 8000efa:	039a      	lsls	r2, r3, #14
 8000efc:	e000      	b.n	8000f00 <adf4350_setup+0x1e4>
 8000efe:	2200      	movs	r2, #0
	st->pdata->r3_user_settings |= init_param.charge_cancellation_enable ?
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	430a      	orrs	r2, r1
 8000f06:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.anti_backlash_3ns_enable ?
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6999      	ldr	r1, [r3, #24]
 8000f0e:	2320      	movs	r3, #32
 8000f10:	2208      	movs	r2, #8
 8000f12:	189b      	adds	r3, r3, r2
 8000f14:	2208      	movs	r2, #8
 8000f16:	4694      	mov	ip, r2
 8000f18:	44bc      	add	ip, r7
 8000f1a:	4463      	add	r3, ip
 8000f1c:	2223      	movs	r2, #35	@ 0x23
 8000f1e:	5c9b      	ldrb	r3, [r3, r2]
			ADF4351_REG3_ANTI_BACKLASH_3ns_EN : 0;
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d002      	beq.n	8000f2a <adf4350_setup+0x20e>
 8000f24:	2380      	movs	r3, #128	@ 0x80
 8000f26:	03da      	lsls	r2, r3, #15
 8000f28:	e000      	b.n	8000f2c <adf4350_setup+0x210>
 8000f2a:	2200      	movs	r2, #0
	st->pdata->r3_user_settings |= init_param.anti_backlash_3ns_enable ?
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	430a      	orrs	r2, r1
 8000f32:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= init_param.band_select_clock_mode_high_enable ?
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6999      	ldr	r1, [r3, #24]
 8000f3a:	2320      	movs	r3, #32
 8000f3c:	2208      	movs	r2, #8
 8000f3e:	189b      	adds	r3, r3, r2
 8000f40:	2208      	movs	r2, #8
 8000f42:	4694      	mov	ip, r2
 8000f44:	44bc      	add	ip, r7
 8000f46:	4463      	add	r3, ip
 8000f48:	2224      	movs	r2, #36	@ 0x24
 8000f4a:	5c9b      	ldrb	r3, [r3, r2]
			ADF4351_REG3_BAND_SEL_CLOCK_MODE_HIGH : 0;
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d002      	beq.n	8000f56 <adf4350_setup+0x23a>
 8000f50:	2380      	movs	r3, #128	@ 0x80
 8000f52:	041a      	lsls	r2, r3, #16
 8000f54:	e000      	b.n	8000f58 <adf4350_setup+0x23c>
 8000f56:	2200      	movs	r2, #0
	st->pdata->r3_user_settings |= init_param.band_select_clock_mode_high_enable ?
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= ADF4350_REG3_12BIT_CLKDIV(init_param.clk_divider_12bit);
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	6999      	ldr	r1, [r3, #24]
 8000f66:	2020      	movs	r0, #32
 8000f68:	2408      	movs	r4, #8
 8000f6a:	1903      	adds	r3, r0, r4
 8000f6c:	2208      	movs	r2, #8
 8000f6e:	4694      	mov	ip, r2
 8000f70:	44bc      	add	ip, r7
 8000f72:	4463      	add	r3, ip
 8000f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f76:	00da      	lsls	r2, r3, #3
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	619a      	str	r2, [r3, #24]
	st->pdata->r3_user_settings |= ADF4350_REG3_12BIT_CLKDIV_MODE(init_param.clk_divider_mode);
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	6999      	ldr	r1, [r3, #24]
 8000f86:	1903      	adds	r3, r0, r4
 8000f88:	2208      	movs	r2, #8
 8000f8a:	4694      	mov	ip, r2
 8000f8c:	44bc      	add	ip, r7
 8000f8e:	4463      	add	r3, ip
 8000f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f92:	041a      	lsls	r2, r3, #16
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	619a      	str	r2, [r3, #24]

	/* r4_user_settings */

	st->pdata->r4_user_settings = init_param.aux_output_enable ?
 8000f9c:	1903      	adds	r3, r0, r4
 8000f9e:	2208      	movs	r2, #8
 8000fa0:	4694      	mov	ip, r2
 8000fa2:	44bc      	add	ip, r7
 8000fa4:	4463      	add	r3, ip
 8000fa6:	2230      	movs	r2, #48	@ 0x30
 8000fa8:	5c9b      	ldrb	r3, [r3, r2]
			ADF4350_REG4_AUX_OUTPUT_EN : 0;
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d002      	beq.n	8000fb4 <adf4350_setup+0x298>
 8000fae:	2380      	movs	r3, #128	@ 0x80
 8000fb0:	005a      	lsls	r2, r3, #1
 8000fb2:	e000      	b.n	8000fb6 <adf4350_setup+0x29a>
 8000fb4:	2200      	movs	r2, #0
	st->pdata->r4_user_settings = init_param.aux_output_enable ?
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= init_param.aux_output_fundamental_enable ?
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	69d9      	ldr	r1, [r3, #28]
 8000fc2:	2320      	movs	r3, #32
 8000fc4:	2208      	movs	r2, #8
 8000fc6:	189b      	adds	r3, r3, r2
 8000fc8:	2208      	movs	r2, #8
 8000fca:	4694      	mov	ip, r2
 8000fcc:	44bc      	add	ip, r7
 8000fce:	4463      	add	r3, ip
 8000fd0:	2231      	movs	r2, #49	@ 0x31
 8000fd2:	5c9b      	ldrb	r3, [r3, r2]
			ADF4350_REG4_AUX_OUTPUT_FUND : 0;
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d002      	beq.n	8000fde <adf4350_setup+0x2c2>
 8000fd8:	2380      	movs	r3, #128	@ 0x80
 8000fda:	009a      	lsls	r2, r3, #2
 8000fdc:	e000      	b.n	8000fe0 <adf4350_setup+0x2c4>
 8000fde:	2200      	movs	r2, #0
	st->pdata->r4_user_settings |= init_param.aux_output_fundamental_enable ?
 8000fe0:	693b      	ldr	r3, [r7, #16]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	430a      	orrs	r2, r1
 8000fe6:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= init_param.mute_till_lock_enable ?
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	69d9      	ldr	r1, [r3, #28]
 8000fee:	2320      	movs	r3, #32
 8000ff0:	2208      	movs	r2, #8
 8000ff2:	189b      	adds	r3, r3, r2
 8000ff4:	2208      	movs	r2, #8
 8000ff6:	4694      	mov	ip, r2
 8000ff8:	44bc      	add	ip, r7
 8000ffa:	4463      	add	r3, ip
 8000ffc:	2232      	movs	r2, #50	@ 0x32
 8000ffe:	5c9b      	ldrb	r3, [r3, r2]
			ADF4350_REG4_MUTE_TILL_LOCK_EN : 0;
 8001000:	2b00      	cmp	r3, #0
 8001002:	d002      	beq.n	800100a <adf4350_setup+0x2ee>
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	00da      	lsls	r2, r3, #3
 8001008:	e000      	b.n	800100c <adf4350_setup+0x2f0>
 800100a:	2200      	movs	r2, #0
	st->pdata->r4_user_settings |= init_param.mute_till_lock_enable ?
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	430a      	orrs	r2, r1
 8001012:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= ADF4350_REG4_OUTPUT_PWR(init_param.output_power);
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	69d9      	ldr	r1, [r3, #28]
 800101a:	2020      	movs	r0, #32
 800101c:	2408      	movs	r4, #8
 800101e:	1903      	adds	r3, r0, r4
 8001020:	2208      	movs	r2, #8
 8001022:	4694      	mov	ip, r2
 8001024:	44bc      	add	ip, r7
 8001026:	4463      	add	r3, ip
 8001028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800102a:	00da      	lsls	r2, r3, #3
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	430a      	orrs	r2, r1
 8001032:	61da      	str	r2, [r3, #28]
	st->pdata->r4_user_settings |= ADF4350_REG4_AUX_OUTPUT_PWR(init_param.aux_output_power);
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	69d9      	ldr	r1, [r3, #28]
 800103a:	1903      	adds	r3, r0, r4
 800103c:	2208      	movs	r2, #8
 800103e:	4694      	mov	ip, r2
 8001040:	44bc      	add	ip, r7
 8001042:	4463      	add	r3, ip
 8001044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001046:	019a      	lsls	r2, r3, #6
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	430a      	orrs	r2, r1
 800104e:	61da      	str	r2, [r3, #28]

	adf4350_out_altvoltage0_refin_frequency(st->pdata->clkin);
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	2300      	movs	r3, #0
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68b8      	ldr	r0, [r7, #8]
 800105e:	68f9      	ldr	r1, [r7, #12]
 8001060:	f000 f880 	bl	8001164 <adf4350_out_altvoltage0_refin_frequency>
	adf4350_out_altvoltage0_frequency_resolution(st->pdata->channel_spacing);
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	0018      	movs	r0, r3
 800106c:	f000 f864 	bl	8001138 <adf4350_out_altvoltage0_frequency_resolution>
	adf4350_out_altvoltage0_frequency(st->pdata->power_up_frequency);
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	689a      	ldr	r2, [r3, #8]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	0010      	movs	r0, r2
 800107a:	0019      	movs	r1, r3
 800107c:	f000 f848 	bl	8001110 <adf4350_out_altvoltage0_frequency>

	printf("ADF4350 successfully initialized.\n");
 8001080:	4b05      	ldr	r3, [pc, #20]	@ (8001098 <adf4350_setup+0x37c>)
 8001082:	0018      	movs	r0, r3
 8001084:	f003 ff4c 	bl	8004f20 <puts>
	int i;
	for(i=0;i<6;i++)
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	e015      	b.n	80010ba <adf4350_setup+0x39e>
 800108e:	46c0      	nop			@ (mov r8, r8)
 8001090:	200000e8 	.word	0x200000e8
 8001094:	200000c0 	.word	0x200000c0
 8001098:	08006008 	.word	0x08006008
	printf("RegHw%d %x\n",i,st->regs[i]);
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	3308      	adds	r3, #8
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	18d3      	adds	r3, r2, r3
 80010a6:	3304      	adds	r3, #4
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	6979      	ldr	r1, [r7, #20]
 80010ac:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <adf4350_setup+0x3e4>)
 80010ae:	0018      	movs	r0, r3
 80010b0:	f003 fed0 	bl	8004e54 <iprintf>
	for(i=0;i<6;i++)
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	2b05      	cmp	r3, #5
 80010be:	dded      	ble.n	800109c <adf4350_setup+0x380>
	printf("Reg2 %x\n",st->pdata->r2_user_settings);
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	695a      	ldr	r2, [r3, #20]
 80010c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001104 <adf4350_setup+0x3e8>)
 80010c8:	0011      	movs	r1, r2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f003 fec2 	bl	8004e54 <iprintf>
	printf("Reg3 %x\n",st->pdata->r3_user_settings);
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	699a      	ldr	r2, [r3, #24]
 80010d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <adf4350_setup+0x3ec>)
 80010d8:	0011      	movs	r1, r2
 80010da:	0018      	movs	r0, r3
 80010dc:	f003 feba 	bl	8004e54 <iprintf>
	printf("Reg4 %x\n",st->pdata->r4_user_settings);
 80010e0:	693b      	ldr	r3, [r7, #16]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	69da      	ldr	r2, [r3, #28]
 80010e6:	4b09      	ldr	r3, [pc, #36]	@ (800110c <adf4350_setup+0x3f0>)
 80010e8:	0011      	movs	r1, r2
 80010ea:	0018      	movs	r0, r3
 80010ec:	f003 feb2 	bl	8004e54 <iprintf>

    return 0;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	0018      	movs	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b007      	add	sp, #28
 80010f8:	bcf0      	pop	{r4, r5, r6, r7}
 80010fa:	bc08      	pop	{r3}
 80010fc:	b004      	add	sp, #16
 80010fe:	4718      	bx	r3
 8001100:	0800602c 	.word	0x0800602c
 8001104:	08006038 	.word	0x08006038
 8001108:	08006044 	.word	0x08006044
 800110c:	08006050 	.word	0x08006050

08001110 <adf4350_out_altvoltage0_frequency>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int64_t adf4350_out_altvoltage0_frequency(int64_t Hz)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6038      	str	r0, [r7, #0]
 8001118:	6079      	str	r1, [r7, #4]
	return adf4350_set_freq(&adf4350_st, Hz);
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4905      	ldr	r1, [pc, #20]	@ (8001134 <adf4350_out_altvoltage0_frequency+0x24>)
 8001120:	0008      	movs	r0, r1
 8001122:	f7ff fbe1 	bl	80008e8 <adf4350_set_freq>
 8001126:	0002      	movs	r2, r0
 8001128:	000b      	movs	r3, r1
}
 800112a:	0010      	movs	r0, r2
 800112c:	0019      	movs	r1, r3
 800112e:	46bd      	mov	sp, r7
 8001130:	b002      	add	sp, #8
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000e8 	.word	0x200000e8

08001138 <adf4350_out_altvoltage0_frequency_resolution>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int32_t adf4350_out_altvoltage0_frequency_resolution(int32_t Hz)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
	if(Hz != INT32_MAX)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	4a06      	ldr	r2, [pc, #24]	@ (800115c <adf4350_out_altvoltage0_frequency_resolution+0x24>)
 8001144:	4293      	cmp	r3, r2
 8001146:	d002      	beq.n	800114e <adf4350_out_altvoltage0_frequency_resolution+0x16>
	{
		adf4350_st.chspc = Hz;
 8001148:	687a      	ldr	r2, [r7, #4]
 800114a:	4b05      	ldr	r3, [pc, #20]	@ (8001160 <adf4350_out_altvoltage0_frequency_resolution+0x28>)
 800114c:	609a      	str	r2, [r3, #8]
	}

	return adf4350_st.chspc;
 800114e:	4b04      	ldr	r3, [pc, #16]	@ (8001160 <adf4350_out_altvoltage0_frequency_resolution+0x28>)
 8001150:	689b      	ldr	r3, [r3, #8]
}
 8001152:	0018      	movs	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	b002      	add	sp, #8
 8001158:	bd80      	pop	{r7, pc}
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	7fffffff 	.word	0x7fffffff
 8001160:	200000e8 	.word	0x200000e8

08001164 <adf4350_out_altvoltage0_refin_frequency>:
 * @param Hz - The selected frequency.
 *
 * @return Returns the selected frequency.
*******************************************************************************/
int64_t adf4350_out_altvoltage0_refin_frequency(int64_t Hz)
{
 8001164:	b5b0      	push	{r4, r5, r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6038      	str	r0, [r7, #0]
 800116c:	6079      	str	r1, [r7, #4]
	if(Hz != INT32_MAX)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	4a0a      	ldr	r2, [pc, #40]	@ (800119c <adf4350_out_altvoltage0_refin_frequency+0x38>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d102      	bne.n	800117c <adf4350_out_altvoltage0_refin_frequency+0x18>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d002      	beq.n	8001182 <adf4350_out_altvoltage0_refin_frequency+0x1e>
	{
		adf4350_st.clkin = Hz;
 800117c:	683a      	ldr	r2, [r7, #0]
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <adf4350_out_altvoltage0_refin_frequency+0x3c>)
 8001180:	605a      	str	r2, [r3, #4]
	}

	return adf4350_st.clkin;
 8001182:	4b07      	ldr	r3, [pc, #28]	@ (80011a0 <adf4350_out_altvoltage0_refin_frequency+0x3c>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	001c      	movs	r4, r3
 8001188:	2300      	movs	r3, #0
 800118a:	001d      	movs	r5, r3
 800118c:	0022      	movs	r2, r4
 800118e:	002b      	movs	r3, r5
}
 8001190:	0010      	movs	r0, r2
 8001192:	0019      	movs	r1, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	b002      	add	sp, #8
 8001198:	bdb0      	pop	{r4, r5, r7, pc}
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	7fffffff 	.word	0x7fffffff
 80011a0:	200000e8 	.word	0x200000e8

080011a4 <adf4350_out_altvoltage0_powerdown>:
 *						 1 - Power down the PLL.
 *
 * @return Returns the PLL's power status.
*******************************************************************************/
int32_t adf4350_out_altvoltage0_powerdown(int32_t pwd)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
	struct adf4350_state *st = &adf4350_st;
 80011ac:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <adf4350_out_altvoltage0_powerdown+0x54>)
 80011ae:	60fb      	str	r3, [r7, #12]

	if(pwd == 1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d109      	bne.n	80011ca <adf4350_out_altvoltage0_powerdown+0x26>
	{
		st->regs[ADF4350_REG2] |= ADF4350_REG2_POWER_DOWN_EN;
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ba:	2220      	movs	r2, #32
 80011bc:	431a      	orrs	r2, r3
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	62da      	str	r2, [r3, #44]	@ 0x2c
		adf4350_sync_config(st);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	0018      	movs	r0, r3
 80011c6:	f7ff fadb 	bl	8000780 <adf4350_sync_config>
	}
	if(pwd == 0)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d10a      	bne.n	80011e6 <adf4350_out_altvoltage0_powerdown+0x42>
	{
		st->regs[ADF4350_REG2] &= ~ADF4350_REG2_POWER_DOWN_EN;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011d4:	2220      	movs	r2, #32
 80011d6:	4393      	bics	r3, r2
 80011d8:	001a      	movs	r2, r3
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	62da      	str	r2, [r3, #44]	@ 0x2c
		adf4350_sync_config(st);
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	0018      	movs	r0, r3
 80011e2:	f7ff facd 	bl	8000780 <adf4350_sync_config>
	}


	return (st->regs[ADF4350_REG2] & ADF4350_REG2_POWER_DOWN_EN);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ea:	001a      	movs	r2, r3
 80011ec:	2320      	movs	r3, #32
 80011ee:	4013      	ands	r3, r2
}
 80011f0:	0018      	movs	r0, r3
 80011f2:	46bd      	mov	sp, r7
 80011f4:	b004      	add	sp, #16
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	200000e8 	.word	0x200000e8

080011fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08e      	sub	sp, #56	@ 0x38
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001202:	f000 fdc5 	bl	8001d90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001206:	f000 f881 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800120a:	f000 f941 	bl	8001490 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800120e:	f000 f90f 	bl	8001430 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001212:	f000 f8cf 	bl	80013b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

    HAL_GPIO_WritePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin, 1);
 8001216:	2390      	movs	r3, #144	@ 0x90
 8001218:	05db      	lsls	r3, r3, #23
 800121a:	2201      	movs	r2, #1
 800121c:	2110      	movs	r1, #16
 800121e:	0018      	movs	r0, r3
 8001220:	f001 f8ee 	bl	8002400 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI1_LD_GPIO_Port, SPI1_LD_Pin, 1);
 8001224:	2390      	movs	r3, #144	@ 0x90
 8001226:	05db      	lsls	r3, r3, #23
 8001228:	2201      	movs	r2, #1
 800122a:	2140      	movs	r1, #64	@ 0x40
 800122c:	0018      	movs	r0, r3
 800122e:	f001 f8e7 	bl	8002400 <HAL_GPIO_WritePin>

      rb_init(&uart2_rx_rb, uart2_rx_buffer, uart2_rx_buffer_size);
 8001232:	492c      	ldr	r1, [pc, #176]	@ (80012e4 <main+0xe8>)
 8001234:	4b2c      	ldr	r3, [pc, #176]	@ (80012e8 <main+0xec>)
 8001236:	2206      	movs	r2, #6
 8001238:	0018      	movs	r0, r3
 800123a:	f000 fb59 	bl	80018f0 <rb_init>
      cmd_sm_init();
 800123e:	f000 f999 	bl	8001574 <cmd_sm_init>
      send_ident();
 8001242:	f000 fa7d 	bl	8001740 <send_ident>
      // enable receive interrupt for UART1
        HAL_UART_Receive_IT(&huart2, &uart2_tmp_rx_char, 1 );
 8001246:	4929      	ldr	r1, [pc, #164]	@ (80012ec <main+0xf0>)
 8001248:	4b29      	ldr	r3, [pc, #164]	@ (80012f0 <main+0xf4>)
 800124a:	2201      	movs	r2, #1
 800124c:	0018      	movs	r0, r3
 800124e:	f002 fb66 	bl	800391e <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
        int loop_counter = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	637b      	str	r3, [r7, #52]	@ 0x34

  while (1)
  {
	  	  cmd_sm_update();
 8001256:	f000 faef 	bl	8001838 <cmd_sm_update>

	  	  // Automatic frequency hopping every 2 seconds
	  	  if (freq_hop_enabled) {
 800125a:	4b26      	ldr	r3, [pc, #152]	@ (80012f4 <main+0xf8>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d034      	beq.n	80012cc <main+0xd0>
	  	      if (HAL_GetTick() - freq_hop_timer >= 8000) {  // 2000 ms = 2 seconds
 8001262:	f000 fdef 	bl	8001e44 <HAL_GetTick>
 8001266:	0002      	movs	r2, r0
 8001268:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <main+0xfc>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	1ad2      	subs	r2, r2, r3
 800126e:	23fa      	movs	r3, #250	@ 0xfa
 8001270:	015b      	lsls	r3, r3, #5
 8001272:	429a      	cmp	r2, r3
 8001274:	d32a      	bcc.n	80012cc <main+0xd0>
	  	          freq_hop_timer = HAL_GetTick();
 8001276:	f000 fde5 	bl	8001e44 <HAL_GetTick>
 800127a:	0002      	movs	r2, r0
 800127c:	4b1e      	ldr	r3, [pc, #120]	@ (80012f8 <main+0xfc>)
 800127e:	601a      	str	r2, [r3, #0]

	  	          // Set next frequency
	  	          adf4350_out_altvoltage0_frequency(frequency_list[freq_index]);
 8001280:	4a1e      	ldr	r2, [pc, #120]	@ (80012fc <main+0x100>)
 8001282:	2300      	movs	r3, #0
 8001284:	0010      	movs	r0, r2
 8001286:	0019      	movs	r1, r3
 8001288:	f7ff ff42 	bl	8001110 <adf4350_out_altvoltage0_frequency>

	  	          // Send notification via UART
	  	          char msg[50];
	  	          sprintf(msg, "\r\nFreq: %llu Hz\r\n", frequency_list[freq_index]);
 800128c:	4a1b      	ldr	r2, [pc, #108]	@ (80012fc <main+0x100>)
 800128e:	2300      	movs	r3, #0
 8001290:	491b      	ldr	r1, [pc, #108]	@ (8001300 <main+0x104>)
 8001292:	0038      	movs	r0, r7
 8001294:	f003 fe4e 	bl	8004f34 <siprintf>
	  	          HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 1000);
 8001298:	003b      	movs	r3, r7
 800129a:	0018      	movs	r0, r3
 800129c:	f7fe ff34 	bl	8000108 <strlen>
 80012a0:	0003      	movs	r3, r0
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	23fa      	movs	r3, #250	@ 0xfa
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	0039      	movs	r1, r7
 80012aa:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <main+0xf4>)
 80012ac:	f002 fa98 	bl	80037e0 <HAL_UART_Transmit>

	  	          // Move to next frequency
	  	          freq_index++;
 80012b0:	4b14      	ldr	r3, [pc, #80]	@ (8001304 <main+0x108>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	3301      	adds	r3, #1
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <main+0x108>)
 80012ba:	701a      	strb	r2, [r3, #0]
	  	          if (freq_index >= frequency_list_size) {
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <main+0x108>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	2201      	movs	r2, #1
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d302      	bcc.n	80012cc <main+0xd0>
	  	              freq_index = 0;  // Wrap around to start
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <main+0x108>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
	  	      }
	  	  }

//	  int data=0xFF;
	  	  		//main loop heart beat LED..
	  	  		if ( loop_counter == 100000 ) {
 80012cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001308 <main+0x10c>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d102      	bne.n	80012da <main+0xde>
	  //	  			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin );
//	  	  			HAL_GPIO_TogglePin(SPI1_CSn_GPIO_Port, SPI1_CSn_Pin );
//
//	  	  			HAL_SPI_Transmit(&hspi1, &data, 1, 1000);
	  	  			loop_counter = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80012d8:	e7bd      	b.n	8001256 <main+0x5a>
	  	  		} else {
	  	  			++loop_counter;
 80012da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012dc:	3301      	adds	r3, #1
 80012de:	637b      	str	r3, [r7, #52]	@ 0x34
  {
 80012e0:	e7b9      	b.n	8001256 <main+0x5a>
 80012e2:	46c0      	nop			@ (mov r8, r8)
 80012e4:	20000238 	.word	0x20000238
 80012e8:	2000022c 	.word	0x2000022c
 80012ec:	20000234 	.word	0x20000234
 80012f0:	200001a4 	.word	0x200001a4
 80012f4:	20000000 	.word	0x20000000
 80012f8:	20000240 	.word	0x20000240
 80012fc:	3b9aca00 	.word	0x3b9aca00
 8001300:	0800605c 	.word	0x0800605c
 8001304:	20000244 	.word	0x20000244
 8001308:	000186a0 	.word	0x000186a0

0800130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b099      	sub	sp, #100	@ 0x64
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	242c      	movs	r4, #44	@ 0x2c
 8001314:	193b      	adds	r3, r7, r4
 8001316:	0018      	movs	r0, r3
 8001318:	2334      	movs	r3, #52	@ 0x34
 800131a:	001a      	movs	r2, r3
 800131c:	2100      	movs	r1, #0
 800131e:	f003 ff17 	bl	8005150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001322:	231c      	movs	r3, #28
 8001324:	18fb      	adds	r3, r7, r3
 8001326:	0018      	movs	r0, r3
 8001328:	2310      	movs	r3, #16
 800132a:	001a      	movs	r2, r3
 800132c:	2100      	movs	r1, #0
 800132e:	f003 ff0f 	bl	8005150 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001332:	003b      	movs	r3, r7
 8001334:	0018      	movs	r0, r3
 8001336:	231c      	movs	r3, #28
 8001338:	001a      	movs	r2, r3
 800133a:	2100      	movs	r1, #0
 800133c:	f003 ff08 	bl	8005150 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8001340:	193b      	adds	r3, r7, r4
 8001342:	2220      	movs	r2, #32
 8001344:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001346:	193b      	adds	r3, r7, r4
 8001348:	2201      	movs	r2, #1
 800134a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800134c:	193b      	adds	r3, r7, r4
 800134e:	2200      	movs	r2, #0
 8001350:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001352:	193b      	adds	r3, r7, r4
 8001354:	0018      	movs	r0, r3
 8001356:	f001 f871 	bl	800243c <HAL_RCC_OscConfig>
 800135a:	1e03      	subs	r3, r0, #0
 800135c:	d001      	beq.n	8001362 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800135e:	f000 fac1 	bl	80018e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001362:	211c      	movs	r1, #28
 8001364:	187b      	adds	r3, r7, r1
 8001366:	2207      	movs	r2, #7
 8001368:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800136a:	187b      	adds	r3, r7, r1
 800136c:	2203      	movs	r2, #3
 800136e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001370:	187b      	adds	r3, r7, r1
 8001372:	2200      	movs	r2, #0
 8001374:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001376:	187b      	adds	r3, r7, r1
 8001378:	2200      	movs	r2, #0
 800137a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800137c:	187b      	adds	r3, r7, r1
 800137e:	2101      	movs	r1, #1
 8001380:	0018      	movs	r0, r3
 8001382:	f001 fbe1 	bl	8002b48 <HAL_RCC_ClockConfig>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800138a:	f000 faab 	bl	80018e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800138e:	003b      	movs	r3, r7
 8001390:	2202      	movs	r2, #2
 8001392:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001394:	003b      	movs	r3, r7
 8001396:	2200      	movs	r2, #0
 8001398:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800139a:	003b      	movs	r3, r7
 800139c:	0018      	movs	r0, r3
 800139e:	f001 fd3f 	bl	8002e20 <HAL_RCCEx_PeriphCLKConfig>
 80013a2:	1e03      	subs	r3, r0, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80013a6:	f000 fa9d 	bl	80018e4 <Error_Handler>
  }
}
 80013aa:	46c0      	nop			@ (mov r8, r8)
 80013ac:	46bd      	mov	sp, r7
 80013ae:	b019      	add	sp, #100	@ 0x64
 80013b0:	bd90      	pop	{r4, r7, pc}
	...

080013b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013ba:	4a1c      	ldr	r2, [pc, #112]	@ (800142c <MX_SPI1_Init+0x78>)
 80013bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013be:	4b1a      	ldr	r3, [pc, #104]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013c0:	2282      	movs	r2, #130	@ 0x82
 80013c2:	0052      	lsls	r2, r2, #1
 80013c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013c6:	4b18      	ldr	r3, [pc, #96]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013cc:	4b16      	ldr	r3, [pc, #88]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013ce:	22e0      	movs	r2, #224	@ 0xe0
 80013d0:	00d2      	lsls	r2, r2, #3
 80013d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013d4:	4b14      	ldr	r3, [pc, #80]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013da:	4b13      	ldr	r3, [pc, #76]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013dc:	2200      	movs	r2, #0
 80013de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013e2:	2280      	movs	r2, #128	@ 0x80
 80013e4:	0092      	lsls	r2, r2, #2
 80013e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013ea:	2228      	movs	r2, #40	@ 0x28
 80013ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <MX_SPI1_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001400:	4b09      	ldr	r3, [pc, #36]	@ (8001428 <MX_SPI1_Init+0x74>)
 8001402:	2207      	movs	r2, #7
 8001404:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001406:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <MX_SPI1_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800140c:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <MX_SPI1_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001412:	4b05      	ldr	r3, [pc, #20]	@ (8001428 <MX_SPI1_Init+0x74>)
 8001414:	0018      	movs	r0, r3
 8001416:	f001 fe01 	bl	800301c <HAL_SPI_Init>
 800141a:	1e03      	subs	r3, r0, #0
 800141c:	d001      	beq.n	8001422 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800141e:	f000 fa61 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001422:	46c0      	nop			@ (mov r8, r8)
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	20000140 	.word	0x20000140
 800142c:	40013000 	.word	0x40013000

08001430 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001434:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001436:	4a15      	ldr	r2, [pc, #84]	@ (800148c <MX_USART2_UART_Init+0x5c>)
 8001438:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800143c:	22e1      	movs	r2, #225	@ 0xe1
 800143e:	0252      	lsls	r2, r2, #9
 8001440:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800144a:	2200      	movs	r2, #0
 800144c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001450:	2200      	movs	r2, #0
 8001452:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001456:	220c      	movs	r2, #12
 8001458:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800145c:	2200      	movs	r2, #0
 800145e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001460:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001466:	4b08      	ldr	r3, [pc, #32]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800146c:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 800146e:	2200      	movs	r2, #0
 8001470:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001472:	4b05      	ldr	r3, [pc, #20]	@ (8001488 <MX_USART2_UART_Init+0x58>)
 8001474:	0018      	movs	r0, r3
 8001476:	f002 f95f 	bl	8003738 <HAL_UART_Init>
 800147a:	1e03      	subs	r3, r0, #0
 800147c:	d001      	beq.n	8001482 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800147e:	f000 fa31 	bl	80018e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200001a4 	.word	0x200001a4
 800148c:	40004400 	.word	0x40004400

08001490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001496:	240c      	movs	r4, #12
 8001498:	193b      	adds	r3, r7, r4
 800149a:	0018      	movs	r0, r3
 800149c:	2314      	movs	r3, #20
 800149e:	001a      	movs	r2, r3
 80014a0:	2100      	movs	r1, #0
 80014a2:	f003 fe55 	bl	8005150 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014a6:	4b24      	ldr	r3, [pc, #144]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014a8:	695a      	ldr	r2, [r3, #20]
 80014aa:	4b23      	ldr	r3, [pc, #140]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014ac:	2180      	movs	r1, #128	@ 0x80
 80014ae:	0309      	lsls	r1, r1, #12
 80014b0:	430a      	orrs	r2, r1
 80014b2:	615a      	str	r2, [r3, #20]
 80014b4:	4b20      	ldr	r3, [pc, #128]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014b6:	695a      	ldr	r2, [r3, #20]
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	031b      	lsls	r3, r3, #12
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014c4:	695a      	ldr	r2, [r3, #20]
 80014c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014c8:	2180      	movs	r1, #128	@ 0x80
 80014ca:	03c9      	lsls	r1, r1, #15
 80014cc:	430a      	orrs	r2, r1
 80014ce:	615a      	str	r2, [r3, #20]
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014d2:	695a      	ldr	r2, [r3, #20]
 80014d4:	2380      	movs	r3, #128	@ 0x80
 80014d6:	03db      	lsls	r3, r3, #15
 80014d8:	4013      	ands	r3, r2
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014de:	4b16      	ldr	r3, [pc, #88]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	4b15      	ldr	r3, [pc, #84]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014e4:	2180      	movs	r1, #128	@ 0x80
 80014e6:	0289      	lsls	r1, r1, #10
 80014e8:	430a      	orrs	r2, r1
 80014ea:	615a      	str	r2, [r3, #20]
 80014ec:	4b12      	ldr	r3, [pc, #72]	@ (8001538 <MX_GPIO_Init+0xa8>)
 80014ee:	695a      	ldr	r2, [r3, #20]
 80014f0:	2380      	movs	r3, #128	@ 0x80
 80014f2:	029b      	lsls	r3, r3, #10
 80014f4:	4013      	ands	r3, r2
 80014f6:	603b      	str	r3, [r7, #0]
 80014f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CSn_Pin|SPI1_LD_Pin, GPIO_PIN_RESET);
 80014fa:	2390      	movs	r3, #144	@ 0x90
 80014fc:	05db      	lsls	r3, r3, #23
 80014fe:	2200      	movs	r2, #0
 8001500:	2150      	movs	r1, #80	@ 0x50
 8001502:	0018      	movs	r0, r3
 8001504:	f000 ff7c 	bl	8002400 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI1_CSn_Pin SPI1_LD_Pin */
  GPIO_InitStruct.Pin = SPI1_CSn_Pin|SPI1_LD_Pin;
 8001508:	0021      	movs	r1, r4
 800150a:	187b      	adds	r3, r7, r1
 800150c:	2250      	movs	r2, #80	@ 0x50
 800150e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001510:	187b      	adds	r3, r7, r1
 8001512:	2201      	movs	r2, #1
 8001514:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	187b      	adds	r3, r7, r1
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	187b      	adds	r3, r7, r1
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001522:	187a      	adds	r2, r7, r1
 8001524:	2390      	movs	r3, #144	@ 0x90
 8001526:	05db      	lsls	r3, r3, #23
 8001528:	0011      	movs	r1, r2
 800152a:	0018      	movs	r0, r3
 800152c:	f000 fdf0 	bl	8002110 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001530:	46c0      	nop			@ (mov r8, r8)
 8001532:	46bd      	mov	sp, r7
 8001534:	b009      	add	sp, #36	@ 0x24
 8001536:	bd90      	pop	{r4, r7, pc}
 8001538:	40021000 	.word	0x40021000

0800153c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// UART receive interrupt callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  //UNUSED(huart);
  // add received char to ring buffer.
  rb_put(&uart2_rx_rb, uart2_tmp_rx_char );
 8001544:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <HAL_UART_RxCpltCallback+0x2c>)
 8001546:	781a      	ldrb	r2, [r3, #0]
 8001548:	4b08      	ldr	r3, [pc, #32]	@ (800156c <HAL_UART_RxCpltCallback+0x30>)
 800154a:	0011      	movs	r1, r2
 800154c:	0018      	movs	r0, r3
 800154e:	f000 fa3a 	bl	80019c6 <rb_put>
  // kick off the next read
  HAL_UART_Receive_IT(&huart2, &uart2_tmp_rx_char, 1 );
 8001552:	4905      	ldr	r1, [pc, #20]	@ (8001568 <HAL_UART_RxCpltCallback+0x2c>)
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <HAL_UART_RxCpltCallback+0x34>)
 8001556:	2201      	movs	r2, #1
 8001558:	0018      	movs	r0, r3
 800155a:	f002 f9e0 	bl	800391e <HAL_UART_Receive_IT>
}
 800155e:	46c0      	nop			@ (mov r8, r8)
 8001560:	46bd      	mov	sp, r7
 8001562:	b002      	add	sp, #8
 8001564:	bd80      	pop	{r7, pc}
 8001566:	46c0      	nop			@ (mov r8, r8)
 8001568:	20000234 	.word	0x20000234
 800156c:	2000022c 	.word	0x2000022c
 8001570:	200001a4 	.word	0x200001a4

08001574 <cmd_sm_init>:

adf4350_init_param pll_config;

void cmd_sm_init() {
 8001574:	b5b0      	push	{r4, r5, r7, lr}
 8001576:	b08c      	sub	sp, #48	@ 0x30
 8001578:	af0c      	add	r7, sp, #48	@ 0x30
  // initialize pll_config structure
  pll_config.clkin = 25e6;
 800157a:	4b33      	ldr	r3, [pc, #204]	@ (8001648 <cmd_sm_init+0xd4>)
 800157c:	4a33      	ldr	r2, [pc, #204]	@ (800164c <cmd_sm_init+0xd8>)
 800157e:	601a      	str	r2, [r3, #0]
  pll_config.channel_spacing = 100000;
 8001580:	4b31      	ldr	r3, [pc, #196]	@ (8001648 <cmd_sm_init+0xd4>)
 8001582:	4a33      	ldr	r2, [pc, #204]	@ (8001650 <cmd_sm_init+0xdc>)
 8001584:	605a      	str	r2, [r3, #4]
  pll_config.power_up_frequency = 75e6;
 8001586:	4b30      	ldr	r3, [pc, #192]	@ (8001648 <cmd_sm_init+0xd4>)
 8001588:	4a32      	ldr	r2, [pc, #200]	@ (8001654 <cmd_sm_init+0xe0>)
 800158a:	609a      	str	r2, [r3, #8]
  pll_config.reference_div_factor = 1;
 800158c:	4b2e      	ldr	r3, [pc, #184]	@ (8001648 <cmd_sm_init+0xd4>)
 800158e:	2201      	movs	r2, #1
 8001590:	60da      	str	r2, [r3, #12]
  pll_config.reference_doubler_enable = 0;
 8001592:	4b2d      	ldr	r3, [pc, #180]	@ (8001648 <cmd_sm_init+0xd4>)
 8001594:	2200      	movs	r2, #0
 8001596:	741a      	strb	r2, [r3, #16]
  pll_config.reference_div2_enable = 0;
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <cmd_sm_init+0xd4>)
 800159a:	2200      	movs	r2, #0
 800159c:	745a      	strb	r2, [r3, #17]
  pll_config.phase_detector_polarity_positive_enable = 1;
 800159e:	4b2a      	ldr	r3, [pc, #168]	@ (8001648 <cmd_sm_init+0xd4>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	749a      	strb	r2, [r3, #18]
  pll_config.lock_detect_precision_6ns_enable = 0; // 10 ns
 80015a4:	4b28      	ldr	r3, [pc, #160]	@ (8001648 <cmd_sm_init+0xd4>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	74da      	strb	r2, [r3, #19]
  pll_config.lock_detect_function_integer_n_enable = 0; // Fractional pll
 80015aa:	4b27      	ldr	r3, [pc, #156]	@ (8001648 <cmd_sm_init+0xd4>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	751a      	strb	r2, [r3, #20]
  pll_config.charge_pump_current = 7; //2.50
 80015b0:	4b25      	ldr	r3, [pc, #148]	@ (8001648 <cmd_sm_init+0xd4>)
 80015b2:	2207      	movs	r2, #7
 80015b4:	619a      	str	r2, [r3, #24]
  pll_config.muxout_select = 6; // Digital Lock Detect Out
 80015b6:	4b24      	ldr	r3, [pc, #144]	@ (8001648 <cmd_sm_init+0xd4>)
 80015b8:	2206      	movs	r2, #6
 80015ba:	61da      	str	r2, [r3, #28]
  pll_config.low_spur_mode_enable = 1; // higher noise, lower spurs.
 80015bc:	4b22      	ldr	r3, [pc, #136]	@ (8001648 <cmd_sm_init+0xd4>)
 80015be:	2220      	movs	r2, #32
 80015c0:	2101      	movs	r1, #1
 80015c2:	5499      	strb	r1, [r3, r2]
  pll_config.cycle_slip_reduction_enable = 0;
 80015c4:	4b20      	ldr	r3, [pc, #128]	@ (8001648 <cmd_sm_init+0xd4>)
 80015c6:	2221      	movs	r2, #33	@ 0x21
 80015c8:	2100      	movs	r1, #0
 80015ca:	5499      	strb	r1, [r3, r2]
  pll_config.charge_cancellation_enable = 0;
 80015cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001648 <cmd_sm_init+0xd4>)
 80015ce:	2222      	movs	r2, #34	@ 0x22
 80015d0:	2100      	movs	r1, #0
 80015d2:	5499      	strb	r1, [r3, r2]
  pll_config.anti_backlash_3ns_enable = 0;
 80015d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001648 <cmd_sm_init+0xd4>)
 80015d6:	2223      	movs	r2, #35	@ 0x23
 80015d8:	2100      	movs	r1, #0
 80015da:	5499      	strb	r1, [r3, r2]
  pll_config.band_select_clock_mode_high_enable = 0; // low
 80015dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001648 <cmd_sm_init+0xd4>)
 80015de:	2224      	movs	r2, #36	@ 0x24
 80015e0:	2100      	movs	r1, #0
 80015e2:	5499      	strb	r1, [r3, r2]
  pll_config.clk_divider_12bit = 0;
 80015e4:	4b18      	ldr	r3, [pc, #96]	@ (8001648 <cmd_sm_init+0xd4>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	629a      	str	r2, [r3, #40]	@ 0x28
  pll_config.clk_divider_mode = 0;
 80015ea:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <cmd_sm_init+0xd4>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  pll_config.aux_output_enable = 0;
 80015f0:	4b15      	ldr	r3, [pc, #84]	@ (8001648 <cmd_sm_init+0xd4>)
 80015f2:	2230      	movs	r2, #48	@ 0x30
 80015f4:	2100      	movs	r1, #0
 80015f6:	5499      	strb	r1, [r3, r2]
  pll_config.aux_output_fundamental_enable = 0;
 80015f8:	4b13      	ldr	r3, [pc, #76]	@ (8001648 <cmd_sm_init+0xd4>)
 80015fa:	2231      	movs	r2, #49	@ 0x31
 80015fc:	2100      	movs	r1, #0
 80015fe:	5499      	strb	r1, [r3, r2]
  pll_config.mute_till_lock_enable = 0;
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <cmd_sm_init+0xd4>)
 8001602:	2232      	movs	r2, #50	@ 0x32
 8001604:	2100      	movs	r1, #0
 8001606:	5499      	strb	r1, [r3, r2]
  pll_config.output_power = 3; // +2 dBm
 8001608:	4b0f      	ldr	r3, [pc, #60]	@ (8001648 <cmd_sm_init+0xd4>)
 800160a:	2203      	movs	r2, #3
 800160c:	635a      	str	r2, [r3, #52]	@ 0x34
  pll_config.aux_output_power = 0;
 800160e:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <cmd_sm_init+0xd4>)
 8001610:	2200      	movs	r2, #0
 8001612:	639a      	str	r2, [r3, #56]	@ 0x38
  adf4350_out_altvoltage0_powerdown(0); // power down PLL
 8001614:	2000      	movs	r0, #0
 8001616:	f7ff fdc5 	bl	80011a4 <adf4350_out_altvoltage0_powerdown>
  adf4350_setup(pll_config);
 800161a:	4c0b      	ldr	r4, [pc, #44]	@ (8001648 <cmd_sm_init+0xd4>)
 800161c:	466b      	mov	r3, sp
 800161e:	001a      	movs	r2, r3
 8001620:	0023      	movs	r3, r4
 8001622:	3310      	adds	r3, #16
 8001624:	cb23      	ldmia	r3!, {r0, r1, r5}
 8001626:	c223      	stmia	r2!, {r0, r1, r5}
 8001628:	cb23      	ldmia	r3!, {r0, r1, r5}
 800162a:	c223      	stmia	r2!, {r0, r1, r5}
 800162c:	cb23      	ldmia	r3!, {r0, r1, r5}
 800162e:	c223      	stmia	r2!, {r0, r1, r5}
 8001630:	cb03      	ldmia	r3!, {r0, r1}
 8001632:	c203      	stmia	r2!, {r0, r1}
 8001634:	6820      	ldr	r0, [r4, #0]
 8001636:	6861      	ldr	r1, [r4, #4]
 8001638:	68a2      	ldr	r2, [r4, #8]
 800163a:	68e3      	ldr	r3, [r4, #12]
 800163c:	f7ff fb6e 	bl	8000d1c <adf4350_setup>
}
 8001640:	46c0      	nop			@ (mov r8, r8)
 8001642:	46bd      	mov	sp, r7
 8001644:	bdb0      	pop	{r4, r5, r7, pc}
 8001646:	46c0      	nop			@ (mov r8, r8)
 8001648:	20000248 	.word	0x20000248
 800164c:	017d7840 	.word	0x017d7840
 8001650:	000186a0 	.word	0x000186a0
 8001654:	047868c0 	.word	0x047868c0

08001658 <numvec_atoi>:
char cmdbuffer[15];
int cmdbuf_idx = 0;

// A simple atoi() function
int64_t numvec_atoi(char *str)
{
 8001658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800165a:	b089      	sub	sp, #36	@ 0x24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
    int64_t res = 0; // Initialize result
 8001660:	2200      	movs	r2, #0
 8001662:	2300      	movs	r3, #0
 8001664:	61ba      	str	r2, [r7, #24]
 8001666:	61fb      	str	r3, [r7, #28]
    // Iterate through all characters of input string and
    // update result
    for (int i = 0; (str[i] != '\0') && (i < 16); ++i)
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
 800166c:	e022      	b.n	80016b4 <numvec_atoi+0x5c>
        res = res*10 + str[i] - '0';
 800166e:	69b8      	ldr	r0, [r7, #24]
 8001670:	69f9      	ldr	r1, [r7, #28]
 8001672:	0002      	movs	r2, r0
 8001674:	000b      	movs	r3, r1
 8001676:	0f96      	lsrs	r6, r2, #30
 8001678:	009d      	lsls	r5, r3, #2
 800167a:	4335      	orrs	r5, r6
 800167c:	0094      	lsls	r4, r2, #2
 800167e:	0002      	movs	r2, r0
 8001680:	000b      	movs	r3, r1
 8001682:	1912      	adds	r2, r2, r4
 8001684:	416b      	adcs	r3, r5
 8001686:	1892      	adds	r2, r2, r2
 8001688:	415b      	adcs	r3, r3
 800168a:	6979      	ldr	r1, [r7, #20]
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	1841      	adds	r1, r0, r1
 8001690:	7809      	ldrb	r1, [r1, #0]
 8001692:	6039      	str	r1, [r7, #0]
 8001694:	2100      	movs	r1, #0
 8001696:	6079      	str	r1, [r7, #4]
 8001698:	6838      	ldr	r0, [r7, #0]
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	1812      	adds	r2, r2, r0
 800169e:	414b      	adcs	r3, r1
 80016a0:	2030      	movs	r0, #48	@ 0x30
 80016a2:	4240      	negs	r0, r0
 80016a4:	17c1      	asrs	r1, r0, #31
 80016a6:	1812      	adds	r2, r2, r0
 80016a8:	414b      	adcs	r3, r1
 80016aa:	61ba      	str	r2, [r7, #24]
 80016ac:	61fb      	str	r3, [r7, #28]
    for (int i = 0; (str[i] != '\0') && (i < 16); ++i)
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	3301      	adds	r3, #1
 80016b2:	617b      	str	r3, [r7, #20]
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	68fa      	ldr	r2, [r7, #12]
 80016b8:	18d3      	adds	r3, r2, r3
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d002      	beq.n	80016c6 <numvec_atoi+0x6e>
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	2b0f      	cmp	r3, #15
 80016c4:	ddd3      	ble.n	800166e <numvec_atoi+0x16>
    // return result.
    return res;
 80016c6:	69ba      	ldr	r2, [r7, #24]
 80016c8:	69fb      	ldr	r3, [r7, #28]
}
 80016ca:	0010      	movs	r0, r2
 80016cc:	0019      	movs	r1, r3
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b009      	add	sp, #36	@ 0x24
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016d4 <isNumber>:

int isNumber(uint8_t c) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	0002      	movs	r2, r0
 80016dc:	1dfb      	adds	r3, r7, #7
 80016de:	701a      	strb	r2, [r3, #0]
	if (( c >= 0x30 ) && (c <= 0x39 )) {
 80016e0:	1dfb      	adds	r3, r7, #7
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b2f      	cmp	r3, #47	@ 0x2f
 80016e6:	d905      	bls.n	80016f4 <isNumber+0x20>
 80016e8:	1dfb      	adds	r3, r7, #7
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b39      	cmp	r3, #57	@ 0x39
 80016ee:	d801      	bhi.n	80016f4 <isNumber+0x20>
		return 1;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e000      	b.n	80016f6 <isNumber+0x22>
	} else {
		return 0;
 80016f4:	2300      	movs	r3, #0
	}
}
 80016f6:	0018      	movs	r0, r3
 80016f8:	46bd      	mov	sp, r7
 80016fa:	b002      	add	sp, #8
 80016fc:	bd80      	pop	{r7, pc}
	...

08001700 <send_error_response>:

void send_error_response() {
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
	// send ?; chars as error indicator..
	HAL_UART_Transmit(&huart2, (uint8_t*)"?;", 2, 100);
 8001704:	4904      	ldr	r1, [pc, #16]	@ (8001718 <send_error_response+0x18>)
 8001706:	4805      	ldr	r0, [pc, #20]	@ (800171c <send_error_response+0x1c>)
 8001708:	2364      	movs	r3, #100	@ 0x64
 800170a:	2202      	movs	r2, #2
 800170c:	f002 f868 	bl	80037e0 <HAL_UART_Transmit>
}
 8001710:	46c0      	nop			@ (mov r8, r8)
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
 8001716:	46c0      	nop			@ (mov r8, r8)
 8001718:	08006070 	.word	0x08006070
 800171c:	200001a4 	.word	0x200001a4

08001720 <send_accept_response>:

void send_accept_response() {
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	// send k; chars as error indicator..
	HAL_UART_Transmit(&huart2, (uint8_t*)"k;", 2, 100);
 8001724:	4904      	ldr	r1, [pc, #16]	@ (8001738 <send_accept_response+0x18>)
 8001726:	4805      	ldr	r0, [pc, #20]	@ (800173c <send_accept_response+0x1c>)
 8001728:	2364      	movs	r3, #100	@ 0x64
 800172a:	2202      	movs	r2, #2
 800172c:	f002 f858 	bl	80037e0 <HAL_UART_Transmit>
}
 8001730:	46c0      	nop			@ (mov r8, r8)
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	08006074 	.word	0x08006074
 800173c:	200001a4 	.word	0x200001a4

08001740 <send_ident>:

char ident_string[] = "ADF4351 PLL Controller v1 (Auto-hop enabled);";

void send_ident() {
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*)ident_string, sizeof(ident_string)-1, 1000);
 8001744:	23fa      	movs	r3, #250	@ 0xfa
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	4903      	ldr	r1, [pc, #12]	@ (8001758 <send_ident+0x18>)
 800174a:	4804      	ldr	r0, [pc, #16]	@ (800175c <send_ident+0x1c>)
 800174c:	222d      	movs	r2, #45	@ 0x2d
 800174e:	f002 f847 	bl	80037e0 <HAL_UART_Transmit>
}
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000004 	.word	0x20000004
 800175c:	200001a4 	.word	0x200001a4

08001760 <process_command>:

void process_command() {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
	uint64_t freq_hz=150e6;
 8001766:	4a2a      	ldr	r2, [pc, #168]	@ (8001810 <process_command+0xb0>)
 8001768:	2300      	movs	r3, #0
 800176a:	603a      	str	r2, [r7, #0]
 800176c:	607b      	str	r3, [r7, #4]
	if ( cmdbuf_idx == 0 ) {
 800176e:	4b29      	ldr	r3, [pc, #164]	@ (8001814 <process_command+0xb4>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d048      	beq.n	8001808 <process_command+0xa8>
		// empty command buffer means no-op
		return;
	}
	switch(cmdbuffer[0]) {
 8001776:	4b28      	ldr	r3, [pc, #160]	@ (8001818 <process_command+0xb8>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	3b61      	subs	r3, #97	@ 0x61
 800177c:	2b14      	cmp	r3, #20
 800177e:	d840      	bhi.n	8001802 <process_command+0xa2>
 8001780:	009a      	lsls	r2, r3, #2
 8001782:	4b26      	ldr	r3, [pc, #152]	@ (800181c <process_command+0xbc>)
 8001784:	18d3      	adds	r3, r2, r3
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	469f      	mov	pc, r3
	case 'f':
		// process freq set command
		freq_hz = numvec_atoi(&cmdbuffer[1]);
 800178a:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <process_command+0xc0>)
 800178c:	0018      	movs	r0, r3
 800178e:	f7ff ff63 	bl	8001658 <numvec_atoi>
 8001792:	0002      	movs	r2, r0
 8001794:	000b      	movs	r3, r1
 8001796:	603a      	str	r2, [r7, #0]
 8001798:	607b      	str	r3, [r7, #4]
		adf4350_out_altvoltage0_frequency( freq_hz );
 800179a:	683a      	ldr	r2, [r7, #0]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	0010      	movs	r0, r2
 80017a0:	0019      	movs	r1, r3
 80017a2:	f7ff fcb5 	bl	8001110 <adf4350_out_altvoltage0_frequency>
		send_accept_response();
 80017a6:	f7ff ffbb 	bl	8001720 <send_accept_response>
		break;
 80017aa:	e02e      	b.n	800180a <process_command+0xaa>
	case 'n':
		// active no-op command
		send_accept_response();
 80017ac:	f7ff ffb8 	bl	8001720 <send_accept_response>
		break;
 80017b0:	e02b      	b.n	800180a <process_command+0xaa>
	case 'i':
		// ident command
		send_ident();
 80017b2:	f7ff ffc5 	bl	8001740 <send_ident>
		break;
 80017b6:	e028      	b.n	800180a <process_command+0xaa>
	case 'd':
		// power down PLL
		adf4350_out_altvoltage0_powerdown(1); // power down PLL
 80017b8:	2001      	movs	r0, #1
 80017ba:	f7ff fcf3 	bl	80011a4 <adf4350_out_altvoltage0_powerdown>
		send_accept_response();
 80017be:	f7ff ffaf 	bl	8001720 <send_accept_response>
		break;
 80017c2:	e022      	b.n	800180a <process_command+0xaa>
	case 'u':
		// power up PLL
		adf4350_out_altvoltage0_powerdown(0); // power up PLL
 80017c4:	2000      	movs	r0, #0
 80017c6:	f7ff fced 	bl	80011a4 <adf4350_out_altvoltage0_powerdown>
		send_accept_response();
 80017ca:	f7ff ffa9 	bl	8001720 <send_accept_response>
		break;
 80017ce:	e01c      	b.n	800180a <process_command+0xaa>
	case 'a':
		// enable auto frequency hopping
		freq_hop_enabled = 1;
 80017d0:	4b14      	ldr	r3, [pc, #80]	@ (8001824 <process_command+0xc4>)
 80017d2:	2201      	movs	r2, #1
 80017d4:	701a      	strb	r2, [r3, #0]
		freq_hop_timer = HAL_GetTick();  // Reset timer
 80017d6:	f000 fb35 	bl	8001e44 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <process_command+0xc8>)
 80017de:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)"Auto-hop ON;", 12, 100);
 80017e0:	4912      	ldr	r1, [pc, #72]	@ (800182c <process_command+0xcc>)
 80017e2:	4813      	ldr	r0, [pc, #76]	@ (8001830 <process_command+0xd0>)
 80017e4:	2364      	movs	r3, #100	@ 0x64
 80017e6:	220c      	movs	r2, #12
 80017e8:	f001 fffa 	bl	80037e0 <HAL_UART_Transmit>
		break;
 80017ec:	e00d      	b.n	800180a <process_command+0xaa>
	case 's':
		// disable (stop) auto frequency hopping
		freq_hop_enabled = 0;
 80017ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <process_command+0xc4>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*)"Auto-hop OFF;", 13, 100);
 80017f4:	490f      	ldr	r1, [pc, #60]	@ (8001834 <process_command+0xd4>)
 80017f6:	480e      	ldr	r0, [pc, #56]	@ (8001830 <process_command+0xd0>)
 80017f8:	2364      	movs	r3, #100	@ 0x64
 80017fa:	220d      	movs	r2, #13
 80017fc:	f001 fff0 	bl	80037e0 <HAL_UART_Transmit>
		break;
 8001800:	e003      	b.n	800180a <process_command+0xaa>
	default:
		// return error
		send_error_response();
 8001802:	f7ff ff7d 	bl	8001700 <send_error_response>
 8001806:	e000      	b.n	800180a <process_command+0xaa>
		return;
 8001808:	46c0      	nop			@ (mov r8, r8)
	}
}
 800180a:	46bd      	mov	sp, r7
 800180c:	b002      	add	sp, #8
 800180e:	bd80      	pop	{r7, pc}
 8001810:	08f0d180 	.word	0x08f0d180
 8001814:	20000294 	.word	0x20000294
 8001818:	20000284 	.word	0x20000284
 800181c:	08006098 	.word	0x08006098
 8001820:	20000285 	.word	0x20000285
 8001824:	20000000 	.word	0x20000000
 8001828:	20000240 	.word	0x20000240
 800182c:	08006078 	.word	0x08006078
 8001830:	200001a4 	.word	0x200001a4
 8001834:	08006088 	.word	0x08006088

08001838 <cmd_sm_update>:

void cmd_sm_update() {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
  // see if there is any chars to be processed..
  if ( rb_isempty(&uart2_rx_rb) == 0 ) {
 800183e:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <cmd_sm_update+0x9c>)
 8001840:	0018      	movs	r0, r3
 8001842:	f000 f888 	bl	8001956 <rb_isempty>
 8001846:	1e03      	subs	r3, r0, #0
 8001848:	d140      	bne.n	80018cc <cmd_sm_update+0x94>
	uint8_t byte_in='?';
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	223f      	movs	r2, #63	@ 0x3f
 800184e:	701a      	strb	r2, [r3, #0]
	// get a byte from rx ring buffer.
	rb_get(&uart2_rx_rb, &byte_in);
 8001850:	1dfa      	adds	r2, r7, #7
 8001852:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <cmd_sm_update+0x9c>)
 8001854:	0011      	movs	r1, r2
 8001856:	0018      	movs	r0, r3
 8001858:	f000 f88d 	bl	8001976 <rb_get>
	// echo char being processed
	HAL_UART_Transmit(&huart2, &byte_in, 1, 100);
 800185c:	1df9      	adds	r1, r7, #7
 800185e:	481e      	ldr	r0, [pc, #120]	@ (80018d8 <cmd_sm_update+0xa0>)
 8001860:	2364      	movs	r3, #100	@ 0x64
 8001862:	2201      	movs	r2, #1
 8001864:	f001 ffbc 	bl	80037e0 <HAL_UART_Transmit>
    if ( cmdbuf_idx > 20 ) {
 8001868:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <cmd_sm_update+0xa4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b14      	cmp	r3, #20
 800186e:	dd05      	ble.n	800187c <cmd_sm_update+0x44>
	  cmdbuf_idx = 0; // reset buffer
 8001870:	4b1a      	ldr	r3, [pc, #104]	@ (80018dc <cmd_sm_update+0xa4>)
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
	  send_error_response();
 8001876:	f7ff ff43 	bl	8001700 <send_error_response>
		process_command();
		cmdbuf_idx=0;
	  }
	}
  }
}
 800187a:	e027      	b.n	80018cc <cmd_sm_update+0x94>
	  if ( byte_in != ';') {
 800187c:	1dfb      	adds	r3, r7, #7
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b3b      	cmp	r3, #59	@ 0x3b
 8001882:	d019      	beq.n	80018b8 <cmd_sm_update+0x80>
		if ( (cmdbuf_idx==0 ) && (isNumber(byte_in)==1) ) {
 8001884:	4b15      	ldr	r3, [pc, #84]	@ (80018dc <cmd_sm_update+0xa4>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d109      	bne.n	80018a0 <cmd_sm_update+0x68>
 800188c:	1dfb      	adds	r3, r7, #7
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	0018      	movs	r0, r3
 8001892:	f7ff ff1f 	bl	80016d4 <isNumber>
 8001896:	0003      	movs	r3, r0
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <cmd_sm_update+0x68>
			send_error_response();
 800189c:	f7ff ff30 	bl	8001700 <send_error_response>
		cmdbuffer[cmdbuf_idx] = byte_in;
 80018a0:	4b0e      	ldr	r3, [pc, #56]	@ (80018dc <cmd_sm_update+0xa4>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	1dfa      	adds	r2, r7, #7
 80018a6:	7811      	ldrb	r1, [r2, #0]
 80018a8:	4a0d      	ldr	r2, [pc, #52]	@ (80018e0 <cmd_sm_update+0xa8>)
 80018aa:	54d1      	strb	r1, [r2, r3]
		cmdbuf_idx++;
 80018ac:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <cmd_sm_update+0xa4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	1c5a      	adds	r2, r3, #1
 80018b2:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <cmd_sm_update+0xa4>)
 80018b4:	601a      	str	r2, [r3, #0]
}
 80018b6:	e009      	b.n	80018cc <cmd_sm_update+0x94>
		cmdbuffer[cmdbuf_idx] = 0;
 80018b8:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <cmd_sm_update+0xa4>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <cmd_sm_update+0xa8>)
 80018be:	2100      	movs	r1, #0
 80018c0:	54d1      	strb	r1, [r2, r3]
		process_command();
 80018c2:	f7ff ff4d 	bl	8001760 <process_command>
		cmdbuf_idx=0;
 80018c6:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <cmd_sm_update+0xa4>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
}
 80018cc:	46c0      	nop			@ (mov r8, r8)
 80018ce:	46bd      	mov	sp, r7
 80018d0:	b002      	add	sp, #8
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	2000022c 	.word	0x2000022c
 80018d8:	200001a4 	.word	0x200001a4
 80018dc:	20000294 	.word	0x20000294
 80018e0:	20000284 	.word	0x20000284

080018e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018e8:	b672      	cpsid	i
}
 80018ea:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018ec:	46c0      	nop			@ (mov r8, r8)
 80018ee:	e7fd      	b.n	80018ec <Error_Handler+0x8>

080018f0 <rb_init>:

///////////////////////// UINT8_T RING BUFFER //////////////////////////////

//initializes the given ringbuffer with the supplied array and its length
inline void rb_init(ringbuf_uint8t *rb, uint8_t *array, unsigned char length)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	1dfb      	adds	r3, r7, #7
 80018fc:	701a      	strb	r2, [r3, #0]
    rb->buf = array;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	68ba      	ldr	r2, [r7, #8]
 8001902:	601a      	str	r2, [r3, #0]
    rb->length = length;
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	1dfa      	adds	r2, r7, #7
 8001908:	7812      	ldrb	r2, [r2, #0]
 800190a:	711a      	strb	r2, [r3, #4]
    rb->head = rb->tail = 0;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2200      	movs	r2, #0
 8001910:	719a      	strb	r2, [r3, #6]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	799a      	ldrb	r2, [r3, #6]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	715a      	strb	r2, [r3, #5]
    // zero out buffer
    for (uint8_t idx=0; idx < length; ++idx){
 800191a:	2317      	movs	r3, #23
 800191c:	18fb      	adds	r3, r7, r3
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
 8001922:	e00c      	b.n	800193e <rb_init+0x4e>
    	rb->buf[idx] = 0;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2117      	movs	r1, #23
 800192a:	187b      	adds	r3, r7, r1
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	18d3      	adds	r3, r2, r3
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
    for (uint8_t idx=0; idx < length; ++idx){
 8001934:	187b      	adds	r3, r7, r1
 8001936:	187a      	adds	r2, r7, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	3201      	adds	r2, #1
 800193c:	701a      	strb	r2, [r3, #0]
 800193e:	2317      	movs	r3, #23
 8001940:	18fa      	adds	r2, r7, r3
 8001942:	1dfb      	adds	r3, r7, #7
 8001944:	7812      	ldrb	r2, [r2, #0]
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	429a      	cmp	r2, r3
 800194a:	d3eb      	bcc.n	8001924 <rb_init+0x34>
    }
}
 800194c:	46c0      	nop			@ (mov r8, r8)
 800194e:	46c0      	nop			@ (mov r8, r8)
 8001950:	46bd      	mov	sp, r7
 8001952:	b006      	add	sp, #24
 8001954:	bd80      	pop	{r7, pc}

08001956 <rb_isempty>:

//returns boolean true if the ringbuffer is empty, false otherwise
inline unsigned char rb_isempty(ringbuf_uint8t *rb)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b082      	sub	sp, #8
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
    return (rb->head == rb->tail);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	795a      	ldrb	r2, [r3, #5]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	799b      	ldrb	r3, [r3, #6]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	425a      	negs	r2, r3
 800196a:	4153      	adcs	r3, r2
 800196c:	b2db      	uxtb	r3, r3
}
 800196e:	0018      	movs	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	b002      	add	sp, #8
 8001974:	bd80      	pop	{r7, pc}

08001976 <rb_get>:

//consumes an element from the buffer
// data -- provide a reference to data to store result into
//returns -1 on error, 0 on success.
inline int rb_get(ringbuf_uint8t *rb, uint8_t *data)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
    if (rb->head == rb->tail)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	795a      	ldrb	r2, [r3, #5]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	799b      	ldrb	r3, [r3, #6]
 8001988:	429a      	cmp	r2, r3
 800198a:	d102      	bne.n	8001992 <rb_get+0x1c>
        return -1;
 800198c:	2301      	movs	r3, #1
 800198e:	425b      	negs	r3, r3
 8001990:	e015      	b.n	80019be <rb_get+0x48>
    else
    {
        *data = *(rb->buf + rb->head);              //copy data from buffer into data
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	7952      	ldrb	r2, [r2, #5]
 800199a:	189b      	adds	r3, r3, r2
 800199c:	781a      	ldrb	r2, [r3, #0]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	701a      	strb	r2, [r3, #0]
        rb->head = (rb->head + 1) % rb->length;     //move head pointer forward one element (with wrap around)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	795b      	ldrb	r3, [r3, #5]
 80019a6:	1c5a      	adds	r2, r3, #1
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	791b      	ldrb	r3, [r3, #4]
 80019ac:	0019      	movs	r1, r3
 80019ae:	0010      	movs	r0, r2
 80019b0:	f7fe fd2c 	bl	800040c <__aeabi_idivmod>
 80019b4:	000b      	movs	r3, r1
 80019b6:	b2da      	uxtb	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	715a      	strb	r2, [r3, #5]
        return 0;
 80019bc:	2300      	movs	r3, #0
    }
}
 80019be:	0018      	movs	r0, r3
 80019c0:	46bd      	mov	sp, r7
 80019c2:	b002      	add	sp, #8
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <rb_put>:

//puts an element into the buffer
//returns 0 if buffer is full, otherwise returns 1
inline unsigned char rb_put(ringbuf_uint8t *rb, uint8_t c)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b084      	sub	sp, #16
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
 80019ce:	000a      	movs	r2, r1
 80019d0:	1cfb      	adds	r3, r7, #3
 80019d2:	701a      	strb	r2, [r3, #0]
    char newtail;
    newtail = (rb->tail + 1) % rb->length;     //calculate where the new tail would be
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	799b      	ldrb	r3, [r3, #6]
 80019d8:	1c5a      	adds	r2, r3, #1
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	791b      	ldrb	r3, [r3, #4]
 80019de:	0019      	movs	r1, r3
 80019e0:	0010      	movs	r0, r2
 80019e2:	f7fe fd13 	bl	800040c <__aeabi_idivmod>
 80019e6:	000b      	movs	r3, r1
 80019e8:	001a      	movs	r2, r3
 80019ea:	210f      	movs	r1, #15
 80019ec:	187b      	adds	r3, r7, r1
 80019ee:	701a      	strb	r2, [r3, #0]
    if (newtail == rb->head)                        //if the new tail would make the buffer look empty, buffer is full
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	795b      	ldrb	r3, [r3, #5]
 80019f4:	187a      	adds	r2, r7, r1
 80019f6:	7812      	ldrb	r2, [r2, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d101      	bne.n	8001a00 <rb_put+0x3a>
        return 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	e00d      	b.n	8001a1c <rb_put+0x56>
    else
    {
        rb->buf[rb->tail] = c;                      //store the data
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	7992      	ldrb	r2, [r2, #6]
 8001a08:	189b      	adds	r3, r3, r2
 8001a0a:	1cfa      	adds	r2, r7, #3
 8001a0c:	7812      	ldrb	r2, [r2, #0]
 8001a0e:	701a      	strb	r2, [r3, #0]
        rb->tail = newtail;                         //move the tail pointer forward (with wraparound)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	220f      	movs	r2, #15
 8001a14:	18ba      	adds	r2, r7, r2
 8001a16:	7812      	ldrb	r2, [r2, #0]
 8001a18:	719a      	strb	r2, [r3, #6]
        return 1;
 8001a1a:	2301      	movs	r3, #1
    }
}
 8001a1c:	0018      	movs	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	b004      	add	sp, #16
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a2c:	699a      	ldr	r2, [r3, #24]
 8001a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a30:	2101      	movs	r1, #1
 8001a32:	430a      	orrs	r2, r1
 8001a34:	619a      	str	r2, [r3, #24]
 8001a36:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	607b      	str	r3, [r7, #4]
 8001a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a44:	69da      	ldr	r2, [r3, #28]
 8001a46:	4b08      	ldr	r3, [pc, #32]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a48:	2180      	movs	r1, #128	@ 0x80
 8001a4a:	0549      	lsls	r1, r1, #21
 8001a4c:	430a      	orrs	r2, r1
 8001a4e:	61da      	str	r2, [r3, #28]
 8001a50:	4b05      	ldr	r3, [pc, #20]	@ (8001a68 <HAL_MspInit+0x44>)
 8001a52:	69da      	ldr	r2, [r3, #28]
 8001a54:	2380      	movs	r3, #128	@ 0x80
 8001a56:	055b      	lsls	r3, r3, #21
 8001a58:	4013      	ands	r3, r2
 8001a5a:	603b      	str	r3, [r7, #0]
 8001a5c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a5e:	46c0      	nop			@ (mov r8, r8)
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b002      	add	sp, #8
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	40021000 	.word	0x40021000

08001a6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a6c:	b590      	push	{r4, r7, lr}
 8001a6e:	b08b      	sub	sp, #44	@ 0x2c
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a74:	2414      	movs	r4, #20
 8001a76:	193b      	adds	r3, r7, r4
 8001a78:	0018      	movs	r0, r3
 8001a7a:	2314      	movs	r3, #20
 8001a7c:	001a      	movs	r2, r3
 8001a7e:	2100      	movs	r1, #0
 8001a80:	f003 fb66 	bl	8005150 <memset>
  if(hspi->Instance==SPI1)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a1c      	ldr	r2, [pc, #112]	@ (8001afc <HAL_SPI_MspInit+0x90>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d132      	bne.n	8001af4 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001a90:	699a      	ldr	r2, [r3, #24]
 8001a92:	4b1b      	ldr	r3, [pc, #108]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001a94:	2180      	movs	r1, #128	@ 0x80
 8001a96:	0149      	lsls	r1, r1, #5
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	619a      	str	r2, [r3, #24]
 8001a9c:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001a9e:	699a      	ldr	r2, [r3, #24]
 8001aa0:	2380      	movs	r3, #128	@ 0x80
 8001aa2:	015b      	lsls	r3, r3, #5
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001aac:	695a      	ldr	r2, [r3, #20]
 8001aae:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001ab0:	2180      	movs	r1, #128	@ 0x80
 8001ab2:	0289      	lsls	r1, r1, #10
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	615a      	str	r2, [r3, #20]
 8001ab8:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <HAL_SPI_MspInit+0x94>)
 8001aba:	695a      	ldr	r2, [r3, #20]
 8001abc:	2380      	movs	r3, #128	@ 0x80
 8001abe:	029b      	lsls	r3, r3, #10
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001ac6:	0021      	movs	r1, r4
 8001ac8:	187b      	adds	r3, r7, r1
 8001aca:	22a0      	movs	r2, #160	@ 0xa0
 8001acc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	187b      	adds	r3, r7, r1
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	187b      	adds	r3, r7, r1
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ada:	187b      	adds	r3, r7, r1
 8001adc:	2203      	movs	r2, #3
 8001ade:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001ae0:	187b      	adds	r3, r7, r1
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae6:	187a      	adds	r2, r7, r1
 8001ae8:	2390      	movs	r3, #144	@ 0x90
 8001aea:	05db      	lsls	r3, r3, #23
 8001aec:	0011      	movs	r1, r2
 8001aee:	0018      	movs	r0, r3
 8001af0:	f000 fb0e 	bl	8002110 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001af4:	46c0      	nop			@ (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b00b      	add	sp, #44	@ 0x2c
 8001afa:	bd90      	pop	{r4, r7, pc}
 8001afc:	40013000 	.word	0x40013000
 8001b00:	40021000 	.word	0x40021000

08001b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b04:	b590      	push	{r4, r7, lr}
 8001b06:	b08b      	sub	sp, #44	@ 0x2c
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	2414      	movs	r4, #20
 8001b0e:	193b      	adds	r3, r7, r4
 8001b10:	0018      	movs	r0, r3
 8001b12:	2314      	movs	r3, #20
 8001b14:	001a      	movs	r2, r3
 8001b16:	2100      	movs	r1, #0
 8001b18:	f003 fb1a 	bl	8005150 <memset>
  if(huart->Instance==USART2)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a20      	ldr	r2, [pc, #128]	@ (8001ba4 <HAL_UART_MspInit+0xa0>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d13a      	bne.n	8001b9c <HAL_UART_MspInit+0x98>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b26:	4b20      	ldr	r3, [pc, #128]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b28:	69da      	ldr	r2, [r3, #28]
 8001b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b2c:	2180      	movs	r1, #128	@ 0x80
 8001b2e:	0289      	lsls	r1, r1, #10
 8001b30:	430a      	orrs	r2, r1
 8001b32:	61da      	str	r2, [r3, #28]
 8001b34:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b36:	69da      	ldr	r2, [r3, #28]
 8001b38:	2380      	movs	r3, #128	@ 0x80
 8001b3a:	029b      	lsls	r3, r3, #10
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b42:	4b19      	ldr	r3, [pc, #100]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b44:	695a      	ldr	r2, [r3, #20]
 8001b46:	4b18      	ldr	r3, [pc, #96]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b48:	2180      	movs	r1, #128	@ 0x80
 8001b4a:	0289      	lsls	r1, r1, #10
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	615a      	str	r2, [r3, #20]
 8001b50:	4b15      	ldr	r3, [pc, #84]	@ (8001ba8 <HAL_UART_MspInit+0xa4>)
 8001b52:	695a      	ldr	r2, [r3, #20]
 8001b54:	2380      	movs	r3, #128	@ 0x80
 8001b56:	029b      	lsls	r3, r3, #10
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b5e:	0021      	movs	r1, r4
 8001b60:	187b      	adds	r3, r7, r1
 8001b62:	220c      	movs	r2, #12
 8001b64:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b66:	187b      	adds	r3, r7, r1
 8001b68:	2202      	movs	r2, #2
 8001b6a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	187b      	adds	r3, r7, r1
 8001b6e:	2200      	movs	r2, #0
 8001b70:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b72:	187b      	adds	r3, r7, r1
 8001b74:	2200      	movs	r2, #0
 8001b76:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001b78:	187b      	adds	r3, r7, r1
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b7e:	187a      	adds	r2, r7, r1
 8001b80:	2390      	movs	r3, #144	@ 0x90
 8001b82:	05db      	lsls	r3, r3, #23
 8001b84:	0011      	movs	r1, r2
 8001b86:	0018      	movs	r0, r3
 8001b88:	f000 fac2 	bl	8002110 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2100      	movs	r1, #0
 8001b90:	201c      	movs	r0, #28
 8001b92:	f000 fa0d 	bl	8001fb0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001b96:	201c      	movs	r0, #28
 8001b98:	f000 fa1f 	bl	8001fda <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001b9c:	46c0      	nop			@ (mov r8, r8)
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	b00b      	add	sp, #44	@ 0x2c
 8001ba2:	bd90      	pop	{r4, r7, pc}
 8001ba4:	40004400 	.word	0x40004400
 8001ba8:	40021000 	.word	0x40021000

08001bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bb0:	46c0      	nop			@ (mov r8, r8)
 8001bb2:	e7fd      	b.n	8001bb0 <NMI_Handler+0x4>

08001bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb8:	46c0      	nop			@ (mov r8, r8)
 8001bba:	e7fd      	b.n	8001bb8 <HardFault_Handler+0x4>

08001bbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001bc0:	46c0      	nop			@ (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}

08001bc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc6:	b580      	push	{r7, lr}
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bca:	46c0      	nop			@ (mov r8, r8)
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd4:	f000 f924 	bl	8001e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd8:	46c0      	nop			@ (mov r8, r8)
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
	...

08001be0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001be4:	4b03      	ldr	r3, [pc, #12]	@ (8001bf4 <USART2_IRQHandler+0x14>)
 8001be6:	0018      	movs	r0, r3
 8001be8:	f001 fef0 	bl	80039cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001bec:	46c0      	nop			@ (mov r8, r8)
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	46c0      	nop			@ (mov r8, r8)
 8001bf4:	200001a4 	.word	0x200001a4

08001bf8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	60f8      	str	r0, [r7, #12]
 8001c00:	60b9      	str	r1, [r7, #8]
 8001c02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c04:	2300      	movs	r3, #0
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	e00a      	b.n	8001c20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c0a:	e000      	b.n	8001c0e <_read+0x16>
 8001c0c:	bf00      	nop
 8001c0e:	0001      	movs	r1, r0
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	60ba      	str	r2, [r7, #8]
 8001c16:	b2ca      	uxtb	r2, r1
 8001c18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	dbf0      	blt.n	8001c0a <_read+0x12>
  }

  return len;
 8001c28:	687b      	ldr	r3, [r7, #4]
}
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b006      	add	sp, #24
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b086      	sub	sp, #24
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
 8001c42:	e009      	b.n	8001c58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	1c5a      	adds	r2, r3, #1
 8001c48:	60ba      	str	r2, [r7, #8]
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	e000      	b.n	8001c52 <_write+0x20>
 8001c50:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	3301      	adds	r3, #1
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	dbf1      	blt.n	8001c44 <_write+0x12>
  }
  return len;
 8001c60:	687b      	ldr	r3, [r7, #4]
}
 8001c62:	0018      	movs	r0, r3
 8001c64:	46bd      	mov	sp, r7
 8001c66:	b006      	add	sp, #24
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <_close>:

int _close(int file)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c72:	2301      	movs	r3, #1
 8001c74:	425b      	negs	r3, r3
}
 8001c76:	0018      	movs	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	b002      	add	sp, #8
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	2280      	movs	r2, #128	@ 0x80
 8001c8c:	0192      	lsls	r2, r2, #6
 8001c8e:	605a      	str	r2, [r3, #4]
  return 0;
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	0018      	movs	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	b002      	add	sp, #8
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <_isatty>:

int _isatty(int file)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	0018      	movs	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b002      	add	sp, #8
 8001caa:	bd80      	pop	{r7, pc}

08001cac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	0018      	movs	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b004      	add	sp, #16
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b086      	sub	sp, #24
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ccc:	4a14      	ldr	r2, [pc, #80]	@ (8001d20 <_sbrk+0x5c>)
 8001cce:	4b15      	ldr	r3, [pc, #84]	@ (8001d24 <_sbrk+0x60>)
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cd8:	4b13      	ldr	r3, [pc, #76]	@ (8001d28 <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d102      	bne.n	8001ce6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <_sbrk+0x64>)
 8001ce2:	4a12      	ldr	r2, [pc, #72]	@ (8001d2c <_sbrk+0x68>)
 8001ce4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ce6:	4b10      	ldr	r3, [pc, #64]	@ (8001d28 <_sbrk+0x64>)
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	18d3      	adds	r3, r2, r3
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	d207      	bcs.n	8001d04 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cf4:	f003 fa82 	bl	80051fc <__errno>
 8001cf8:	0003      	movs	r3, r0
 8001cfa:	220c      	movs	r2, #12
 8001cfc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	425b      	negs	r3, r3
 8001d02:	e009      	b.n	8001d18 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <_sbrk+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d0a:	4b07      	ldr	r3, [pc, #28]	@ (8001d28 <_sbrk+0x64>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	18d2      	adds	r2, r2, r3
 8001d12:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <_sbrk+0x64>)
 8001d14:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001d16:	68fb      	ldr	r3, [r7, #12]
}
 8001d18:	0018      	movs	r0, r3
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	b006      	add	sp, #24
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20004000 	.word	0x20004000
 8001d24:	00000400 	.word	0x00000400
 8001d28:	20000298 	.word	0x20000298
 8001d2c:	200003f0 	.word	0x200003f0

08001d30 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001d34:	46c0      	nop			@ (mov r8, r8)
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d3c:	480d      	ldr	r0, [pc, #52]	@ (8001d74 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d3e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d40:	f7ff fff6 	bl	8001d30 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d44:	480c      	ldr	r0, [pc, #48]	@ (8001d78 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d46:	490d      	ldr	r1, [pc, #52]	@ (8001d7c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d48:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <LoopForever+0xe>)
  movs r3, #0
 8001d4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d4c:	e002      	b.n	8001d54 <LoopCopyDataInit>

08001d4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d52:	3304      	adds	r3, #4

08001d54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d58:	d3f9      	bcc.n	8001d4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d84 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d5c:	4c0a      	ldr	r4, [pc, #40]	@ (8001d88 <LoopForever+0x16>)
  movs r3, #0
 8001d5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d60:	e001      	b.n	8001d66 <LoopFillZerobss>

08001d62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d64:	3204      	adds	r2, #4

08001d66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d68:	d3fb      	bcc.n	8001d62 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001d6a:	f003 fa4d 	bl	8005208 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d6e:	f7ff fa45 	bl	80011fc <main>

08001d72 <LoopForever>:

LoopForever:
    b LoopForever
 8001d72:	e7fe      	b.n	8001d72 <LoopForever>
  ldr   r0, =_estack
 8001d74:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001d78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d7c:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001d80:	08006168 	.word	0x08006168
  ldr r2, =_sbss
 8001d84:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8001d88:	200003ec 	.word	0x200003ec

08001d8c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d8c:	e7fe      	b.n	8001d8c <ADC1_COMP_IRQHandler>
	...

08001d90 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d94:	4b07      	ldr	r3, [pc, #28]	@ (8001db4 <HAL_Init+0x24>)
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	4b06      	ldr	r3, [pc, #24]	@ (8001db4 <HAL_Init+0x24>)
 8001d9a:	2110      	movs	r1, #16
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001da0:	2000      	movs	r0, #0
 8001da2:	f000 f809 	bl	8001db8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001da6:	f7ff fe3d 	bl	8001a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	0018      	movs	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	46c0      	nop			@ (mov r8, r8)
 8001db4:	40022000 	.word	0x40022000

08001db8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db8:	b590      	push	{r4, r7, lr}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dc0:	4b14      	ldr	r3, [pc, #80]	@ (8001e14 <HAL_InitTick+0x5c>)
 8001dc2:	681c      	ldr	r4, [r3, #0]
 8001dc4:	4b14      	ldr	r3, [pc, #80]	@ (8001e18 <HAL_InitTick+0x60>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	0019      	movs	r1, r3
 8001dca:	23fa      	movs	r3, #250	@ 0xfa
 8001dcc:	0098      	lsls	r0, r3, #2
 8001dce:	f7fe f9ad 	bl	800012c <__udivsi3>
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	0019      	movs	r1, r3
 8001dd6:	0020      	movs	r0, r4
 8001dd8:	f7fe f9a8 	bl	800012c <__udivsi3>
 8001ddc:	0003      	movs	r3, r0
 8001dde:	0018      	movs	r0, r3
 8001de0:	f000 f90b 	bl	8001ffa <HAL_SYSTICK_Config>
 8001de4:	1e03      	subs	r3, r0, #0
 8001de6:	d001      	beq.n	8001dec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e00f      	b.n	8001e0c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b03      	cmp	r3, #3
 8001df0:	d80b      	bhi.n	8001e0a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	2301      	movs	r3, #1
 8001df6:	425b      	negs	r3, r3
 8001df8:	2200      	movs	r2, #0
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	f000 f8d8 	bl	8001fb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_InitTick+0x64>)
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	e000      	b.n	8001e0c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	0018      	movs	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	b003      	add	sp, #12
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	20000034 	.word	0x20000034
 8001e18:	2000003c 	.word	0x2000003c
 8001e1c:	20000038 	.word	0x20000038

08001e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e24:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <HAL_IncTick+0x1c>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	001a      	movs	r2, r3
 8001e2a:	4b05      	ldr	r3, [pc, #20]	@ (8001e40 <HAL_IncTick+0x20>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	18d2      	adds	r2, r2, r3
 8001e30:	4b03      	ldr	r3, [pc, #12]	@ (8001e40 <HAL_IncTick+0x20>)
 8001e32:	601a      	str	r2, [r3, #0]
}
 8001e34:	46c0      	nop			@ (mov r8, r8)
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	2000003c 	.word	0x2000003c
 8001e40:	2000029c 	.word	0x2000029c

08001e44 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  return uwTick;
 8001e48:	4b02      	ldr	r3, [pc, #8]	@ (8001e54 <HAL_GetTick+0x10>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	0018      	movs	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	46c0      	nop			@ (mov r8, r8)
 8001e54:	2000029c 	.word	0x2000029c

08001e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	0002      	movs	r2, r0
 8001e60:	1dfb      	adds	r3, r7, #7
 8001e62:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e64:	1dfb      	adds	r3, r7, #7
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e6a:	d809      	bhi.n	8001e80 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e6c:	1dfb      	adds	r3, r7, #7
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	001a      	movs	r2, r3
 8001e72:	231f      	movs	r3, #31
 8001e74:	401a      	ands	r2, r3
 8001e76:	4b04      	ldr	r3, [pc, #16]	@ (8001e88 <__NVIC_EnableIRQ+0x30>)
 8001e78:	2101      	movs	r1, #1
 8001e7a:	4091      	lsls	r1, r2
 8001e7c:	000a      	movs	r2, r1
 8001e7e:	601a      	str	r2, [r3, #0]
  }
}
 8001e80:	46c0      	nop			@ (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b002      	add	sp, #8
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	e000e100 	.word	0xe000e100

08001e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e8c:	b590      	push	{r4, r7, lr}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	0002      	movs	r2, r0
 8001e94:	6039      	str	r1, [r7, #0]
 8001e96:	1dfb      	adds	r3, r7, #7
 8001e98:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001e9a:	1dfb      	adds	r3, r7, #7
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001ea0:	d828      	bhi.n	8001ef4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ea2:	4a2f      	ldr	r2, [pc, #188]	@ (8001f60 <__NVIC_SetPriority+0xd4>)
 8001ea4:	1dfb      	adds	r3, r7, #7
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b25b      	sxtb	r3, r3
 8001eaa:	089b      	lsrs	r3, r3, #2
 8001eac:	33c0      	adds	r3, #192	@ 0xc0
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	589b      	ldr	r3, [r3, r2]
 8001eb2:	1dfa      	adds	r2, r7, #7
 8001eb4:	7812      	ldrb	r2, [r2, #0]
 8001eb6:	0011      	movs	r1, r2
 8001eb8:	2203      	movs	r2, #3
 8001eba:	400a      	ands	r2, r1
 8001ebc:	00d2      	lsls	r2, r2, #3
 8001ebe:	21ff      	movs	r1, #255	@ 0xff
 8001ec0:	4091      	lsls	r1, r2
 8001ec2:	000a      	movs	r2, r1
 8001ec4:	43d2      	mvns	r2, r2
 8001ec6:	401a      	ands	r2, r3
 8001ec8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	019b      	lsls	r3, r3, #6
 8001ece:	22ff      	movs	r2, #255	@ 0xff
 8001ed0:	401a      	ands	r2, r3
 8001ed2:	1dfb      	adds	r3, r7, #7
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	0018      	movs	r0, r3
 8001ed8:	2303      	movs	r3, #3
 8001eda:	4003      	ands	r3, r0
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ee0:	481f      	ldr	r0, [pc, #124]	@ (8001f60 <__NVIC_SetPriority+0xd4>)
 8001ee2:	1dfb      	adds	r3, r7, #7
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	b25b      	sxtb	r3, r3
 8001ee8:	089b      	lsrs	r3, r3, #2
 8001eea:	430a      	orrs	r2, r1
 8001eec:	33c0      	adds	r3, #192	@ 0xc0
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ef2:	e031      	b.n	8001f58 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f64 <__NVIC_SetPriority+0xd8>)
 8001ef6:	1dfb      	adds	r3, r7, #7
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	0019      	movs	r1, r3
 8001efc:	230f      	movs	r3, #15
 8001efe:	400b      	ands	r3, r1
 8001f00:	3b08      	subs	r3, #8
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3306      	adds	r3, #6
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	18d3      	adds	r3, r2, r3
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	1dfa      	adds	r2, r7, #7
 8001f10:	7812      	ldrb	r2, [r2, #0]
 8001f12:	0011      	movs	r1, r2
 8001f14:	2203      	movs	r2, #3
 8001f16:	400a      	ands	r2, r1
 8001f18:	00d2      	lsls	r2, r2, #3
 8001f1a:	21ff      	movs	r1, #255	@ 0xff
 8001f1c:	4091      	lsls	r1, r2
 8001f1e:	000a      	movs	r2, r1
 8001f20:	43d2      	mvns	r2, r2
 8001f22:	401a      	ands	r2, r3
 8001f24:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	019b      	lsls	r3, r3, #6
 8001f2a:	22ff      	movs	r2, #255	@ 0xff
 8001f2c:	401a      	ands	r2, r3
 8001f2e:	1dfb      	adds	r3, r7, #7
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	0018      	movs	r0, r3
 8001f34:	2303      	movs	r3, #3
 8001f36:	4003      	ands	r3, r0
 8001f38:	00db      	lsls	r3, r3, #3
 8001f3a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001f3c:	4809      	ldr	r0, [pc, #36]	@ (8001f64 <__NVIC_SetPriority+0xd8>)
 8001f3e:	1dfb      	adds	r3, r7, #7
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	001c      	movs	r4, r3
 8001f44:	230f      	movs	r3, #15
 8001f46:	4023      	ands	r3, r4
 8001f48:	3b08      	subs	r3, #8
 8001f4a:	089b      	lsrs	r3, r3, #2
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	3306      	adds	r3, #6
 8001f50:	009b      	lsls	r3, r3, #2
 8001f52:	18c3      	adds	r3, r0, r3
 8001f54:	3304      	adds	r3, #4
 8001f56:	601a      	str	r2, [r3, #0]
}
 8001f58:	46c0      	nop			@ (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b003      	add	sp, #12
 8001f5e:	bd90      	pop	{r4, r7, pc}
 8001f60:	e000e100 	.word	0xe000e100
 8001f64:	e000ed00 	.word	0xe000ed00

08001f68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	1e5a      	subs	r2, r3, #1
 8001f74:	2380      	movs	r3, #128	@ 0x80
 8001f76:	045b      	lsls	r3, r3, #17
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d301      	bcc.n	8001f80 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e010      	b.n	8001fa2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f80:	4b0a      	ldr	r3, [pc, #40]	@ (8001fac <SysTick_Config+0x44>)
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	3a01      	subs	r2, #1
 8001f86:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f88:	2301      	movs	r3, #1
 8001f8a:	425b      	negs	r3, r3
 8001f8c:	2103      	movs	r1, #3
 8001f8e:	0018      	movs	r0, r3
 8001f90:	f7ff ff7c 	bl	8001e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f94:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <SysTick_Config+0x44>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f9a:	4b04      	ldr	r3, [pc, #16]	@ (8001fac <SysTick_Config+0x44>)
 8001f9c:	2207      	movs	r2, #7
 8001f9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b002      	add	sp, #8
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	e000e010 	.word	0xe000e010

08001fb0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60b9      	str	r1, [r7, #8]
 8001fb8:	607a      	str	r2, [r7, #4]
 8001fba:	210f      	movs	r1, #15
 8001fbc:	187b      	adds	r3, r7, r1
 8001fbe:	1c02      	adds	r2, r0, #0
 8001fc0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001fc2:	68ba      	ldr	r2, [r7, #8]
 8001fc4:	187b      	adds	r3, r7, r1
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	b25b      	sxtb	r3, r3
 8001fca:	0011      	movs	r1, r2
 8001fcc:	0018      	movs	r0, r3
 8001fce:	f7ff ff5d 	bl	8001e8c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b004      	add	sp, #16
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	1dfb      	adds	r3, r7, #7
 8001fe4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fe6:	1dfb      	adds	r3, r7, #7
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b25b      	sxtb	r3, r3
 8001fec:	0018      	movs	r0, r3
 8001fee:	f7ff ff33 	bl	8001e58 <__NVIC_EnableIRQ>
}
 8001ff2:	46c0      	nop			@ (mov r8, r8)
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b002      	add	sp, #8
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	0018      	movs	r0, r3
 8002006:	f7ff ffaf 	bl	8001f68 <SysTick_Config>
 800200a:	0003      	movs	r3, r0
}
 800200c:	0018      	movs	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	b002      	add	sp, #8
 8002012:	bd80      	pop	{r7, pc}

08002014 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2221      	movs	r2, #33	@ 0x21
 8002020:	5c9b      	ldrb	r3, [r3, r2]
 8002022:	b2db      	uxtb	r3, r3
 8002024:	2b02      	cmp	r3, #2
 8002026:	d008      	beq.n	800203a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2204      	movs	r2, #4
 800202c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2220      	movs	r2, #32
 8002032:	2100      	movs	r1, #0
 8002034:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e020      	b.n	800207c <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	210e      	movs	r1, #14
 8002046:	438a      	bics	r2, r1
 8002048:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2101      	movs	r1, #1
 8002056:	438a      	bics	r2, r1
 8002058:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002062:	2101      	movs	r1, #1
 8002064:	4091      	lsls	r1, r2
 8002066:	000a      	movs	r2, r1
 8002068:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2221      	movs	r2, #33	@ 0x21
 800206e:	2101      	movs	r1, #1
 8002070:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2220      	movs	r2, #32
 8002076:	2100      	movs	r1, #0
 8002078:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b002      	add	sp, #8
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b084      	sub	sp, #16
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800208c:	210f      	movs	r1, #15
 800208e:	187b      	adds	r3, r7, r1
 8002090:	2200      	movs	r2, #0
 8002092:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2221      	movs	r2, #33	@ 0x21
 8002098:	5c9b      	ldrb	r3, [r3, r2]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b02      	cmp	r3, #2
 800209e:	d006      	beq.n	80020ae <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2204      	movs	r2, #4
 80020a4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80020a6:	187b      	adds	r3, r7, r1
 80020a8:	2201      	movs	r2, #1
 80020aa:	701a      	strb	r2, [r3, #0]
 80020ac:	e028      	b.n	8002100 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	210e      	movs	r1, #14
 80020ba:	438a      	bics	r2, r1
 80020bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2101      	movs	r1, #1
 80020ca:	438a      	bics	r2, r1
 80020cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d6:	2101      	movs	r1, #1
 80020d8:	4091      	lsls	r1, r2
 80020da:	000a      	movs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2221      	movs	r2, #33	@ 0x21
 80020e2:	2101      	movs	r1, #1
 80020e4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2220      	movs	r2, #32
 80020ea:	2100      	movs	r1, #0
 80020ec:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d004      	beq.n	8002100 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	0010      	movs	r0, r2
 80020fe:	4798      	blx	r3
    }
  }
  return status;
 8002100:	230f      	movs	r3, #15
 8002102:	18fb      	adds	r3, r7, r3
 8002104:	781b      	ldrb	r3, [r3, #0]
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b004      	add	sp, #16
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800211e:	e155      	b.n	80023cc <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2101      	movs	r1, #1
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	4091      	lsls	r1, r2
 800212a:	000a      	movs	r2, r1
 800212c:	4013      	ands	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d100      	bne.n	8002138 <HAL_GPIO_Init+0x28>
 8002136:	e146      	b.n	80023c6 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2203      	movs	r2, #3
 800213e:	4013      	ands	r3, r2
 8002140:	2b01      	cmp	r3, #1
 8002142:	d005      	beq.n	8002150 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	2203      	movs	r2, #3
 800214a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800214c:	2b02      	cmp	r3, #2
 800214e:	d130      	bne.n	80021b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	2203      	movs	r2, #3
 800215c:	409a      	lsls	r2, r3
 800215e:	0013      	movs	r3, r2
 8002160:	43da      	mvns	r2, r3
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	4013      	ands	r3, r2
 8002166:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	409a      	lsls	r2, r3
 8002172:	0013      	movs	r3, r2
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4313      	orrs	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002186:	2201      	movs	r2, #1
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	409a      	lsls	r2, r3
 800218c:	0013      	movs	r3, r2
 800218e:	43da      	mvns	r2, r3
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	4013      	ands	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	091b      	lsrs	r3, r3, #4
 800219c:	2201      	movs	r2, #1
 800219e:	401a      	ands	r2, r3
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	409a      	lsls	r2, r3
 80021a4:	0013      	movs	r3, r2
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4313      	orrs	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2203      	movs	r2, #3
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b03      	cmp	r3, #3
 80021bc:	d017      	beq.n	80021ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68db      	ldr	r3, [r3, #12]
 80021c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	2203      	movs	r2, #3
 80021ca:	409a      	lsls	r2, r3
 80021cc:	0013      	movs	r3, r2
 80021ce:	43da      	mvns	r2, r3
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	4013      	ands	r3, r2
 80021d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	689a      	ldr	r2, [r3, #8]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	005b      	lsls	r3, r3, #1
 80021de:	409a      	lsls	r2, r3
 80021e0:	0013      	movs	r3, r2
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2203      	movs	r2, #3
 80021f4:	4013      	ands	r3, r2
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d123      	bne.n	8002242 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	08da      	lsrs	r2, r3, #3
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3208      	adds	r2, #8
 8002202:	0092      	lsls	r2, r2, #2
 8002204:	58d3      	ldr	r3, [r2, r3]
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	2207      	movs	r2, #7
 800220c:	4013      	ands	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	220f      	movs	r2, #15
 8002212:	409a      	lsls	r2, r3
 8002214:	0013      	movs	r3, r2
 8002216:	43da      	mvns	r2, r3
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	4013      	ands	r3, r2
 800221c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	691a      	ldr	r2, [r3, #16]
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2107      	movs	r1, #7
 8002226:	400b      	ands	r3, r1
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	08da      	lsrs	r2, r3, #3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3208      	adds	r2, #8
 800223c:	0092      	lsls	r2, r2, #2
 800223e:	6939      	ldr	r1, [r7, #16]
 8002240:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	005b      	lsls	r3, r3, #1
 800224c:	2203      	movs	r2, #3
 800224e:	409a      	lsls	r2, r3
 8002250:	0013      	movs	r3, r2
 8002252:	43da      	mvns	r2, r3
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	4013      	ands	r3, r2
 8002258:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2203      	movs	r2, #3
 8002260:	401a      	ands	r2, r3
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	409a      	lsls	r2, r3
 8002268:	0013      	movs	r3, r2
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685a      	ldr	r2, [r3, #4]
 800227a:	23c0      	movs	r3, #192	@ 0xc0
 800227c:	029b      	lsls	r3, r3, #10
 800227e:	4013      	ands	r3, r2
 8002280:	d100      	bne.n	8002284 <HAL_GPIO_Init+0x174>
 8002282:	e0a0      	b.n	80023c6 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002284:	4b57      	ldr	r3, [pc, #348]	@ (80023e4 <HAL_GPIO_Init+0x2d4>)
 8002286:	699a      	ldr	r2, [r3, #24]
 8002288:	4b56      	ldr	r3, [pc, #344]	@ (80023e4 <HAL_GPIO_Init+0x2d4>)
 800228a:	2101      	movs	r1, #1
 800228c:	430a      	orrs	r2, r1
 800228e:	619a      	str	r2, [r3, #24]
 8002290:	4b54      	ldr	r3, [pc, #336]	@ (80023e4 <HAL_GPIO_Init+0x2d4>)
 8002292:	699b      	ldr	r3, [r3, #24]
 8002294:	2201      	movs	r2, #1
 8002296:	4013      	ands	r3, r2
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800229c:	4a52      	ldr	r2, [pc, #328]	@ (80023e8 <HAL_GPIO_Init+0x2d8>)
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	089b      	lsrs	r3, r3, #2
 80022a2:	3302      	adds	r3, #2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	589b      	ldr	r3, [r3, r2]
 80022a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	2203      	movs	r2, #3
 80022ae:	4013      	ands	r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	220f      	movs	r2, #15
 80022b4:	409a      	lsls	r2, r3
 80022b6:	0013      	movs	r3, r2
 80022b8:	43da      	mvns	r2, r3
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	4013      	ands	r3, r2
 80022be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	2390      	movs	r3, #144	@ 0x90
 80022c4:	05db      	lsls	r3, r3, #23
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d019      	beq.n	80022fe <HAL_GPIO_Init+0x1ee>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a47      	ldr	r2, [pc, #284]	@ (80023ec <HAL_GPIO_Init+0x2dc>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d013      	beq.n	80022fa <HAL_GPIO_Init+0x1ea>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a46      	ldr	r2, [pc, #280]	@ (80023f0 <HAL_GPIO_Init+0x2e0>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d00d      	beq.n	80022f6 <HAL_GPIO_Init+0x1e6>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a45      	ldr	r2, [pc, #276]	@ (80023f4 <HAL_GPIO_Init+0x2e4>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d007      	beq.n	80022f2 <HAL_GPIO_Init+0x1e2>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a44      	ldr	r2, [pc, #272]	@ (80023f8 <HAL_GPIO_Init+0x2e8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d101      	bne.n	80022ee <HAL_GPIO_Init+0x1de>
 80022ea:	2304      	movs	r3, #4
 80022ec:	e008      	b.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022ee:	2305      	movs	r3, #5
 80022f0:	e006      	b.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022f2:	2303      	movs	r3, #3
 80022f4:	e004      	b.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022f6:	2302      	movs	r3, #2
 80022f8:	e002      	b.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022fa:	2301      	movs	r3, #1
 80022fc:	e000      	b.n	8002300 <HAL_GPIO_Init+0x1f0>
 80022fe:	2300      	movs	r3, #0
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	2103      	movs	r1, #3
 8002304:	400a      	ands	r2, r1
 8002306:	0092      	lsls	r2, r2, #2
 8002308:	4093      	lsls	r3, r2
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002310:	4935      	ldr	r1, [pc, #212]	@ (80023e8 <HAL_GPIO_Init+0x2d8>)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	089b      	lsrs	r3, r3, #2
 8002316:	3302      	adds	r3, #2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	693a      	ldr	r2, [r7, #16]
 800231c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800231e:	4b37      	ldr	r3, [pc, #220]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	43da      	mvns	r2, r3
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4013      	ands	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685a      	ldr	r2, [r3, #4]
 8002332:	2380      	movs	r3, #128	@ 0x80
 8002334:	035b      	lsls	r3, r3, #13
 8002336:	4013      	ands	r3, r2
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	4313      	orrs	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002342:	4b2e      	ldr	r3, [pc, #184]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 8002344:	693a      	ldr	r2, [r7, #16]
 8002346:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002348:	4b2c      	ldr	r3, [pc, #176]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	43da      	mvns	r2, r3
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	4013      	ands	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	685a      	ldr	r2, [r3, #4]
 800235c:	2380      	movs	r3, #128	@ 0x80
 800235e:	039b      	lsls	r3, r3, #14
 8002360:	4013      	ands	r3, r2
 8002362:	d003      	beq.n	800236c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4313      	orrs	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800236c:	4b23      	ldr	r3, [pc, #140]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8002372:	4b22      	ldr	r3, [pc, #136]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	43da      	mvns	r2, r3
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4013      	ands	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685a      	ldr	r2, [r3, #4]
 8002386:	2380      	movs	r3, #128	@ 0x80
 8002388:	029b      	lsls	r3, r3, #10
 800238a:	4013      	ands	r3, r2
 800238c:	d003      	beq.n	8002396 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800238e:	693a      	ldr	r2, [r7, #16]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	4313      	orrs	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002396:	4b19      	ldr	r3, [pc, #100]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800239c:	4b17      	ldr	r3, [pc, #92]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	43da      	mvns	r2, r3
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	4013      	ands	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	2380      	movs	r3, #128	@ 0x80
 80023b2:	025b      	lsls	r3, r3, #9
 80023b4:	4013      	ands	r3, r2
 80023b6:	d003      	beq.n	80023c0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023b8:	693a      	ldr	r2, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023c0:	4b0e      	ldr	r3, [pc, #56]	@ (80023fc <HAL_GPIO_Init+0x2ec>)
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	3301      	adds	r3, #1
 80023ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	40da      	lsrs	r2, r3
 80023d4:	1e13      	subs	r3, r2, #0
 80023d6:	d000      	beq.n	80023da <HAL_GPIO_Init+0x2ca>
 80023d8:	e6a2      	b.n	8002120 <HAL_GPIO_Init+0x10>
  } 
}
 80023da:	46c0      	nop			@ (mov r8, r8)
 80023dc:	46c0      	nop			@ (mov r8, r8)
 80023de:	46bd      	mov	sp, r7
 80023e0:	b006      	add	sp, #24
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40010000 	.word	0x40010000
 80023ec:	48000400 	.word	0x48000400
 80023f0:	48000800 	.word	0x48000800
 80023f4:	48000c00 	.word	0x48000c00
 80023f8:	48001000 	.word	0x48001000
 80023fc:	40010400 	.word	0x40010400

08002400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	0008      	movs	r0, r1
 800240a:	0011      	movs	r1, r2
 800240c:	1cbb      	adds	r3, r7, #2
 800240e:	1c02      	adds	r2, r0, #0
 8002410:	801a      	strh	r2, [r3, #0]
 8002412:	1c7b      	adds	r3, r7, #1
 8002414:	1c0a      	adds	r2, r1, #0
 8002416:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002418:	1c7b      	adds	r3, r7, #1
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d004      	beq.n	800242a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002420:	1cbb      	adds	r3, r7, #2
 8002422:	881a      	ldrh	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002428:	e003      	b.n	8002432 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800242a:	1cbb      	adds	r3, r7, #2
 800242c:	881a      	ldrh	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002432:	46c0      	nop			@ (mov r8, r8)
 8002434:	46bd      	mov	sp, r7
 8002436:	b002      	add	sp, #8
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d102      	bne.n	8002450 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	f000 fb76 	bl	8002b3c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2201      	movs	r2, #1
 8002456:	4013      	ands	r3, r2
 8002458:	d100      	bne.n	800245c <HAL_RCC_OscConfig+0x20>
 800245a:	e08e      	b.n	800257a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800245c:	4bc5      	ldr	r3, [pc, #788]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	220c      	movs	r2, #12
 8002462:	4013      	ands	r3, r2
 8002464:	2b04      	cmp	r3, #4
 8002466:	d00e      	beq.n	8002486 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002468:	4bc2      	ldr	r3, [pc, #776]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	220c      	movs	r2, #12
 800246e:	4013      	ands	r3, r2
 8002470:	2b08      	cmp	r3, #8
 8002472:	d117      	bne.n	80024a4 <HAL_RCC_OscConfig+0x68>
 8002474:	4bbf      	ldr	r3, [pc, #764]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002476:	685a      	ldr	r2, [r3, #4]
 8002478:	23c0      	movs	r3, #192	@ 0xc0
 800247a:	025b      	lsls	r3, r3, #9
 800247c:	401a      	ands	r2, r3
 800247e:	2380      	movs	r3, #128	@ 0x80
 8002480:	025b      	lsls	r3, r3, #9
 8002482:	429a      	cmp	r2, r3
 8002484:	d10e      	bne.n	80024a4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002486:	4bbb      	ldr	r3, [pc, #748]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	029b      	lsls	r3, r3, #10
 800248e:	4013      	ands	r3, r2
 8002490:	d100      	bne.n	8002494 <HAL_RCC_OscConfig+0x58>
 8002492:	e071      	b.n	8002578 <HAL_RCC_OscConfig+0x13c>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d000      	beq.n	800249e <HAL_RCC_OscConfig+0x62>
 800249c:	e06c      	b.n	8002578 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	f000 fb4c 	bl	8002b3c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_OscConfig+0x80>
 80024ac:	4bb1      	ldr	r3, [pc, #708]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	4bb0      	ldr	r3, [pc, #704]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024b2:	2180      	movs	r1, #128	@ 0x80
 80024b4:	0249      	lsls	r1, r1, #9
 80024b6:	430a      	orrs	r2, r1
 80024b8:	601a      	str	r2, [r3, #0]
 80024ba:	e02f      	b.n	800251c <HAL_RCC_OscConfig+0xe0>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10c      	bne.n	80024de <HAL_RCC_OscConfig+0xa2>
 80024c4:	4bab      	ldr	r3, [pc, #684]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4baa      	ldr	r3, [pc, #680]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024ca:	49ab      	ldr	r1, [pc, #684]	@ (8002778 <HAL_RCC_OscConfig+0x33c>)
 80024cc:	400a      	ands	r2, r1
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	4ba8      	ldr	r3, [pc, #672]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	4ba7      	ldr	r3, [pc, #668]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024d6:	49a9      	ldr	r1, [pc, #676]	@ (800277c <HAL_RCC_OscConfig+0x340>)
 80024d8:	400a      	ands	r2, r1
 80024da:	601a      	str	r2, [r3, #0]
 80024dc:	e01e      	b.n	800251c <HAL_RCC_OscConfig+0xe0>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	2b05      	cmp	r3, #5
 80024e4:	d10e      	bne.n	8002504 <HAL_RCC_OscConfig+0xc8>
 80024e6:	4ba3      	ldr	r3, [pc, #652]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	4ba2      	ldr	r3, [pc, #648]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024ec:	2180      	movs	r1, #128	@ 0x80
 80024ee:	02c9      	lsls	r1, r1, #11
 80024f0:	430a      	orrs	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]
 80024f4:	4b9f      	ldr	r3, [pc, #636]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	4b9e      	ldr	r3, [pc, #632]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80024fa:	2180      	movs	r1, #128	@ 0x80
 80024fc:	0249      	lsls	r1, r1, #9
 80024fe:	430a      	orrs	r2, r1
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	e00b      	b.n	800251c <HAL_RCC_OscConfig+0xe0>
 8002504:	4b9b      	ldr	r3, [pc, #620]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b9a      	ldr	r3, [pc, #616]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800250a:	499b      	ldr	r1, [pc, #620]	@ (8002778 <HAL_RCC_OscConfig+0x33c>)
 800250c:	400a      	ands	r2, r1
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	4b98      	ldr	r3, [pc, #608]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002512:	681a      	ldr	r2, [r3, #0]
 8002514:	4b97      	ldr	r3, [pc, #604]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002516:	4999      	ldr	r1, [pc, #612]	@ (800277c <HAL_RCC_OscConfig+0x340>)
 8002518:	400a      	ands	r2, r1
 800251a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d014      	beq.n	800254e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002524:	f7ff fc8e 	bl	8001e44 <HAL_GetTick>
 8002528:	0003      	movs	r3, r0
 800252a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800252c:	e008      	b.n	8002540 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800252e:	f7ff fc89 	bl	8001e44 <HAL_GetTick>
 8002532:	0002      	movs	r2, r0
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	2b64      	cmp	r3, #100	@ 0x64
 800253a:	d901      	bls.n	8002540 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 800253c:	2303      	movs	r3, #3
 800253e:	e2fd      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002540:	4b8c      	ldr	r3, [pc, #560]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	2380      	movs	r3, #128	@ 0x80
 8002546:	029b      	lsls	r3, r3, #10
 8002548:	4013      	ands	r3, r2
 800254a:	d0f0      	beq.n	800252e <HAL_RCC_OscConfig+0xf2>
 800254c:	e015      	b.n	800257a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254e:	f7ff fc79 	bl	8001e44 <HAL_GetTick>
 8002552:	0003      	movs	r3, r0
 8002554:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002558:	f7ff fc74 	bl	8001e44 <HAL_GetTick>
 800255c:	0002      	movs	r2, r0
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b64      	cmp	r3, #100	@ 0x64
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e2e8      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256a:	4b82      	ldr	r3, [pc, #520]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	2380      	movs	r3, #128	@ 0x80
 8002570:	029b      	lsls	r3, r3, #10
 8002572:	4013      	ands	r3, r2
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x11c>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002578:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2202      	movs	r2, #2
 8002580:	4013      	ands	r3, r2
 8002582:	d100      	bne.n	8002586 <HAL_RCC_OscConfig+0x14a>
 8002584:	e06c      	b.n	8002660 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002586:	4b7b      	ldr	r3, [pc, #492]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	220c      	movs	r2, #12
 800258c:	4013      	ands	r3, r2
 800258e:	d00e      	beq.n	80025ae <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002590:	4b78      	ldr	r3, [pc, #480]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	220c      	movs	r2, #12
 8002596:	4013      	ands	r3, r2
 8002598:	2b08      	cmp	r3, #8
 800259a:	d11f      	bne.n	80025dc <HAL_RCC_OscConfig+0x1a0>
 800259c:	4b75      	ldr	r3, [pc, #468]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800259e:	685a      	ldr	r2, [r3, #4]
 80025a0:	23c0      	movs	r3, #192	@ 0xc0
 80025a2:	025b      	lsls	r3, r3, #9
 80025a4:	401a      	ands	r2, r3
 80025a6:	2380      	movs	r3, #128	@ 0x80
 80025a8:	021b      	lsls	r3, r3, #8
 80025aa:	429a      	cmp	r2, r3
 80025ac:	d116      	bne.n	80025dc <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025ae:	4b71      	ldr	r3, [pc, #452]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2202      	movs	r2, #2
 80025b4:	4013      	ands	r3, r2
 80025b6:	d005      	beq.n	80025c4 <HAL_RCC_OscConfig+0x188>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d001      	beq.n	80025c4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e2bb      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c4:	4b6b      	ldr	r3, [pc, #428]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	22f8      	movs	r2, #248	@ 0xf8
 80025ca:	4393      	bics	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	00da      	lsls	r2, r3, #3
 80025d4:	4b67      	ldr	r3, [pc, #412]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80025d6:	430a      	orrs	r2, r1
 80025d8:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025da:	e041      	b.n	8002660 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d024      	beq.n	800262e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e4:	4b63      	ldr	r3, [pc, #396]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	4b62      	ldr	r3, [pc, #392]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80025ea:	2101      	movs	r1, #1
 80025ec:	430a      	orrs	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f0:	f7ff fc28 	bl	8001e44 <HAL_GetTick>
 80025f4:	0003      	movs	r3, r0
 80025f6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025fa:	f7ff fc23 	bl	8001e44 <HAL_GetTick>
 80025fe:	0002      	movs	r2, r0
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e297      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260c:	4b59      	ldr	r3, [pc, #356]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	2202      	movs	r2, #2
 8002612:	4013      	ands	r3, r2
 8002614:	d0f1      	beq.n	80025fa <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002616:	4b57      	ldr	r3, [pc, #348]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	22f8      	movs	r2, #248	@ 0xf8
 800261c:	4393      	bics	r3, r2
 800261e:	0019      	movs	r1, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	691b      	ldr	r3, [r3, #16]
 8002624:	00da      	lsls	r2, r3, #3
 8002626:	4b53      	ldr	r3, [pc, #332]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002628:	430a      	orrs	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	e018      	b.n	8002660 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800262e:	4b51      	ldr	r3, [pc, #324]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4b50      	ldr	r3, [pc, #320]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002634:	2101      	movs	r1, #1
 8002636:	438a      	bics	r2, r1
 8002638:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800263a:	f7ff fc03 	bl	8001e44 <HAL_GetTick>
 800263e:	0003      	movs	r3, r0
 8002640:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002644:	f7ff fbfe 	bl	8001e44 <HAL_GetTick>
 8002648:	0002      	movs	r2, r0
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e272      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002656:	4b47      	ldr	r3, [pc, #284]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2202      	movs	r2, #2
 800265c:	4013      	ands	r3, r2
 800265e:	d1f1      	bne.n	8002644 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2208      	movs	r2, #8
 8002666:	4013      	ands	r3, r2
 8002668:	d036      	beq.n	80026d8 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	69db      	ldr	r3, [r3, #28]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d019      	beq.n	80026a6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002672:	4b40      	ldr	r3, [pc, #256]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002674:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002676:	4b3f      	ldr	r3, [pc, #252]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002678:	2101      	movs	r1, #1
 800267a:	430a      	orrs	r2, r1
 800267c:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800267e:	f7ff fbe1 	bl	8001e44 <HAL_GetTick>
 8002682:	0003      	movs	r3, r0
 8002684:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002688:	f7ff fbdc 	bl	8001e44 <HAL_GetTick>
 800268c:	0002      	movs	r2, r0
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e250      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800269a:	4b36      	ldr	r3, [pc, #216]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	2202      	movs	r2, #2
 80026a0:	4013      	ands	r3, r2
 80026a2:	d0f1      	beq.n	8002688 <HAL_RCC_OscConfig+0x24c>
 80026a4:	e018      	b.n	80026d8 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026a6:	4b33      	ldr	r3, [pc, #204]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026aa:	4b32      	ldr	r3, [pc, #200]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026ac:	2101      	movs	r1, #1
 80026ae:	438a      	bics	r2, r1
 80026b0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b2:	f7ff fbc7 	bl	8001e44 <HAL_GetTick>
 80026b6:	0003      	movs	r3, r0
 80026b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026bc:	f7ff fbc2 	bl	8001e44 <HAL_GetTick>
 80026c0:	0002      	movs	r2, r0
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e236      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ce:	4b29      	ldr	r3, [pc, #164]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d2:	2202      	movs	r2, #2
 80026d4:	4013      	ands	r3, r2
 80026d6:	d1f1      	bne.n	80026bc <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2204      	movs	r2, #4
 80026de:	4013      	ands	r3, r2
 80026e0:	d100      	bne.n	80026e4 <HAL_RCC_OscConfig+0x2a8>
 80026e2:	e0b5      	b.n	8002850 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026e4:	201f      	movs	r0, #31
 80026e6:	183b      	adds	r3, r7, r0
 80026e8:	2200      	movs	r2, #0
 80026ea:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026ec:	4b21      	ldr	r3, [pc, #132]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026ee:	69da      	ldr	r2, [r3, #28]
 80026f0:	2380      	movs	r3, #128	@ 0x80
 80026f2:	055b      	lsls	r3, r3, #21
 80026f4:	4013      	ands	r3, r2
 80026f6:	d110      	bne.n	800271a <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026fa:	69da      	ldr	r2, [r3, #28]
 80026fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 80026fe:	2180      	movs	r1, #128	@ 0x80
 8002700:	0549      	lsls	r1, r1, #21
 8002702:	430a      	orrs	r2, r1
 8002704:	61da      	str	r2, [r3, #28]
 8002706:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002708:	69da      	ldr	r2, [r3, #28]
 800270a:	2380      	movs	r3, #128	@ 0x80
 800270c:	055b      	lsls	r3, r3, #21
 800270e:	4013      	ands	r3, r2
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002714:	183b      	adds	r3, r7, r0
 8002716:	2201      	movs	r2, #1
 8002718:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800271a:	4b19      	ldr	r3, [pc, #100]	@ (8002780 <HAL_RCC_OscConfig+0x344>)
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	2380      	movs	r3, #128	@ 0x80
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4013      	ands	r3, r2
 8002724:	d11a      	bne.n	800275c <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002726:	4b16      	ldr	r3, [pc, #88]	@ (8002780 <HAL_RCC_OscConfig+0x344>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	4b15      	ldr	r3, [pc, #84]	@ (8002780 <HAL_RCC_OscConfig+0x344>)
 800272c:	2180      	movs	r1, #128	@ 0x80
 800272e:	0049      	lsls	r1, r1, #1
 8002730:	430a      	orrs	r2, r1
 8002732:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002734:	f7ff fb86 	bl	8001e44 <HAL_GetTick>
 8002738:	0003      	movs	r3, r0
 800273a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273c:	e008      	b.n	8002750 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800273e:	f7ff fb81 	bl	8001e44 <HAL_GetTick>
 8002742:	0002      	movs	r2, r0
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b64      	cmp	r3, #100	@ 0x64
 800274a:	d901      	bls.n	8002750 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	e1f5      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002750:	4b0b      	ldr	r3, [pc, #44]	@ (8002780 <HAL_RCC_OscConfig+0x344>)
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2380      	movs	r3, #128	@ 0x80
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	4013      	ands	r3, r2
 800275a:	d0f0      	beq.n	800273e <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d10f      	bne.n	8002784 <HAL_RCC_OscConfig+0x348>
 8002764:	4b03      	ldr	r3, [pc, #12]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 8002766:	6a1a      	ldr	r2, [r3, #32]
 8002768:	4b02      	ldr	r3, [pc, #8]	@ (8002774 <HAL_RCC_OscConfig+0x338>)
 800276a:	2101      	movs	r1, #1
 800276c:	430a      	orrs	r2, r1
 800276e:	621a      	str	r2, [r3, #32]
 8002770:	e036      	b.n	80027e0 <HAL_RCC_OscConfig+0x3a4>
 8002772:	46c0      	nop			@ (mov r8, r8)
 8002774:	40021000 	.word	0x40021000
 8002778:	fffeffff 	.word	0xfffeffff
 800277c:	fffbffff 	.word	0xfffbffff
 8002780:	40007000 	.word	0x40007000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d10c      	bne.n	80027a6 <HAL_RCC_OscConfig+0x36a>
 800278c:	4bca      	ldr	r3, [pc, #808]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800278e:	6a1a      	ldr	r2, [r3, #32]
 8002790:	4bc9      	ldr	r3, [pc, #804]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002792:	2101      	movs	r1, #1
 8002794:	438a      	bics	r2, r1
 8002796:	621a      	str	r2, [r3, #32]
 8002798:	4bc7      	ldr	r3, [pc, #796]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800279a:	6a1a      	ldr	r2, [r3, #32]
 800279c:	4bc6      	ldr	r3, [pc, #792]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800279e:	2104      	movs	r1, #4
 80027a0:	438a      	bics	r2, r1
 80027a2:	621a      	str	r2, [r3, #32]
 80027a4:	e01c      	b.n	80027e0 <HAL_RCC_OscConfig+0x3a4>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b05      	cmp	r3, #5
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCC_OscConfig+0x38c>
 80027ae:	4bc2      	ldr	r3, [pc, #776]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027b0:	6a1a      	ldr	r2, [r3, #32]
 80027b2:	4bc1      	ldr	r3, [pc, #772]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027b4:	2104      	movs	r1, #4
 80027b6:	430a      	orrs	r2, r1
 80027b8:	621a      	str	r2, [r3, #32]
 80027ba:	4bbf      	ldr	r3, [pc, #764]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027bc:	6a1a      	ldr	r2, [r3, #32]
 80027be:	4bbe      	ldr	r3, [pc, #760]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027c0:	2101      	movs	r1, #1
 80027c2:	430a      	orrs	r2, r1
 80027c4:	621a      	str	r2, [r3, #32]
 80027c6:	e00b      	b.n	80027e0 <HAL_RCC_OscConfig+0x3a4>
 80027c8:	4bbb      	ldr	r3, [pc, #748]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027ca:	6a1a      	ldr	r2, [r3, #32]
 80027cc:	4bba      	ldr	r3, [pc, #744]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027ce:	2101      	movs	r1, #1
 80027d0:	438a      	bics	r2, r1
 80027d2:	621a      	str	r2, [r3, #32]
 80027d4:	4bb8      	ldr	r3, [pc, #736]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027d6:	6a1a      	ldr	r2, [r3, #32]
 80027d8:	4bb7      	ldr	r3, [pc, #732]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80027da:	2104      	movs	r1, #4
 80027dc:	438a      	bics	r2, r1
 80027de:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d014      	beq.n	8002812 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027e8:	f7ff fb2c 	bl	8001e44 <HAL_GetTick>
 80027ec:	0003      	movs	r3, r0
 80027ee:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027f0:	e009      	b.n	8002806 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027f2:	f7ff fb27 	bl	8001e44 <HAL_GetTick>
 80027f6:	0002      	movs	r2, r0
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	4aaf      	ldr	r2, [pc, #700]	@ (8002abc <HAL_RCC_OscConfig+0x680>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e19a      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002806:	4bac      	ldr	r3, [pc, #688]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	2202      	movs	r2, #2
 800280c:	4013      	ands	r3, r2
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x3b6>
 8002810:	e013      	b.n	800283a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7ff fb17 	bl	8001e44 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281a:	e009      	b.n	8002830 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800281c:	f7ff fb12 	bl	8001e44 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	4aa5      	ldr	r2, [pc, #660]	@ (8002abc <HAL_RCC_OscConfig+0x680>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e185      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002830:	4ba1      	ldr	r3, [pc, #644]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	2202      	movs	r2, #2
 8002836:	4013      	ands	r3, r2
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800283a:	231f      	movs	r3, #31
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d105      	bne.n	8002850 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002844:	4b9c      	ldr	r3, [pc, #624]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002846:	69da      	ldr	r2, [r3, #28]
 8002848:	4b9b      	ldr	r3, [pc, #620]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800284a:	499d      	ldr	r1, [pc, #628]	@ (8002ac0 <HAL_RCC_OscConfig+0x684>)
 800284c:	400a      	ands	r2, r1
 800284e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2210      	movs	r2, #16
 8002856:	4013      	ands	r3, r2
 8002858:	d063      	beq.n	8002922 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d12a      	bne.n	80028b8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002862:	4b95      	ldr	r3, [pc, #596]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002864:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002866:	4b94      	ldr	r3, [pc, #592]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002868:	2104      	movs	r1, #4
 800286a:	430a      	orrs	r2, r1
 800286c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800286e:	4b92      	ldr	r3, [pc, #584]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002870:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002872:	4b91      	ldr	r3, [pc, #580]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002874:	2101      	movs	r1, #1
 8002876:	430a      	orrs	r2, r1
 8002878:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800287a:	f7ff fae3 	bl	8001e44 <HAL_GetTick>
 800287e:	0003      	movs	r3, r0
 8002880:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002882:	e008      	b.n	8002896 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002884:	f7ff fade 	bl	8001e44 <HAL_GetTick>
 8002888:	0002      	movs	r2, r0
 800288a:	69bb      	ldr	r3, [r7, #24]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	2b02      	cmp	r3, #2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e152      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002896:	4b88      	ldr	r3, [pc, #544]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800289a:	2202      	movs	r2, #2
 800289c:	4013      	ands	r3, r2
 800289e:	d0f1      	beq.n	8002884 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80028a0:	4b85      	ldr	r3, [pc, #532]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a4:	22f8      	movs	r2, #248	@ 0xf8
 80028a6:	4393      	bics	r3, r2
 80028a8:	0019      	movs	r1, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	00da      	lsls	r2, r3, #3
 80028b0:	4b81      	ldr	r3, [pc, #516]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028b2:	430a      	orrs	r2, r1
 80028b4:	635a      	str	r2, [r3, #52]	@ 0x34
 80028b6:	e034      	b.n	8002922 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	3305      	adds	r3, #5
 80028be:	d111      	bne.n	80028e4 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80028c0:	4b7d      	ldr	r3, [pc, #500]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028c4:	4b7c      	ldr	r3, [pc, #496]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028c6:	2104      	movs	r1, #4
 80028c8:	438a      	bics	r2, r1
 80028ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80028cc:	4b7a      	ldr	r3, [pc, #488]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d0:	22f8      	movs	r2, #248	@ 0xf8
 80028d2:	4393      	bics	r3, r2
 80028d4:	0019      	movs	r1, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	00da      	lsls	r2, r3, #3
 80028dc:	4b76      	ldr	r3, [pc, #472]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028de:	430a      	orrs	r2, r1
 80028e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80028e2:	e01e      	b.n	8002922 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80028e4:	4b74      	ldr	r3, [pc, #464]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028e8:	4b73      	ldr	r3, [pc, #460]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028ea:	2104      	movs	r1, #4
 80028ec:	430a      	orrs	r2, r1
 80028ee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80028f0:	4b71      	ldr	r3, [pc, #452]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028f4:	4b70      	ldr	r3, [pc, #448]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80028f6:	2101      	movs	r1, #1
 80028f8:	438a      	bics	r2, r1
 80028fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028fc:	f7ff faa2 	bl	8001e44 <HAL_GetTick>
 8002900:	0003      	movs	r3, r0
 8002902:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002906:	f7ff fa9d 	bl	8001e44 <HAL_GetTick>
 800290a:	0002      	movs	r2, r0
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e111      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002918:	4b67      	ldr	r3, [pc, #412]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800291a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291c:	2202      	movs	r2, #2
 800291e:	4013      	ands	r3, r2
 8002920:	d1f1      	bne.n	8002906 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2220      	movs	r2, #32
 8002928:	4013      	ands	r3, r2
 800292a:	d05c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800292c:	4b62      	ldr	r3, [pc, #392]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	220c      	movs	r2, #12
 8002932:	4013      	ands	r3, r2
 8002934:	2b0c      	cmp	r3, #12
 8002936:	d00e      	beq.n	8002956 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002938:	4b5f      	ldr	r3, [pc, #380]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	220c      	movs	r2, #12
 800293e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002940:	2b08      	cmp	r3, #8
 8002942:	d114      	bne.n	800296e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002944:	4b5c      	ldr	r3, [pc, #368]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002946:	685a      	ldr	r2, [r3, #4]
 8002948:	23c0      	movs	r3, #192	@ 0xc0
 800294a:	025b      	lsls	r3, r3, #9
 800294c:	401a      	ands	r2, r3
 800294e:	23c0      	movs	r3, #192	@ 0xc0
 8002950:	025b      	lsls	r3, r3, #9
 8002952:	429a      	cmp	r2, r3
 8002954:	d10b      	bne.n	800296e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002956:	4b58      	ldr	r3, [pc, #352]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002958:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800295a:	2380      	movs	r3, #128	@ 0x80
 800295c:	029b      	lsls	r3, r3, #10
 800295e:	4013      	ands	r3, r2
 8002960:	d040      	beq.n	80029e4 <HAL_RCC_OscConfig+0x5a8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	2b01      	cmp	r3, #1
 8002968:	d03c      	beq.n	80029e4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e0e6      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d01b      	beq.n	80029ae <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002976:	4b50      	ldr	r3, [pc, #320]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002978:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800297a:	4b4f      	ldr	r3, [pc, #316]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 800297c:	2180      	movs	r1, #128	@ 0x80
 800297e:	0249      	lsls	r1, r1, #9
 8002980:	430a      	orrs	r2, r1
 8002982:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002984:	f7ff fa5e 	bl	8001e44 <HAL_GetTick>
 8002988:	0003      	movs	r3, r0
 800298a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800298c:	e008      	b.n	80029a0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800298e:	f7ff fa59 	bl	8001e44 <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	69bb      	ldr	r3, [r7, #24]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	2b02      	cmp	r3, #2
 800299a:	d901      	bls.n	80029a0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800299c:	2303      	movs	r3, #3
 800299e:	e0cd      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80029a0:	4b45      	ldr	r3, [pc, #276]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80029a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029a4:	2380      	movs	r3, #128	@ 0x80
 80029a6:	029b      	lsls	r3, r3, #10
 80029a8:	4013      	ands	r3, r2
 80029aa:	d0f0      	beq.n	800298e <HAL_RCC_OscConfig+0x552>
 80029ac:	e01b      	b.n	80029e6 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80029ae:	4b42      	ldr	r3, [pc, #264]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80029b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029b2:	4b41      	ldr	r3, [pc, #260]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80029b4:	4943      	ldr	r1, [pc, #268]	@ (8002ac4 <HAL_RCC_OscConfig+0x688>)
 80029b6:	400a      	ands	r2, r1
 80029b8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ba:	f7ff fa43 	bl	8001e44 <HAL_GetTick>
 80029be:	0003      	movs	r3, r0
 80029c0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029c4:	f7ff fa3e 	bl	8001e44 <HAL_GetTick>
 80029c8:	0002      	movs	r2, r0
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e0b2      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80029d6:	4b38      	ldr	r3, [pc, #224]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80029d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	029b      	lsls	r3, r3, #10
 80029de:	4013      	ands	r3, r2
 80029e0:	d1f0      	bne.n	80029c4 <HAL_RCC_OscConfig+0x588>
 80029e2:	e000      	b.n	80029e6 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80029e4:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d100      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5b4>
 80029ee:	e0a4      	b.n	8002b3a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80029f0:	4b31      	ldr	r3, [pc, #196]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	220c      	movs	r2, #12
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b08      	cmp	r3, #8
 80029fa:	d100      	bne.n	80029fe <HAL_RCC_OscConfig+0x5c2>
 80029fc:	e078      	b.n	8002af0 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d14c      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a06:	4b2c      	ldr	r3, [pc, #176]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a0c:	492e      	ldr	r1, [pc, #184]	@ (8002ac8 <HAL_RCC_OscConfig+0x68c>)
 8002a0e:	400a      	ands	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a12:	f7ff fa17 	bl	8001e44 <HAL_GetTick>
 8002a16:	0003      	movs	r3, r0
 8002a18:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a1c:	f7ff fa12 	bl	8001e44 <HAL_GetTick>
 8002a20:	0002      	movs	r2, r0
 8002a22:	69bb      	ldr	r3, [r7, #24]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e086      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a2e:	4b22      	ldr	r3, [pc, #136]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	2380      	movs	r3, #128	@ 0x80
 8002a34:	049b      	lsls	r3, r3, #18
 8002a36:	4013      	ands	r3, r2
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a3a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3e:	220f      	movs	r2, #15
 8002a40:	4393      	bics	r3, r2
 8002a42:	0019      	movs	r1, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a48:	4b1b      	ldr	r3, [pc, #108]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	4a1e      	ldr	r2, [pc, #120]	@ (8002acc <HAL_RCC_OscConfig+0x690>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	0019      	movs	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a60:	431a      	orrs	r2, r3
 8002a62:	4b15      	ldr	r3, [pc, #84]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a64:	430a      	orrs	r2, r1
 8002a66:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a68:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	4b12      	ldr	r3, [pc, #72]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a6e:	2180      	movs	r1, #128	@ 0x80
 8002a70:	0449      	lsls	r1, r1, #17
 8002a72:	430a      	orrs	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a76:	f7ff f9e5 	bl	8001e44 <HAL_GetTick>
 8002a7a:	0003      	movs	r3, r0
 8002a7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a7e:	e008      	b.n	8002a92 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a80:	f7ff f9e0 	bl	8001e44 <HAL_GetTick>
 8002a84:	0002      	movs	r2, r0
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	2b02      	cmp	r3, #2
 8002a8c:	d901      	bls.n	8002a92 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	e054      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a92:	4b09      	ldr	r3, [pc, #36]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	2380      	movs	r3, #128	@ 0x80
 8002a98:	049b      	lsls	r3, r3, #18
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	d0f0      	beq.n	8002a80 <HAL_RCC_OscConfig+0x644>
 8002a9e:	e04c      	b.n	8002b3a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aa0:	4b05      	ldr	r3, [pc, #20]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b04      	ldr	r3, [pc, #16]	@ (8002ab8 <HAL_RCC_OscConfig+0x67c>)
 8002aa6:	4908      	ldr	r1, [pc, #32]	@ (8002ac8 <HAL_RCC_OscConfig+0x68c>)
 8002aa8:	400a      	ands	r2, r1
 8002aaa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aac:	f7ff f9ca 	bl	8001e44 <HAL_GetTick>
 8002ab0:	0003      	movs	r3, r0
 8002ab2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ab4:	e015      	b.n	8002ae2 <HAL_RCC_OscConfig+0x6a6>
 8002ab6:	46c0      	nop			@ (mov r8, r8)
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	00001388 	.word	0x00001388
 8002ac0:	efffffff 	.word	0xefffffff
 8002ac4:	fffeffff 	.word	0xfffeffff
 8002ac8:	feffffff 	.word	0xfeffffff
 8002acc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ad0:	f7ff f9b8 	bl	8001e44 <HAL_GetTick>
 8002ad4:	0002      	movs	r2, r0
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d901      	bls.n	8002ae2 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e02c      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ae2:	4b18      	ldr	r3, [pc, #96]	@ (8002b44 <HAL_RCC_OscConfig+0x708>)
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	2380      	movs	r3, #128	@ 0x80
 8002ae8:	049b      	lsls	r3, r3, #18
 8002aea:	4013      	ands	r3, r2
 8002aec:	d1f0      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x694>
 8002aee:	e024      	b.n	8002b3a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d101      	bne.n	8002afc <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e01f      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002afc:	4b11      	ldr	r3, [pc, #68]	@ (8002b44 <HAL_RCC_OscConfig+0x708>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <HAL_RCC_OscConfig+0x708>)
 8002b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b06:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	23c0      	movs	r3, #192	@ 0xc0
 8002b0c:	025b      	lsls	r3, r3, #9
 8002b0e:	401a      	ands	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d10e      	bne.n	8002b36 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	220f      	movs	r2, #15
 8002b1c:	401a      	ands	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d107      	bne.n	8002b36 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002b26:	697a      	ldr	r2, [r7, #20]
 8002b28:	23f0      	movs	r3, #240	@ 0xf0
 8002b2a:	039b      	lsls	r3, r3, #14
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d001      	beq.n	8002b3a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
}
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	b008      	add	sp, #32
 8002b42:	bd80      	pop	{r7, pc}
 8002b44:	40021000 	.word	0x40021000

08002b48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b084      	sub	sp, #16
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
 8002b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e0bf      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b5c:	4b61      	ldr	r3, [pc, #388]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2201      	movs	r2, #1
 8002b62:	4013      	ands	r3, r2
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d911      	bls.n	8002b8e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b6a:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	4393      	bics	r3, r2
 8002b72:	0019      	movs	r1, r3
 8002b74:	4b5b      	ldr	r3, [pc, #364]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002b76:	683a      	ldr	r2, [r7, #0]
 8002b78:	430a      	orrs	r2, r1
 8002b7a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7c:	4b59      	ldr	r3, [pc, #356]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2201      	movs	r2, #1
 8002b82:	4013      	ands	r3, r2
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d001      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e0a6      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	2202      	movs	r2, #2
 8002b94:	4013      	ands	r3, r2
 8002b96:	d015      	beq.n	8002bc4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2204      	movs	r2, #4
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	d006      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002ba2:	4b51      	ldr	r3, [pc, #324]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ba4:	685a      	ldr	r2, [r3, #4]
 8002ba6:	4b50      	ldr	r3, [pc, #320]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ba8:	21e0      	movs	r1, #224	@ 0xe0
 8002baa:	00c9      	lsls	r1, r1, #3
 8002bac:	430a      	orrs	r2, r1
 8002bae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bb0:	4b4d      	ldr	r3, [pc, #308]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	22f0      	movs	r2, #240	@ 0xf0
 8002bb6:	4393      	bics	r3, r2
 8002bb8:	0019      	movs	r1, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	689a      	ldr	r2, [r3, #8]
 8002bbe:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	4013      	ands	r3, r2
 8002bcc:	d04c      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d107      	bne.n	8002be6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	4b44      	ldr	r3, [pc, #272]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	2380      	movs	r3, #128	@ 0x80
 8002bdc:	029b      	lsls	r3, r3, #10
 8002bde:	4013      	ands	r3, r2
 8002be0:	d120      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e07a      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d107      	bne.n	8002bfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bee:	4b3e      	ldr	r3, [pc, #248]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	2380      	movs	r3, #128	@ 0x80
 8002bf4:	049b      	lsls	r3, r3, #18
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d114      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e06e      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b03      	cmp	r3, #3
 8002c04:	d107      	bne.n	8002c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002c06:	4b38      	ldr	r3, [pc, #224]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c0a:	2380      	movs	r3, #128	@ 0x80
 8002c0c:	029b      	lsls	r3, r3, #10
 8002c0e:	4013      	ands	r3, r2
 8002c10:	d108      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e062      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c16:	4b34      	ldr	r3, [pc, #208]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	2202      	movs	r2, #2
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	d101      	bne.n	8002c24 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e05b      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c24:	4b30      	ldr	r3, [pc, #192]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	2203      	movs	r2, #3
 8002c2a:	4393      	bics	r3, r2
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	4b2d      	ldr	r3, [pc, #180]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c34:	430a      	orrs	r2, r1
 8002c36:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c38:	f7ff f904 	bl	8001e44 <HAL_GetTick>
 8002c3c:	0003      	movs	r3, r0
 8002c3e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c40:	e009      	b.n	8002c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c42:	f7ff f8ff 	bl	8001e44 <HAL_GetTick>
 8002c46:	0002      	movs	r2, r0
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	4a27      	ldr	r2, [pc, #156]	@ (8002cec <HAL_RCC_ClockConfig+0x1a4>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e042      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c56:	4b24      	ldr	r3, [pc, #144]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	220c      	movs	r2, #12
 8002c5c:	401a      	ands	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d1ec      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d211      	bcs.n	8002c9a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c76:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	4393      	bics	r3, r2
 8002c7e:	0019      	movs	r1, r3
 8002c80:	4b18      	ldr	r3, [pc, #96]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c88:	4b16      	ldr	r3, [pc, #88]	@ (8002ce4 <HAL_RCC_ClockConfig+0x19c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	4013      	ands	r3, r2
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d001      	beq.n	8002c9a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e020      	b.n	8002cdc <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2204      	movs	r2, #4
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d009      	beq.n	8002cb8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002ca4:	4b10      	ldr	r3, [pc, #64]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	4a11      	ldr	r2, [pc, #68]	@ (8002cf0 <HAL_RCC_ClockConfig+0x1a8>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	0019      	movs	r1, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68da      	ldr	r2, [r3, #12]
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cb8:	f000 f820 	bl	8002cfc <HAL_RCC_GetSysClockFreq>
 8002cbc:	0001      	movs	r1, r0
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1a0>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	091b      	lsrs	r3, r3, #4
 8002cc4:	220f      	movs	r2, #15
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	4a0a      	ldr	r2, [pc, #40]	@ (8002cf4 <HAL_RCC_ClockConfig+0x1ac>)
 8002cca:	5cd3      	ldrb	r3, [r2, r3]
 8002ccc:	000a      	movs	r2, r1
 8002cce:	40da      	lsrs	r2, r3
 8002cd0:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <HAL_RCC_ClockConfig+0x1b0>)
 8002cd2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7ff f86f 	bl	8001db8 <HAL_InitTick>
  
  return HAL_OK;
 8002cda:	2300      	movs	r3, #0
}
 8002cdc:	0018      	movs	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b004      	add	sp, #16
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	40022000 	.word	0x40022000
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	00001388 	.word	0x00001388
 8002cf0:	fffff8ff 	.word	0xfffff8ff
 8002cf4:	080060ec 	.word	0x080060ec
 8002cf8:	20000034 	.word	0x20000034

08002cfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	2300      	movs	r3, #0
 8002d08:	60bb      	str	r3, [r7, #8]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	2300      	movs	r3, #0
 8002d10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d12:	2300      	movs	r3, #0
 8002d14:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002d16:	4b2d      	ldr	r3, [pc, #180]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	220c      	movs	r2, #12
 8002d20:	4013      	ands	r3, r2
 8002d22:	2b0c      	cmp	r3, #12
 8002d24:	d046      	beq.n	8002db4 <HAL_RCC_GetSysClockFreq+0xb8>
 8002d26:	d848      	bhi.n	8002dba <HAL_RCC_GetSysClockFreq+0xbe>
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d002      	beq.n	8002d32 <HAL_RCC_GetSysClockFreq+0x36>
 8002d2c:	2b08      	cmp	r3, #8
 8002d2e:	d003      	beq.n	8002d38 <HAL_RCC_GetSysClockFreq+0x3c>
 8002d30:	e043      	b.n	8002dba <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d32:	4b27      	ldr	r3, [pc, #156]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d34:	613b      	str	r3, [r7, #16]
      break;
 8002d36:	e043      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	0c9b      	lsrs	r3, r3, #18
 8002d3c:	220f      	movs	r2, #15
 8002d3e:	4013      	ands	r3, r2
 8002d40:	4a24      	ldr	r2, [pc, #144]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002d42:	5cd3      	ldrb	r3, [r2, r3]
 8002d44:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002d46:	4b21      	ldr	r3, [pc, #132]	@ (8002dcc <HAL_RCC_GetSysClockFreq+0xd0>)
 8002d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4a:	220f      	movs	r2, #15
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	4a22      	ldr	r2, [pc, #136]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002d50:	5cd3      	ldrb	r3, [r2, r3]
 8002d52:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002d54:	68fa      	ldr	r2, [r7, #12]
 8002d56:	23c0      	movs	r3, #192	@ 0xc0
 8002d58:	025b      	lsls	r3, r3, #9
 8002d5a:	401a      	ands	r2, r3
 8002d5c:	2380      	movs	r3, #128	@ 0x80
 8002d5e:	025b      	lsls	r3, r3, #9
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d109      	bne.n	8002d78 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d64:	68b9      	ldr	r1, [r7, #8]
 8002d66:	481a      	ldr	r0, [pc, #104]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002d68:	f7fd f9e0 	bl	800012c <__udivsi3>
 8002d6c:	0003      	movs	r3, r0
 8002d6e:	001a      	movs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	4353      	muls	r3, r2
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	e01a      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	23c0      	movs	r3, #192	@ 0xc0
 8002d7c:	025b      	lsls	r3, r3, #9
 8002d7e:	401a      	ands	r2, r3
 8002d80:	23c0      	movs	r3, #192	@ 0xc0
 8002d82:	025b      	lsls	r3, r3, #9
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d109      	bne.n	8002d9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d88:	68b9      	ldr	r1, [r7, #8]
 8002d8a:	4814      	ldr	r0, [pc, #80]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0xe0>)
 8002d8c:	f7fd f9ce 	bl	800012c <__udivsi3>
 8002d90:	0003      	movs	r3, r0
 8002d92:	001a      	movs	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4353      	muls	r3, r2
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002d9c:	68b9      	ldr	r1, [r7, #8]
 8002d9e:	480c      	ldr	r0, [pc, #48]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002da0:	f7fd f9c4 	bl	800012c <__udivsi3>
 8002da4:	0003      	movs	r3, r0
 8002da6:	001a      	movs	r2, r3
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4353      	muls	r3, r2
 8002dac:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	613b      	str	r3, [r7, #16]
      break;
 8002db2:	e005      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002db4:	4b09      	ldr	r3, [pc, #36]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0xe0>)
 8002db6:	613b      	str	r3, [r7, #16]
      break;
 8002db8:	e002      	b.n	8002dc0 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dba:	4b05      	ldr	r3, [pc, #20]	@ (8002dd0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002dbc:	613b      	str	r3, [r7, #16]
      break;
 8002dbe:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002dc0:	693b      	ldr	r3, [r7, #16]
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b006      	add	sp, #24
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	46c0      	nop			@ (mov r8, r8)
 8002dcc:	40021000 	.word	0x40021000
 8002dd0:	007a1200 	.word	0x007a1200
 8002dd4:	08006104 	.word	0x08006104
 8002dd8:	08006114 	.word	0x08006114
 8002ddc:	02dc6c00 	.word	0x02dc6c00

08002de0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de4:	4b02      	ldr	r3, [pc, #8]	@ (8002df0 <HAL_RCC_GetHCLKFreq+0x10>)
 8002de6:	681b      	ldr	r3, [r3, #0]
}
 8002de8:	0018      	movs	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	46c0      	nop			@ (mov r8, r8)
 8002df0:	20000034 	.word	0x20000034

08002df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002df8:	f7ff fff2 	bl	8002de0 <HAL_RCC_GetHCLKFreq>
 8002dfc:	0001      	movs	r1, r0
 8002dfe:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	0a1b      	lsrs	r3, r3, #8
 8002e04:	2207      	movs	r2, #7
 8002e06:	4013      	ands	r3, r2
 8002e08:	4a04      	ldr	r2, [pc, #16]	@ (8002e1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e0a:	5cd3      	ldrb	r3, [r2, r3]
 8002e0c:	40d9      	lsrs	r1, r3
 8002e0e:	000b      	movs	r3, r1
}    
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	46c0      	nop			@ (mov r8, r8)
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	080060fc 	.word	0x080060fc

08002e20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	2380      	movs	r3, #128	@ 0x80
 8002e36:	025b      	lsls	r3, r3, #9
 8002e38:	4013      	ands	r3, r2
 8002e3a:	d100      	bne.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002e3c:	e08e      	b.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002e3e:	2017      	movs	r0, #23
 8002e40:	183b      	adds	r3, r7, r0
 8002e42:	2200      	movs	r2, #0
 8002e44:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e46:	4b6e      	ldr	r3, [pc, #440]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e48:	69da      	ldr	r2, [r3, #28]
 8002e4a:	2380      	movs	r3, #128	@ 0x80
 8002e4c:	055b      	lsls	r3, r3, #21
 8002e4e:	4013      	ands	r3, r2
 8002e50:	d110      	bne.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e52:	4b6b      	ldr	r3, [pc, #428]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e54:	69da      	ldr	r2, [r3, #28]
 8002e56:	4b6a      	ldr	r3, [pc, #424]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e58:	2180      	movs	r1, #128	@ 0x80
 8002e5a:	0549      	lsls	r1, r1, #21
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	61da      	str	r2, [r3, #28]
 8002e60:	4b67      	ldr	r3, [pc, #412]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002e62:	69da      	ldr	r2, [r3, #28]
 8002e64:	2380      	movs	r3, #128	@ 0x80
 8002e66:	055b      	lsls	r3, r3, #21
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60bb      	str	r3, [r7, #8]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e6e:	183b      	adds	r3, r7, r0
 8002e70:	2201      	movs	r2, #1
 8002e72:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e74:	4b63      	ldr	r3, [pc, #396]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	2380      	movs	r3, #128	@ 0x80
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	d11a      	bne.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e80:	4b60      	ldr	r3, [pc, #384]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b5f      	ldr	r3, [pc, #380]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e86:	2180      	movs	r1, #128	@ 0x80
 8002e88:	0049      	lsls	r1, r1, #1
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e8e:	f7fe ffd9 	bl	8001e44 <HAL_GetTick>
 8002e92:	0003      	movs	r3, r0
 8002e94:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e96:	e008      	b.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e98:	f7fe ffd4 	bl	8001e44 <HAL_GetTick>
 8002e9c:	0002      	movs	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b64      	cmp	r3, #100	@ 0x64
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e0a6      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eaa:	4b56      	ldr	r3, [pc, #344]	@ (8003004 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	2380      	movs	r3, #128	@ 0x80
 8002eb0:	005b      	lsls	r3, r3, #1
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	d0f0      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002eb6:	4b52      	ldr	r3, [pc, #328]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eb8:	6a1a      	ldr	r2, [r3, #32]
 8002eba:	23c0      	movs	r3, #192	@ 0xc0
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d034      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	23c0      	movs	r3, #192	@ 0xc0
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d02c      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ed8:	4b49      	ldr	r3, [pc, #292]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002eda:	6a1b      	ldr	r3, [r3, #32]
 8002edc:	4a4a      	ldr	r2, [pc, #296]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002ede:	4013      	ands	r3, r2
 8002ee0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ee2:	4b47      	ldr	r3, [pc, #284]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ee4:	6a1a      	ldr	r2, [r3, #32]
 8002ee6:	4b46      	ldr	r3, [pc, #280]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ee8:	2180      	movs	r1, #128	@ 0x80
 8002eea:	0249      	lsls	r1, r1, #9
 8002eec:	430a      	orrs	r2, r1
 8002eee:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ef0:	4b43      	ldr	r3, [pc, #268]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	4b42      	ldr	r3, [pc, #264]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ef6:	4945      	ldr	r1, [pc, #276]	@ (800300c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002efc:	4b40      	ldr	r3, [pc, #256]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002efe:	68fa      	ldr	r2, [r7, #12]
 8002f00:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	4013      	ands	r3, r2
 8002f08:	d013      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f0a:	f7fe ff9b 	bl	8001e44 <HAL_GetTick>
 8002f0e:	0003      	movs	r3, r0
 8002f10:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f12:	e009      	b.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f14:	f7fe ff96 	bl	8001e44 <HAL_GetTick>
 8002f18:	0002      	movs	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	4a3c      	ldr	r2, [pc, #240]	@ (8003010 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e067      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f28:	4b35      	ldr	r3, [pc, #212]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	2202      	movs	r2, #2
 8002f2e:	4013      	ands	r3, r2
 8002f30:	d0f0      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f32:	4b33      	ldr	r3, [pc, #204]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f34:	6a1b      	ldr	r3, [r3, #32]
 8002f36:	4a34      	ldr	r2, [pc, #208]	@ (8003008 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002f38:	4013      	ands	r3, r2
 8002f3a:	0019      	movs	r1, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	4b2f      	ldr	r3, [pc, #188]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f42:	430a      	orrs	r2, r1
 8002f44:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f46:	2317      	movs	r3, #23
 8002f48:	18fb      	adds	r3, r7, r3
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d105      	bne.n	8002f5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f50:	4b2b      	ldr	r3, [pc, #172]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f52:	69da      	ldr	r2, [r3, #28]
 8002f54:	4b2a      	ldr	r3, [pc, #168]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f56:	492f      	ldr	r1, [pc, #188]	@ (8003014 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002f58:	400a      	ands	r2, r1
 8002f5a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	2201      	movs	r2, #1
 8002f62:	4013      	ands	r3, r2
 8002f64:	d009      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f66:	4b26      	ldr	r3, [pc, #152]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f6a:	2203      	movs	r2, #3
 8002f6c:	4393      	bics	r3, r2
 8002f6e:	0019      	movs	r1, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689a      	ldr	r2, [r3, #8]
 8002f74:	4b22      	ldr	r3, [pc, #136]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f76:	430a      	orrs	r2, r1
 8002f78:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2202      	movs	r2, #2
 8002f80:	4013      	ands	r3, r2
 8002f82:	d009      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002f84:	4b1e      	ldr	r3, [pc, #120]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f88:	4a23      	ldr	r2, [pc, #140]	@ (8003018 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	0019      	movs	r1, r3
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68da      	ldr	r2, [r3, #12]
 8002f92:	4b1b      	ldr	r3, [pc, #108]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002f94:	430a      	orrs	r2, r1
 8002f96:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fa2:	4b17      	ldr	r3, [pc, #92]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	2210      	movs	r2, #16
 8002fa8:	4393      	bics	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	691a      	ldr	r2, [r3, #16]
 8002fb0:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	2380      	movs	r3, #128	@ 0x80
 8002fbc:	029b      	lsls	r3, r3, #10
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	d009      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	2280      	movs	r2, #128	@ 0x80
 8002fc8:	4393      	bics	r3, r2
 8002fca:	0019      	movs	r1, r3
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699a      	ldr	r2, [r3, #24]
 8002fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	2380      	movs	r3, #128	@ 0x80
 8002fdc:	00db      	lsls	r3, r3, #3
 8002fde:	4013      	ands	r3, r2
 8002fe0:	d009      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fe2:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	2240      	movs	r2, #64	@ 0x40
 8002fe8:	4393      	bics	r3, r2
 8002fea:	0019      	movs	r1, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	695a      	ldr	r2, [r3, #20]
 8002ff0:	4b03      	ldr	r3, [pc, #12]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002ff2:	430a      	orrs	r2, r1
 8002ff4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b006      	add	sp, #24
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000
 8003004:	40007000 	.word	0x40007000
 8003008:	fffffcff 	.word	0xfffffcff
 800300c:	fffeffff 	.word	0xfffeffff
 8003010:	00001388 	.word	0x00001388
 8003014:	efffffff 	.word	0xefffffff
 8003018:	fffcffff 	.word	0xfffcffff

0800301c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b084      	sub	sp, #16
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e0a8      	b.n	8003180 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003032:	2b00      	cmp	r3, #0
 8003034:	d109      	bne.n	800304a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	2382      	movs	r3, #130	@ 0x82
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	429a      	cmp	r2, r3
 8003040:	d009      	beq.n	8003056 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	61da      	str	r2, [r3, #28]
 8003048:	e005      	b.n	8003056 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	225d      	movs	r2, #93	@ 0x5d
 8003060:	5c9b      	ldrb	r3, [r3, r2]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	d107      	bne.n	8003078 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	225c      	movs	r2, #92	@ 0x5c
 800306c:	2100      	movs	r1, #0
 800306e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	0018      	movs	r0, r3
 8003074:	f7fe fcfa 	bl	8001a6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	225d      	movs	r2, #93	@ 0x5d
 800307c:	2102      	movs	r1, #2
 800307e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	2140      	movs	r1, #64	@ 0x40
 800308c:	438a      	bics	r2, r1
 800308e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68da      	ldr	r2, [r3, #12]
 8003094:	23e0      	movs	r3, #224	@ 0xe0
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	429a      	cmp	r2, r3
 800309a:	d902      	bls.n	80030a2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800309c:	2300      	movs	r3, #0
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	e002      	b.n	80030a8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030a2:	2380      	movs	r3, #128	@ 0x80
 80030a4:	015b      	lsls	r3, r3, #5
 80030a6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	68da      	ldr	r2, [r3, #12]
 80030ac:	23f0      	movs	r3, #240	@ 0xf0
 80030ae:	011b      	lsls	r3, r3, #4
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d008      	beq.n	80030c6 <HAL_SPI_Init+0xaa>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68da      	ldr	r2, [r3, #12]
 80030b8:	23e0      	movs	r3, #224	@ 0xe0
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	429a      	cmp	r2, r3
 80030be:	d002      	beq.n	80030c6 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	685a      	ldr	r2, [r3, #4]
 80030ca:	2382      	movs	r3, #130	@ 0x82
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	401a      	ands	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6899      	ldr	r1, [r3, #8]
 80030d4:	2384      	movs	r3, #132	@ 0x84
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	400b      	ands	r3, r1
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	2102      	movs	r1, #2
 80030e2:	400b      	ands	r3, r1
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	2101      	movs	r1, #1
 80030ec:	400b      	ands	r3, r1
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6999      	ldr	r1, [r3, #24]
 80030f4:	2380      	movs	r3, #128	@ 0x80
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	400b      	ands	r3, r1
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	2138      	movs	r1, #56	@ 0x38
 8003102:	400b      	ands	r3, r1
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	2180      	movs	r1, #128	@ 0x80
 800310c:	400b      	ands	r3, r1
 800310e:	431a      	orrs	r2, r3
 8003110:	0011      	movs	r1, r2
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003116:	2380      	movs	r3, #128	@ 0x80
 8003118:	019b      	lsls	r3, r3, #6
 800311a:	401a      	ands	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	430a      	orrs	r2, r1
 8003122:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	0c1b      	lsrs	r3, r3, #16
 800312a:	2204      	movs	r2, #4
 800312c:	401a      	ands	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	2110      	movs	r1, #16
 8003134:	400b      	ands	r3, r1
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800313c:	2108      	movs	r1, #8
 800313e:	400b      	ands	r3, r1
 8003140:	431a      	orrs	r2, r3
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	68d9      	ldr	r1, [r3, #12]
 8003146:	23f0      	movs	r3, #240	@ 0xf0
 8003148:	011b      	lsls	r3, r3, #4
 800314a:	400b      	ands	r3, r1
 800314c:	431a      	orrs	r2, r3
 800314e:	0011      	movs	r1, r2
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	2380      	movs	r3, #128	@ 0x80
 8003154:	015b      	lsls	r3, r3, #5
 8003156:	401a      	ands	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	430a      	orrs	r2, r1
 800315e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	69da      	ldr	r2, [r3, #28]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4907      	ldr	r1, [pc, #28]	@ (8003188 <HAL_SPI_Init+0x16c>)
 800316c:	400a      	ands	r2, r1
 800316e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	225d      	movs	r2, #93	@ 0x5d
 800317a:	2101      	movs	r1, #1
 800317c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	0018      	movs	r0, r3
 8003182:	46bd      	mov	sp, r7
 8003184:	b004      	add	sp, #16
 8003186:	bd80      	pop	{r7, pc}
 8003188:	fffff7ff 	.word	0xfffff7ff

0800318c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b088      	sub	sp, #32
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	603b      	str	r3, [r7, #0]
 8003198:	1dbb      	adds	r3, r7, #6
 800319a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800319c:	231f      	movs	r3, #31
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	225c      	movs	r2, #92	@ 0x5c
 80031a8:	5c9b      	ldrb	r3, [r3, r2]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <HAL_SPI_Transmit+0x26>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e147      	b.n	8003442 <HAL_SPI_Transmit+0x2b6>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	225c      	movs	r2, #92	@ 0x5c
 80031b6:	2101      	movs	r1, #1
 80031b8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031ba:	f7fe fe43 	bl	8001e44 <HAL_GetTick>
 80031be:	0003      	movs	r3, r0
 80031c0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80031c2:	2316      	movs	r3, #22
 80031c4:	18fb      	adds	r3, r7, r3
 80031c6:	1dba      	adds	r2, r7, #6
 80031c8:	8812      	ldrh	r2, [r2, #0]
 80031ca:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	225d      	movs	r2, #93	@ 0x5d
 80031d0:	5c9b      	ldrb	r3, [r3, r2]
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d004      	beq.n	80031e2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80031d8:	231f      	movs	r3, #31
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	2202      	movs	r2, #2
 80031de:	701a      	strb	r2, [r3, #0]
    goto error;
 80031e0:	e128      	b.n	8003434 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d003      	beq.n	80031f0 <HAL_SPI_Transmit+0x64>
 80031e8:	1dbb      	adds	r3, r7, #6
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d104      	bne.n	80031fa <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80031f0:	231f      	movs	r3, #31
 80031f2:	18fb      	adds	r3, r7, r3
 80031f4:	2201      	movs	r2, #1
 80031f6:	701a      	strb	r2, [r3, #0]
    goto error;
 80031f8:	e11c      	b.n	8003434 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	225d      	movs	r2, #93	@ 0x5d
 80031fe:	2103      	movs	r1, #3
 8003200:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	1dba      	adds	r2, r7, #6
 8003212:	8812      	ldrh	r2, [r2, #0]
 8003214:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	1dba      	adds	r2, r7, #6
 800321a:	8812      	ldrh	r2, [r2, #0]
 800321c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2200      	movs	r2, #0
 8003222:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2244      	movs	r2, #68	@ 0x44
 8003228:	2100      	movs	r1, #0
 800322a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2246      	movs	r2, #70	@ 0x46
 8003230:	2100      	movs	r1, #0
 8003232:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	2380      	movs	r3, #128	@ 0x80
 8003246:	021b      	lsls	r3, r3, #8
 8003248:	429a      	cmp	r2, r3
 800324a:	d110      	bne.n	800326e <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	2140      	movs	r1, #64	@ 0x40
 8003258:	438a      	bics	r2, r1
 800325a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2180      	movs	r1, #128	@ 0x80
 8003268:	01c9      	lsls	r1, r1, #7
 800326a:	430a      	orrs	r2, r1
 800326c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	2240      	movs	r2, #64	@ 0x40
 8003276:	4013      	ands	r3, r2
 8003278:	2b40      	cmp	r3, #64	@ 0x40
 800327a:	d007      	beq.n	800328c <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	2140      	movs	r1, #64	@ 0x40
 8003288:	430a      	orrs	r2, r1
 800328a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	23e0      	movs	r3, #224	@ 0xe0
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	429a      	cmp	r2, r3
 8003296:	d952      	bls.n	800333e <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <HAL_SPI_Transmit+0x11e>
 80032a0:	2316      	movs	r3, #22
 80032a2:	18fb      	adds	r3, r7, r3
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d143      	bne.n	8003332 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ae:	881a      	ldrh	r2, [r3, #0]
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ba:	1c9a      	adds	r2, r3, #2
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29a      	uxth	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80032ce:	e030      	b.n	8003332 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	2202      	movs	r2, #2
 80032d8:	4013      	ands	r3, r2
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d112      	bne.n	8003304 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e2:	881a      	ldrh	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ee:	1c9a      	adds	r2, r3, #2
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	3b01      	subs	r3, #1
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003302:	e016      	b.n	8003332 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003304:	f7fe fd9e 	bl	8001e44 <HAL_GetTick>
 8003308:	0002      	movs	r2, r0
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	429a      	cmp	r2, r3
 8003312:	d802      	bhi.n	800331a <HAL_SPI_Transmit+0x18e>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	3301      	adds	r3, #1
 8003318:	d102      	bne.n	8003320 <HAL_SPI_Transmit+0x194>
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d108      	bne.n	8003332 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8003320:	231f      	movs	r3, #31
 8003322:	18fb      	adds	r3, r7, r3
 8003324:	2203      	movs	r2, #3
 8003326:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	225d      	movs	r2, #93	@ 0x5d
 800332c:	2101      	movs	r1, #1
 800332e:	5499      	strb	r1, [r3, r2]
          goto error;
 8003330:	e080      	b.n	8003434 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003336:	b29b      	uxth	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1c9      	bne.n	80032d0 <HAL_SPI_Transmit+0x144>
 800333c:	e053      	b.n	80033e6 <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d004      	beq.n	8003350 <HAL_SPI_Transmit+0x1c4>
 8003346:	2316      	movs	r3, #22
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	881b      	ldrh	r3, [r3, #0]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d145      	bne.n	80033dc <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	330c      	adds	r3, #12
 800335a:	7812      	ldrb	r2, [r2, #0]
 800335c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800336c:	b29b      	uxth	r3, r3
 800336e:	3b01      	subs	r3, #1
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8003376:	e031      	b.n	80033dc <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	2202      	movs	r2, #2
 8003380:	4013      	ands	r3, r2
 8003382:	2b02      	cmp	r3, #2
 8003384:	d113      	bne.n	80033ae <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	330c      	adds	r3, #12
 8003390:	7812      	ldrb	r2, [r2, #0]
 8003392:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80033ac:	e016      	b.n	80033dc <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80033ae:	f7fe fd49 	bl	8001e44 <HAL_GetTick>
 80033b2:	0002      	movs	r2, r0
 80033b4:	69bb      	ldr	r3, [r7, #24]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d802      	bhi.n	80033c4 <HAL_SPI_Transmit+0x238>
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	3301      	adds	r3, #1
 80033c2:	d102      	bne.n	80033ca <HAL_SPI_Transmit+0x23e>
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d108      	bne.n	80033dc <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80033ca:	231f      	movs	r3, #31
 80033cc:	18fb      	adds	r3, r7, r3
 80033ce:	2203      	movs	r2, #3
 80033d0:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	225d      	movs	r2, #93	@ 0x5d
 80033d6:	2101      	movs	r1, #1
 80033d8:	5499      	strb	r1, [r3, r2]
          goto error;
 80033da:	e02b      	b.n	8003434 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1c8      	bne.n	8003378 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033e6:	69ba      	ldr	r2, [r7, #24]
 80033e8:	6839      	ldr	r1, [r7, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f000 f95d 	bl	80036ac <SPI_EndRxTxTransaction>
 80033f2:	1e03      	subs	r3, r0, #0
 80033f4:	d002      	beq.n	80033fc <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2220      	movs	r2, #32
 80033fa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d10a      	bne.n	800341a <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003404:	2300      	movs	r3, #0
 8003406:	613b      	str	r3, [r7, #16]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	613b      	str	r3, [r7, #16]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800341e:	2b00      	cmp	r3, #0
 8003420:	d004      	beq.n	800342c <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8003422:	231f      	movs	r3, #31
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	2201      	movs	r2, #1
 8003428:	701a      	strb	r2, [r3, #0]
 800342a:	e003      	b.n	8003434 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	225d      	movs	r2, #93	@ 0x5d
 8003430:	2101      	movs	r1, #1
 8003432:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	225c      	movs	r2, #92	@ 0x5c
 8003438:	2100      	movs	r1, #0
 800343a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800343c:	231f      	movs	r3, #31
 800343e:	18fb      	adds	r3, r7, r3
 8003440:	781b      	ldrb	r3, [r3, #0]
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	b008      	add	sp, #32
 8003448:	bd80      	pop	{r7, pc}
	...

0800344c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	1dfb      	adds	r3, r7, #7
 800345a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800345c:	f7fe fcf2 	bl	8001e44 <HAL_GetTick>
 8003460:	0002      	movs	r2, r0
 8003462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003464:	1a9b      	subs	r3, r3, r2
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	18d3      	adds	r3, r2, r3
 800346a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800346c:	f7fe fcea 	bl	8001e44 <HAL_GetTick>
 8003470:	0003      	movs	r3, r0
 8003472:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003474:	4b3a      	ldr	r3, [pc, #232]	@ (8003560 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	015b      	lsls	r3, r3, #5
 800347a:	0d1b      	lsrs	r3, r3, #20
 800347c:	69fa      	ldr	r2, [r7, #28]
 800347e:	4353      	muls	r3, r2
 8003480:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003482:	e058      	b.n	8003536 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	3301      	adds	r3, #1
 8003488:	d055      	beq.n	8003536 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800348a:	f7fe fcdb 	bl	8001e44 <HAL_GetTick>
 800348e:	0002      	movs	r2, r0
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	69fa      	ldr	r2, [r7, #28]
 8003496:	429a      	cmp	r2, r3
 8003498:	d902      	bls.n	80034a0 <SPI_WaitFlagStateUntilTimeout+0x54>
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d142      	bne.n	8003526 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685a      	ldr	r2, [r3, #4]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	21e0      	movs	r1, #224	@ 0xe0
 80034ac:	438a      	bics	r2, r1
 80034ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	2382      	movs	r3, #130	@ 0x82
 80034b6:	005b      	lsls	r3, r3, #1
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d113      	bne.n	80034e4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d005      	beq.n	80034d4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	689a      	ldr	r2, [r3, #8]
 80034cc:	2380      	movs	r3, #128	@ 0x80
 80034ce:	00db      	lsls	r3, r3, #3
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d107      	bne.n	80034e4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2140      	movs	r1, #64	@ 0x40
 80034e0:	438a      	bics	r2, r1
 80034e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80034e8:	2380      	movs	r3, #128	@ 0x80
 80034ea:	019b      	lsls	r3, r3, #6
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d110      	bne.n	8003512 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	491a      	ldr	r1, [pc, #104]	@ (8003564 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80034fc:	400a      	ands	r2, r1
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2180      	movs	r1, #128	@ 0x80
 800350c:	0189      	lsls	r1, r1, #6
 800350e:	430a      	orrs	r2, r1
 8003510:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	225d      	movs	r2, #93	@ 0x5d
 8003516:	2101      	movs	r1, #1
 8003518:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	225c      	movs	r2, #92	@ 0x5c
 800351e:	2100      	movs	r1, #0
 8003520:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e017      	b.n	8003556 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	3b01      	subs	r3, #1
 8003534:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	4013      	ands	r3, r2
 8003540:	68ba      	ldr	r2, [r7, #8]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	425a      	negs	r2, r3
 8003546:	4153      	adcs	r3, r2
 8003548:	b2db      	uxtb	r3, r3
 800354a:	001a      	movs	r2, r3
 800354c:	1dfb      	adds	r3, r7, #7
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d197      	bne.n	8003484 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003554:	2300      	movs	r3, #0
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b008      	add	sp, #32
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	20000034 	.word	0x20000034
 8003564:	ffffdfff 	.word	0xffffdfff

08003568 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b08a      	sub	sp, #40	@ 0x28
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	607a      	str	r2, [r7, #4]
 8003574:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003576:	2317      	movs	r3, #23
 8003578:	18fb      	adds	r3, r7, r3
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800357e:	f7fe fc61 	bl	8001e44 <HAL_GetTick>
 8003582:	0002      	movs	r2, r0
 8003584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	18d3      	adds	r3, r2, r3
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800358e:	f7fe fc59 	bl	8001e44 <HAL_GetTick>
 8003592:	0003      	movs	r3, r0
 8003594:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	330c      	adds	r3, #12
 800359c:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800359e:	4b41      	ldr	r3, [pc, #260]	@ (80036a4 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	0013      	movs	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	189b      	adds	r3, r3, r2
 80035a8:	00da      	lsls	r2, r3, #3
 80035aa:	1ad3      	subs	r3, r2, r3
 80035ac:	0d1b      	lsrs	r3, r3, #20
 80035ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035b0:	4353      	muls	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80035b4:	e068      	b.n	8003688 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	23c0      	movs	r3, #192	@ 0xc0
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	429a      	cmp	r2, r3
 80035be:	d10a      	bne.n	80035d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d107      	bne.n	80035d6 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	b2da      	uxtb	r2, r3
 80035cc:	2117      	movs	r1, #23
 80035ce:	187b      	adds	r3, r7, r1
 80035d0:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80035d2:	187b      	adds	r3, r7, r1
 80035d4:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	3301      	adds	r3, #1
 80035da:	d055      	beq.n	8003688 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035dc:	f7fe fc32 	bl	8001e44 <HAL_GetTick>
 80035e0:	0002      	movs	r2, r0
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d902      	bls.n	80035f2 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80035ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d142      	bne.n	8003678 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	21e0      	movs	r1, #224	@ 0xe0
 80035fe:	438a      	bics	r2, r1
 8003600:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	2382      	movs	r3, #130	@ 0x82
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	429a      	cmp	r2, r3
 800360c:	d113      	bne.n	8003636 <SPI_WaitFifoStateUntilTimeout+0xce>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	689a      	ldr	r2, [r3, #8]
 8003612:	2380      	movs	r3, #128	@ 0x80
 8003614:	021b      	lsls	r3, r3, #8
 8003616:	429a      	cmp	r2, r3
 8003618:	d005      	beq.n	8003626 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	2380      	movs	r3, #128	@ 0x80
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	429a      	cmp	r2, r3
 8003624:	d107      	bne.n	8003636 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2140      	movs	r1, #64	@ 0x40
 8003632:	438a      	bics	r2, r1
 8003634:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800363a:	2380      	movs	r3, #128	@ 0x80
 800363c:	019b      	lsls	r3, r3, #6
 800363e:	429a      	cmp	r2, r3
 8003640:	d110      	bne.n	8003664 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4916      	ldr	r1, [pc, #88]	@ (80036a8 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800364e:	400a      	ands	r2, r1
 8003650:	601a      	str	r2, [r3, #0]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2180      	movs	r1, #128	@ 0x80
 800365e:	0189      	lsls	r1, r1, #6
 8003660:	430a      	orrs	r2, r1
 8003662:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	225d      	movs	r2, #93	@ 0x5d
 8003668:	2101      	movs	r1, #1
 800366a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	225c      	movs	r2, #92	@ 0x5c
 8003670:	2100      	movs	r1, #0
 8003672:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e010      	b.n	800369a <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	3b01      	subs	r3, #1
 8003686:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	4013      	ands	r3, r2
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	429a      	cmp	r2, r3
 8003696:	d18e      	bne.n	80035b6 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003698:	2300      	movs	r3, #0
}
 800369a:	0018      	movs	r0, r3
 800369c:	46bd      	mov	sp, r7
 800369e:	b00a      	add	sp, #40	@ 0x28
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			@ (mov r8, r8)
 80036a4:	20000034 	.word	0x20000034
 80036a8:	ffffdfff 	.word	0xffffdfff

080036ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af02      	add	r7, sp, #8
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	23c0      	movs	r3, #192	@ 0xc0
 80036bc:	0159      	lsls	r1, r3, #5
 80036be:	68f8      	ldr	r0, [r7, #12]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	0013      	movs	r3, r2
 80036c6:	2200      	movs	r2, #0
 80036c8:	f7ff ff4e 	bl	8003568 <SPI_WaitFifoStateUntilTimeout>
 80036cc:	1e03      	subs	r3, r0, #0
 80036ce:	d007      	beq.n	80036e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d4:	2220      	movs	r2, #32
 80036d6:	431a      	orrs	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e027      	b.n	8003730 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	68f8      	ldr	r0, [r7, #12]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	0013      	movs	r3, r2
 80036ea:	2200      	movs	r2, #0
 80036ec:	2180      	movs	r1, #128	@ 0x80
 80036ee:	f7ff fead 	bl	800344c <SPI_WaitFlagStateUntilTimeout>
 80036f2:	1e03      	subs	r3, r0, #0
 80036f4:	d007      	beq.n	8003706 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036fa:	2220      	movs	r2, #32
 80036fc:	431a      	orrs	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e014      	b.n	8003730 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	23c0      	movs	r3, #192	@ 0xc0
 800370a:	00d9      	lsls	r1, r3, #3
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	9300      	str	r3, [sp, #0]
 8003712:	0013      	movs	r3, r2
 8003714:	2200      	movs	r2, #0
 8003716:	f7ff ff27 	bl	8003568 <SPI_WaitFifoStateUntilTimeout>
 800371a:	1e03      	subs	r3, r0, #0
 800371c:	d007      	beq.n	800372e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003722:	2220      	movs	r2, #32
 8003724:	431a      	orrs	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800372a:	2303      	movs	r3, #3
 800372c:	e000      	b.n	8003730 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800372e:	2300      	movs	r3, #0
}
 8003730:	0018      	movs	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	b004      	add	sp, #16
 8003736:	bd80      	pop	{r7, pc}

08003738 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e044      	b.n	80037d4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800374e:	2b00      	cmp	r3, #0
 8003750:	d107      	bne.n	8003762 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2278      	movs	r2, #120	@ 0x78
 8003756:	2100      	movs	r1, #0
 8003758:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	0018      	movs	r0, r3
 800375e:	f7fe f9d1 	bl	8001b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2224      	movs	r2, #36	@ 0x24
 8003766:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2101      	movs	r1, #1
 8003774:	438a      	bics	r2, r1
 8003776:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377c:	2b00      	cmp	r3, #0
 800377e:	d003      	beq.n	8003788 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	0018      	movs	r0, r3
 8003784:	f000 fda6 	bl	80042d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	0018      	movs	r0, r3
 800378c:	f000 fc1a 	bl	8003fc4 <UART_SetConfig>
 8003790:	0003      	movs	r3, r0
 8003792:	2b01      	cmp	r3, #1
 8003794:	d101      	bne.n	800379a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	e01c      	b.n	80037d4 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	490d      	ldr	r1, [pc, #52]	@ (80037dc <HAL_UART_Init+0xa4>)
 80037a6:	400a      	ands	r2, r1
 80037a8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689a      	ldr	r2, [r3, #8]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	212a      	movs	r1, #42	@ 0x2a
 80037b6:	438a      	bics	r2, r1
 80037b8:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2101      	movs	r1, #1
 80037c6:	430a      	orrs	r2, r1
 80037c8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	0018      	movs	r0, r3
 80037ce:	f000 fe35 	bl	800443c <UART_CheckIdleState>
 80037d2:	0003      	movs	r3, r0
}
 80037d4:	0018      	movs	r0, r3
 80037d6:	46bd      	mov	sp, r7
 80037d8:	b002      	add	sp, #8
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	ffffb7ff 	.word	0xffffb7ff

080037e0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08a      	sub	sp, #40	@ 0x28
 80037e4:	af02      	add	r7, sp, #8
 80037e6:	60f8      	str	r0, [r7, #12]
 80037e8:	60b9      	str	r1, [r7, #8]
 80037ea:	603b      	str	r3, [r7, #0]
 80037ec:	1dbb      	adds	r3, r7, #6
 80037ee:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037f4:	2b20      	cmp	r3, #32
 80037f6:	d000      	beq.n	80037fa <HAL_UART_Transmit+0x1a>
 80037f8:	e08c      	b.n	8003914 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_UART_Transmit+0x28>
 8003800:	1dbb      	adds	r3, r7, #6
 8003802:	881b      	ldrh	r3, [r3, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d101      	bne.n	800380c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	e084      	b.n	8003916 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	2380      	movs	r3, #128	@ 0x80
 8003812:	015b      	lsls	r3, r3, #5
 8003814:	429a      	cmp	r2, r3
 8003816:	d109      	bne.n	800382c <HAL_UART_Transmit+0x4c>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	691b      	ldr	r3, [r3, #16]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	2201      	movs	r2, #1
 8003824:	4013      	ands	r3, r2
 8003826:	d001      	beq.n	800382c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e074      	b.n	8003916 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2284      	movs	r2, #132	@ 0x84
 8003830:	2100      	movs	r1, #0
 8003832:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2221      	movs	r2, #33	@ 0x21
 8003838:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800383a:	f7fe fb03 	bl	8001e44 <HAL_GetTick>
 800383e:	0003      	movs	r3, r0
 8003840:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	1dba      	adds	r2, r7, #6
 8003846:	2150      	movs	r1, #80	@ 0x50
 8003848:	8812      	ldrh	r2, [r2, #0]
 800384a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	1dba      	adds	r2, r7, #6
 8003850:	2152      	movs	r1, #82	@ 0x52
 8003852:	8812      	ldrh	r2, [r2, #0]
 8003854:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	2380      	movs	r3, #128	@ 0x80
 800385c:	015b      	lsls	r3, r3, #5
 800385e:	429a      	cmp	r2, r3
 8003860:	d108      	bne.n	8003874 <HAL_UART_Transmit+0x94>
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	691b      	ldr	r3, [r3, #16]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d104      	bne.n	8003874 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800386a:	2300      	movs	r3, #0
 800386c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	61bb      	str	r3, [r7, #24]
 8003872:	e003      	b.n	800387c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003878:	2300      	movs	r3, #0
 800387a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800387c:	e02f      	b.n	80038de <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	9300      	str	r3, [sp, #0]
 8003886:	0013      	movs	r3, r2
 8003888:	2200      	movs	r2, #0
 800388a:	2180      	movs	r1, #128	@ 0x80
 800388c:	f000 fe7e 	bl	800458c <UART_WaitOnFlagUntilTimeout>
 8003890:	1e03      	subs	r3, r0, #0
 8003892:	d004      	beq.n	800389e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	e03b      	b.n	8003916 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d10b      	bne.n	80038bc <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	881a      	ldrh	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	05d2      	lsls	r2, r2, #23
 80038ae:	0dd2      	lsrs	r2, r2, #23
 80038b0:	b292      	uxth	r2, r2
 80038b2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	3302      	adds	r3, #2
 80038b8:	61bb      	str	r3, [r7, #24]
 80038ba:	e007      	b.n	80038cc <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	781a      	ldrb	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	3301      	adds	r3, #1
 80038ca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2252      	movs	r2, #82	@ 0x52
 80038d0:	5a9b      	ldrh	r3, [r3, r2]
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b299      	uxth	r1, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2252      	movs	r2, #82	@ 0x52
 80038dc:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2252      	movs	r2, #82	@ 0x52
 80038e2:	5a9b      	ldrh	r3, [r3, r2]
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1c9      	bne.n	800387e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	9300      	str	r3, [sp, #0]
 80038f2:	0013      	movs	r3, r2
 80038f4:	2200      	movs	r2, #0
 80038f6:	2140      	movs	r1, #64	@ 0x40
 80038f8:	f000 fe48 	bl	800458c <UART_WaitOnFlagUntilTimeout>
 80038fc:	1e03      	subs	r3, r0, #0
 80038fe:	d004      	beq.n	800390a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	2220      	movs	r2, #32
 8003904:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e005      	b.n	8003916 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2220      	movs	r2, #32
 800390e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	e000      	b.n	8003916 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003914:	2302      	movs	r3, #2
  }
}
 8003916:	0018      	movs	r0, r3
 8003918:	46bd      	mov	sp, r7
 800391a:	b008      	add	sp, #32
 800391c:	bd80      	pop	{r7, pc}

0800391e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b088      	sub	sp, #32
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	1dbb      	adds	r3, r7, #6
 800392a:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2280      	movs	r2, #128	@ 0x80
 8003930:	589b      	ldr	r3, [r3, r2]
 8003932:	2b20      	cmp	r3, #32
 8003934:	d145      	bne.n	80039c2 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <HAL_UART_Receive_IT+0x26>
 800393c:	1dbb      	adds	r3, r7, #6
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e03d      	b.n	80039c4 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	689a      	ldr	r2, [r3, #8]
 800394c:	2380      	movs	r3, #128	@ 0x80
 800394e:	015b      	lsls	r3, r3, #5
 8003950:	429a      	cmp	r2, r3
 8003952:	d109      	bne.n	8003968 <HAL_UART_Receive_IT+0x4a>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d105      	bne.n	8003968 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	2201      	movs	r2, #1
 8003960:	4013      	ands	r3, r2
 8003962:	d001      	beq.n	8003968 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e02d      	b.n	80039c4 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	685a      	ldr	r2, [r3, #4]
 8003974:	2380      	movs	r3, #128	@ 0x80
 8003976:	041b      	lsls	r3, r3, #16
 8003978:	4013      	ands	r3, r2
 800397a:	d019      	beq.n	80039b0 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800397c:	f3ef 8310 	mrs	r3, PRIMASK
 8003980:	613b      	str	r3, [r7, #16]
  return(result);
 8003982:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003984:	61fb      	str	r3, [r7, #28]
 8003986:	2301      	movs	r3, #1
 8003988:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			@ (mov r8, r8)
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2180      	movs	r1, #128	@ 0x80
 800399e:	04c9      	lsls	r1, r1, #19
 80039a0:	430a      	orrs	r2, r1
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	f383 8810 	msr	PRIMASK, r3
}
 80039ae:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039b0:	1dbb      	adds	r3, r7, #6
 80039b2:	881a      	ldrh	r2, [r3, #0]
 80039b4:	68b9      	ldr	r1, [r7, #8]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	0018      	movs	r0, r3
 80039ba:	f000 fe57 	bl	800466c <UART_Start_Receive_IT>
 80039be:	0003      	movs	r3, r0
 80039c0:	e000      	b.n	80039c4 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80039c2:	2302      	movs	r3, #2
  }
}
 80039c4:	0018      	movs	r0, r3
 80039c6:	46bd      	mov	sp, r7
 80039c8:	b008      	add	sp, #32
 80039ca:	bd80      	pop	{r7, pc}

080039cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039cc:	b590      	push	{r4, r7, lr}
 80039ce:	b0ab      	sub	sp, #172	@ 0xac
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	69db      	ldr	r3, [r3, #28]
 80039da:	22a4      	movs	r2, #164	@ 0xa4
 80039dc:	18b9      	adds	r1, r7, r2
 80039de:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	20a0      	movs	r0, #160	@ 0xa0
 80039e8:	1839      	adds	r1, r7, r0
 80039ea:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	219c      	movs	r1, #156	@ 0x9c
 80039f4:	1879      	adds	r1, r7, r1
 80039f6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039f8:	0011      	movs	r1, r2
 80039fa:	18bb      	adds	r3, r7, r2
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a99      	ldr	r2, [pc, #612]	@ (8003c64 <HAL_UART_IRQHandler+0x298>)
 8003a00:	4013      	ands	r3, r2
 8003a02:	2298      	movs	r2, #152	@ 0x98
 8003a04:	18bc      	adds	r4, r7, r2
 8003a06:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8003a08:	18bb      	adds	r3, r7, r2
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d114      	bne.n	8003a3a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a10:	187b      	adds	r3, r7, r1
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2220      	movs	r2, #32
 8003a16:	4013      	ands	r3, r2
 8003a18:	d00f      	beq.n	8003a3a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a1a:	183b      	adds	r3, r7, r0
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	4013      	ands	r3, r2
 8003a22:	d00a      	beq.n	8003a3a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d100      	bne.n	8003a2e <HAL_UART_IRQHandler+0x62>
 8003a2c:	e29e      	b.n	8003f6c <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a32:	687a      	ldr	r2, [r7, #4]
 8003a34:	0010      	movs	r0, r2
 8003a36:	4798      	blx	r3
      }
      return;
 8003a38:	e298      	b.n	8003f6c <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a3a:	2398      	movs	r3, #152	@ 0x98
 8003a3c:	18fb      	adds	r3, r7, r3
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d100      	bne.n	8003a46 <HAL_UART_IRQHandler+0x7a>
 8003a44:	e114      	b.n	8003c70 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a46:	239c      	movs	r3, #156	@ 0x9c
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	4013      	ands	r3, r2
 8003a50:	d106      	bne.n	8003a60 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a52:	23a0      	movs	r3, #160	@ 0xa0
 8003a54:	18fb      	adds	r3, r7, r3
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a83      	ldr	r2, [pc, #524]	@ (8003c68 <HAL_UART_IRQHandler+0x29c>)
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	d100      	bne.n	8003a60 <HAL_UART_IRQHandler+0x94>
 8003a5e:	e107      	b.n	8003c70 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a60:	23a4      	movs	r3, #164	@ 0xa4
 8003a62:	18fb      	adds	r3, r7, r3
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2201      	movs	r2, #1
 8003a68:	4013      	ands	r3, r2
 8003a6a:	d012      	beq.n	8003a92 <HAL_UART_IRQHandler+0xc6>
 8003a6c:	23a0      	movs	r3, #160	@ 0xa0
 8003a6e:	18fb      	adds	r3, r7, r3
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	2380      	movs	r3, #128	@ 0x80
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4013      	ands	r3, r2
 8003a78:	d00b      	beq.n	8003a92 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2284      	movs	r2, #132	@ 0x84
 8003a86:	589b      	ldr	r3, [r3, r2]
 8003a88:	2201      	movs	r2, #1
 8003a8a:	431a      	orrs	r2, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2184      	movs	r1, #132	@ 0x84
 8003a90:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a92:	23a4      	movs	r3, #164	@ 0xa4
 8003a94:	18fb      	adds	r3, r7, r3
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2202      	movs	r2, #2
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	d011      	beq.n	8003ac2 <HAL_UART_IRQHandler+0xf6>
 8003a9e:	239c      	movs	r3, #156	@ 0x9c
 8003aa0:	18fb      	adds	r3, r7, r3
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	d00b      	beq.n	8003ac2 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2284      	movs	r2, #132	@ 0x84
 8003ab6:	589b      	ldr	r3, [r3, r2]
 8003ab8:	2204      	movs	r2, #4
 8003aba:	431a      	orrs	r2, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2184      	movs	r1, #132	@ 0x84
 8003ac0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ac2:	23a4      	movs	r3, #164	@ 0xa4
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2204      	movs	r2, #4
 8003aca:	4013      	ands	r3, r2
 8003acc:	d011      	beq.n	8003af2 <HAL_UART_IRQHandler+0x126>
 8003ace:	239c      	movs	r3, #156	@ 0x9c
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	d00b      	beq.n	8003af2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2204      	movs	r2, #4
 8003ae0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2284      	movs	r2, #132	@ 0x84
 8003ae6:	589b      	ldr	r3, [r3, r2]
 8003ae8:	2202      	movs	r2, #2
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2184      	movs	r1, #132	@ 0x84
 8003af0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003af2:	23a4      	movs	r3, #164	@ 0xa4
 8003af4:	18fb      	adds	r3, r7, r3
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2208      	movs	r2, #8
 8003afa:	4013      	ands	r3, r2
 8003afc:	d017      	beq.n	8003b2e <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003afe:	23a0      	movs	r3, #160	@ 0xa0
 8003b00:	18fb      	adds	r3, r7, r3
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2220      	movs	r2, #32
 8003b06:	4013      	ands	r3, r2
 8003b08:	d105      	bne.n	8003b16 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b0a:	239c      	movs	r3, #156	@ 0x9c
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2201      	movs	r2, #1
 8003b12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b14:	d00b      	beq.n	8003b2e <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	2208      	movs	r2, #8
 8003b1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2284      	movs	r2, #132	@ 0x84
 8003b22:	589b      	ldr	r3, [r3, r2]
 8003b24:	2208      	movs	r2, #8
 8003b26:	431a      	orrs	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2184      	movs	r1, #132	@ 0x84
 8003b2c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b2e:	23a4      	movs	r3, #164	@ 0xa4
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	2380      	movs	r3, #128	@ 0x80
 8003b36:	011b      	lsls	r3, r3, #4
 8003b38:	4013      	ands	r3, r2
 8003b3a:	d013      	beq.n	8003b64 <HAL_UART_IRQHandler+0x198>
 8003b3c:	23a0      	movs	r3, #160	@ 0xa0
 8003b3e:	18fb      	adds	r3, r7, r3
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	2380      	movs	r3, #128	@ 0x80
 8003b44:	04db      	lsls	r3, r3, #19
 8003b46:	4013      	ands	r3, r2
 8003b48:	d00c      	beq.n	8003b64 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2280      	movs	r2, #128	@ 0x80
 8003b50:	0112      	lsls	r2, r2, #4
 8003b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2284      	movs	r2, #132	@ 0x84
 8003b58:	589b      	ldr	r3, [r3, r2]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2184      	movs	r1, #132	@ 0x84
 8003b62:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2284      	movs	r2, #132	@ 0x84
 8003b68:	589b      	ldr	r3, [r3, r2]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d100      	bne.n	8003b70 <HAL_UART_IRQHandler+0x1a4>
 8003b6e:	e1ff      	b.n	8003f70 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b70:	23a4      	movs	r3, #164	@ 0xa4
 8003b72:	18fb      	adds	r3, r7, r3
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2220      	movs	r2, #32
 8003b78:	4013      	ands	r3, r2
 8003b7a:	d00e      	beq.n	8003b9a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b7c:	23a0      	movs	r3, #160	@ 0xa0
 8003b7e:	18fb      	adds	r3, r7, r3
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2220      	movs	r2, #32
 8003b84:	4013      	ands	r3, r2
 8003b86:	d008      	beq.n	8003b9a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d004      	beq.n	8003b9a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b94:	687a      	ldr	r2, [r7, #4]
 8003b96:	0010      	movs	r0, r2
 8003b98:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2284      	movs	r2, #132	@ 0x84
 8003b9e:	589b      	ldr	r3, [r3, r2]
 8003ba0:	2194      	movs	r1, #148	@ 0x94
 8003ba2:	187a      	adds	r2, r7, r1
 8003ba4:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2240      	movs	r2, #64	@ 0x40
 8003bae:	4013      	ands	r3, r2
 8003bb0:	2b40      	cmp	r3, #64	@ 0x40
 8003bb2:	d004      	beq.n	8003bbe <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003bb4:	187b      	adds	r3, r7, r1
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2228      	movs	r2, #40	@ 0x28
 8003bba:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bbc:	d047      	beq.n	8003c4e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	f000 fe1d 	bl	8004800 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2240      	movs	r2, #64	@ 0x40
 8003bce:	4013      	ands	r3, r2
 8003bd0:	2b40      	cmp	r3, #64	@ 0x40
 8003bd2:	d137      	bne.n	8003c44 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8003bd8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8003bda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bdc:	2090      	movs	r0, #144	@ 0x90
 8003bde:	183a      	adds	r2, r7, r0
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	2301      	movs	r3, #1
 8003be4:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003be8:	f383 8810 	msr	PRIMASK, r3
}
 8003bec:	46c0      	nop			@ (mov r8, r8)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689a      	ldr	r2, [r3, #8]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2140      	movs	r1, #64	@ 0x40
 8003bfa:	438a      	bics	r2, r1
 8003bfc:	609a      	str	r2, [r3, #8]
 8003bfe:	183b      	adds	r3, r7, r0
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003c06:	f383 8810 	msr	PRIMASK, r3
}
 8003c0a:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d012      	beq.n	8003c3a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c18:	4a14      	ldr	r2, [pc, #80]	@ (8003c6c <HAL_UART_IRQHandler+0x2a0>)
 8003c1a:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c20:	0018      	movs	r0, r3
 8003c22:	f7fe fa2f 	bl	8002084 <HAL_DMA_Abort_IT>
 8003c26:	1e03      	subs	r3, r0, #0
 8003c28:	d01a      	beq.n	8003c60 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c2e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c34:	0018      	movs	r0, r3
 8003c36:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c38:	e012      	b.n	8003c60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	f000 f9ad 	bl	8003f9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c42:	e00d      	b.n	8003c60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 f9a8 	bl	8003f9c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c4c:	e008      	b.n	8003c60 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	0018      	movs	r0, r3
 8003c52:	f000 f9a3 	bl	8003f9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2284      	movs	r2, #132	@ 0x84
 8003c5a:	2100      	movs	r1, #0
 8003c5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003c5e:	e187      	b.n	8003f70 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c60:	46c0      	nop			@ (mov r8, r8)
    return;
 8003c62:	e185      	b.n	8003f70 <HAL_UART_IRQHandler+0x5a4>
 8003c64:	0000080f 	.word	0x0000080f
 8003c68:	04000120 	.word	0x04000120
 8003c6c:	080048c9 	.word	0x080048c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d000      	beq.n	8003c7a <HAL_UART_IRQHandler+0x2ae>
 8003c78:	e139      	b.n	8003eee <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c7a:	23a4      	movs	r3, #164	@ 0xa4
 8003c7c:	18fb      	adds	r3, r7, r3
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2210      	movs	r2, #16
 8003c82:	4013      	ands	r3, r2
 8003c84:	d100      	bne.n	8003c88 <HAL_UART_IRQHandler+0x2bc>
 8003c86:	e132      	b.n	8003eee <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c88:	23a0      	movs	r3, #160	@ 0xa0
 8003c8a:	18fb      	adds	r3, r7, r3
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2210      	movs	r2, #16
 8003c90:	4013      	ands	r3, r2
 8003c92:	d100      	bne.n	8003c96 <HAL_UART_IRQHandler+0x2ca>
 8003c94:	e12b      	b.n	8003eee <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	2240      	movs	r2, #64	@ 0x40
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b40      	cmp	r3, #64	@ 0x40
 8003caa:	d000      	beq.n	8003cae <HAL_UART_IRQHandler+0x2e2>
 8003cac:	e09f      	b.n	8003dee <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	685a      	ldr	r2, [r3, #4]
 8003cb6:	217e      	movs	r1, #126	@ 0x7e
 8003cb8:	187b      	adds	r3, r7, r1
 8003cba:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003cbc:	187b      	adds	r3, r7, r1
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d100      	bne.n	8003cc6 <HAL_UART_IRQHandler+0x2fa>
 8003cc4:	e156      	b.n	8003f74 <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2258      	movs	r2, #88	@ 0x58
 8003cca:	5a9b      	ldrh	r3, [r3, r2]
 8003ccc:	187a      	adds	r2, r7, r1
 8003cce:	8812      	ldrh	r2, [r2, #0]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d300      	bcc.n	8003cd6 <HAL_UART_IRQHandler+0x30a>
 8003cd4:	e14e      	b.n	8003f74 <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	187a      	adds	r2, r7, r1
 8003cda:	215a      	movs	r1, #90	@ 0x5a
 8003cdc:	8812      	ldrh	r2, [r2, #0]
 8003cde:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2b20      	cmp	r3, #32
 8003ce8:	d06f      	beq.n	8003dca <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cea:	f3ef 8310 	mrs	r3, PRIMASK
 8003cee:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cf2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfa:	f383 8810 	msr	PRIMASK, r3
}
 8003cfe:	46c0      	nop			@ (mov r8, r8)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	499e      	ldr	r1, [pc, #632]	@ (8003f84 <HAL_UART_IRQHandler+0x5b8>)
 8003d0c:	400a      	ands	r2, r1
 8003d0e:	601a      	str	r2, [r3, #0]
 8003d10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003d12:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d16:	f383 8810 	msr	PRIMASK, r3
}
 8003d1a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8003d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d24:	677b      	str	r3, [r7, #116]	@ 0x74
 8003d26:	2301      	movs	r3, #1
 8003d28:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d2c:	f383 8810 	msr	PRIMASK, r3
}
 8003d30:	46c0      	nop			@ (mov r8, r8)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689a      	ldr	r2, [r3, #8]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2101      	movs	r1, #1
 8003d3e:	438a      	bics	r2, r1
 8003d40:	609a      	str	r2, [r3, #8]
 8003d42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d44:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d48:	f383 8810 	msr	PRIMASK, r3
}
 8003d4c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d4e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d52:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003d54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d56:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d58:	2301      	movs	r3, #1
 8003d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d5e:	f383 8810 	msr	PRIMASK, r3
}
 8003d62:	46c0      	nop			@ (mov r8, r8)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2140      	movs	r1, #64	@ 0x40
 8003d70:	438a      	bics	r2, r1
 8003d72:	609a      	str	r2, [r3, #8]
 8003d74:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003d76:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d7a:	f383 8810 	msr	PRIMASK, r3
}
 8003d7e:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2280      	movs	r2, #128	@ 0x80
 8003d84:	2120      	movs	r1, #32
 8003d86:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d92:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8003d94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d98:	2301      	movs	r3, #1
 8003d9a:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d9e:	f383 8810 	msr	PRIMASK, r3
}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2110      	movs	r1, #16
 8003db0:	438a      	bics	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]
 8003db4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003db6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003db8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dba:	f383 8810 	msr	PRIMASK, r3
}
 8003dbe:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc4:	0018      	movs	r0, r3
 8003dc6:	f7fe f925 	bl	8002014 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2202      	movs	r2, #2
 8003dce:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2258      	movs	r2, #88	@ 0x58
 8003dd4:	5a9a      	ldrh	r2, [r3, r2]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	215a      	movs	r1, #90	@ 0x5a
 8003dda:	5a5b      	ldrh	r3, [r3, r1]
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	b29a      	uxth	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	0011      	movs	r1, r2
 8003de6:	0018      	movs	r0, r3
 8003de8:	f000 f8e0 	bl	8003fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003dec:	e0c2      	b.n	8003f74 <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2258      	movs	r2, #88	@ 0x58
 8003df2:	5a99      	ldrh	r1, [r3, r2]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	225a      	movs	r2, #90	@ 0x5a
 8003df8:	5a9b      	ldrh	r3, [r3, r2]
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	208e      	movs	r0, #142	@ 0x8e
 8003dfe:	183b      	adds	r3, r7, r0
 8003e00:	1a8a      	subs	r2, r1, r2
 8003e02:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	225a      	movs	r2, #90	@ 0x5a
 8003e08:	5a9b      	ldrh	r3, [r3, r2]
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d100      	bne.n	8003e12 <HAL_UART_IRQHandler+0x446>
 8003e10:	e0b2      	b.n	8003f78 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 8003e12:	183b      	adds	r3, r7, r0
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d100      	bne.n	8003e1c <HAL_UART_IRQHandler+0x450>
 8003e1a:	e0ad      	b.n	8003f78 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e1c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e20:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e22:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e24:	2488      	movs	r4, #136	@ 0x88
 8003e26:	193a      	adds	r2, r7, r4
 8003e28:	6013      	str	r3, [r2, #0]
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	f383 8810 	msr	PRIMASK, r3
}
 8003e34:	46c0      	nop			@ (mov r8, r8)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4951      	ldr	r1, [pc, #324]	@ (8003f88 <HAL_UART_IRQHandler+0x5bc>)
 8003e42:	400a      	ands	r2, r1
 8003e44:	601a      	str	r2, [r3, #0]
 8003e46:	193b      	adds	r3, r7, r4
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f383 8810 	msr	PRIMASK, r3
}
 8003e52:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e54:	f3ef 8310 	mrs	r3, PRIMASK
 8003e58:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e5a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e5c:	2484      	movs	r4, #132	@ 0x84
 8003e5e:	193a      	adds	r2, r7, r4
 8003e60:	6013      	str	r3, [r2, #0]
 8003e62:	2301      	movs	r3, #1
 8003e64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	f383 8810 	msr	PRIMASK, r3
}
 8003e6c:	46c0      	nop			@ (mov r8, r8)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	689a      	ldr	r2, [r3, #8]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2101      	movs	r1, #1
 8003e7a:	438a      	bics	r2, r1
 8003e7c:	609a      	str	r2, [r3, #8]
 8003e7e:	193b      	adds	r3, r7, r4
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	f383 8810 	msr	PRIMASK, r3
}
 8003e8a:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2280      	movs	r2, #128	@ 0x80
 8003e90:	2120      	movs	r1, #32
 8003e92:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8003ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea8:	2480      	movs	r4, #128	@ 0x80
 8003eaa:	193a      	adds	r2, r7, r4
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	2301      	movs	r3, #1
 8003eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb4:	f383 8810 	msr	PRIMASK, r3
}
 8003eb8:	46c0      	nop			@ (mov r8, r8)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2110      	movs	r1, #16
 8003ec6:	438a      	bics	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]
 8003eca:	193b      	adds	r3, r7, r4
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed2:	f383 8810 	msr	PRIMASK, r3
}
 8003ed6:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ede:	183b      	adds	r3, r7, r0
 8003ee0:	881a      	ldrh	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	0011      	movs	r1, r2
 8003ee6:	0018      	movs	r0, r3
 8003ee8:	f000 f860 	bl	8003fac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003eec:	e044      	b.n	8003f78 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003eee:	23a4      	movs	r3, #164	@ 0xa4
 8003ef0:	18fb      	adds	r3, r7, r3
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	2380      	movs	r3, #128	@ 0x80
 8003ef6:	035b      	lsls	r3, r3, #13
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d010      	beq.n	8003f1e <HAL_UART_IRQHandler+0x552>
 8003efc:	239c      	movs	r3, #156	@ 0x9c
 8003efe:	18fb      	adds	r3, r7, r3
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	2380      	movs	r3, #128	@ 0x80
 8003f04:	03db      	lsls	r3, r3, #15
 8003f06:	4013      	ands	r3, r2
 8003f08:	d009      	beq.n	8003f1e <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2280      	movs	r2, #128	@ 0x80
 8003f10:	0352      	lsls	r2, r2, #13
 8003f12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	0018      	movs	r0, r3
 8003f18:	f000 fed0 	bl	8004cbc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f1c:	e02f      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f1e:	23a4      	movs	r3, #164	@ 0xa4
 8003f20:	18fb      	adds	r3, r7, r3
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	2280      	movs	r2, #128	@ 0x80
 8003f26:	4013      	ands	r3, r2
 8003f28:	d00f      	beq.n	8003f4a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f2a:	23a0      	movs	r3, #160	@ 0xa0
 8003f2c:	18fb      	adds	r3, r7, r3
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2280      	movs	r2, #128	@ 0x80
 8003f32:	4013      	ands	r3, r2
 8003f34:	d009      	beq.n	8003f4a <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d01e      	beq.n	8003f7c <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	0010      	movs	r0, r2
 8003f46:	4798      	blx	r3
    }
    return;
 8003f48:	e018      	b.n	8003f7c <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f4a:	23a4      	movs	r3, #164	@ 0xa4
 8003f4c:	18fb      	adds	r3, r7, r3
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2240      	movs	r2, #64	@ 0x40
 8003f52:	4013      	ands	r3, r2
 8003f54:	d013      	beq.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
 8003f56:	23a0      	movs	r3, #160	@ 0xa0
 8003f58:	18fb      	adds	r3, r7, r3
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	2240      	movs	r2, #64	@ 0x40
 8003f5e:	4013      	ands	r3, r2
 8003f60:	d00d      	beq.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	0018      	movs	r0, r3
 8003f66:	f000 fcc6 	bl	80048f6 <UART_EndTransmit_IT>
    return;
 8003f6a:	e008      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
      return;
 8003f6c:	46c0      	nop			@ (mov r8, r8)
 8003f6e:	e006      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
    return;
 8003f70:	46c0      	nop			@ (mov r8, r8)
 8003f72:	e004      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
      return;
 8003f74:	46c0      	nop			@ (mov r8, r8)
 8003f76:	e002      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
      return;
 8003f78:	46c0      	nop			@ (mov r8, r8)
 8003f7a:	e000      	b.n	8003f7e <HAL_UART_IRQHandler+0x5b2>
    return;
 8003f7c:	46c0      	nop			@ (mov r8, r8)
  }

}
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	b02b      	add	sp, #172	@ 0xac
 8003f82:	bd90      	pop	{r4, r7, pc}
 8003f84:	fffffeff 	.word	0xfffffeff
 8003f88:	fffffedf 	.word	0xfffffedf

08003f8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f94:	46c0      	nop			@ (mov r8, r8)
 8003f96:	46bd      	mov	sp, r7
 8003f98:	b002      	add	sp, #8
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b082      	sub	sp, #8
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003fa4:	46c0      	nop			@ (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	000a      	movs	r2, r1
 8003fb6:	1cbb      	adds	r3, r7, #2
 8003fb8:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	b002      	add	sp, #8
 8003fc0:	bd80      	pop	{r7, pc}
	...

08003fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fcc:	231e      	movs	r3, #30
 8003fce:	18fb      	adds	r3, r7, r3
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	4aaf      	ldr	r2, [pc, #700]	@ (80042b0 <UART_SetConfig+0x2ec>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	0019      	movs	r1, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	4aaa      	ldr	r2, [pc, #680]	@ (80042b4 <UART_SetConfig+0x2f0>)
 800400a:	4013      	ands	r3, r2
 800400c:	0019      	movs	r1, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	699b      	ldr	r3, [r3, #24]
 800401e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a1b      	ldr	r3, [r3, #32]
 8004024:	697a      	ldr	r2, [r7, #20]
 8004026:	4313      	orrs	r3, r2
 8004028:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	4aa1      	ldr	r2, [pc, #644]	@ (80042b8 <UART_SetConfig+0x2f4>)
 8004032:	4013      	ands	r3, r2
 8004034:	0019      	movs	r1, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	430a      	orrs	r2, r1
 800403e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a9d      	ldr	r2, [pc, #628]	@ (80042bc <UART_SetConfig+0x2f8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d127      	bne.n	800409a <UART_SetConfig+0xd6>
 800404a:	4b9d      	ldr	r3, [pc, #628]	@ (80042c0 <UART_SetConfig+0x2fc>)
 800404c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800404e:	2203      	movs	r2, #3
 8004050:	4013      	ands	r3, r2
 8004052:	2b03      	cmp	r3, #3
 8004054:	d00d      	beq.n	8004072 <UART_SetConfig+0xae>
 8004056:	d81b      	bhi.n	8004090 <UART_SetConfig+0xcc>
 8004058:	2b02      	cmp	r3, #2
 800405a:	d014      	beq.n	8004086 <UART_SetConfig+0xc2>
 800405c:	d818      	bhi.n	8004090 <UART_SetConfig+0xcc>
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <UART_SetConfig+0xa4>
 8004062:	2b01      	cmp	r3, #1
 8004064:	d00a      	beq.n	800407c <UART_SetConfig+0xb8>
 8004066:	e013      	b.n	8004090 <UART_SetConfig+0xcc>
 8004068:	231f      	movs	r3, #31
 800406a:	18fb      	adds	r3, r7, r3
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
 8004070:	e065      	b.n	800413e <UART_SetConfig+0x17a>
 8004072:	231f      	movs	r3, #31
 8004074:	18fb      	adds	r3, r7, r3
 8004076:	2202      	movs	r2, #2
 8004078:	701a      	strb	r2, [r3, #0]
 800407a:	e060      	b.n	800413e <UART_SetConfig+0x17a>
 800407c:	231f      	movs	r3, #31
 800407e:	18fb      	adds	r3, r7, r3
 8004080:	2204      	movs	r2, #4
 8004082:	701a      	strb	r2, [r3, #0]
 8004084:	e05b      	b.n	800413e <UART_SetConfig+0x17a>
 8004086:	231f      	movs	r3, #31
 8004088:	18fb      	adds	r3, r7, r3
 800408a:	2208      	movs	r2, #8
 800408c:	701a      	strb	r2, [r3, #0]
 800408e:	e056      	b.n	800413e <UART_SetConfig+0x17a>
 8004090:	231f      	movs	r3, #31
 8004092:	18fb      	adds	r3, r7, r3
 8004094:	2210      	movs	r2, #16
 8004096:	701a      	strb	r2, [r3, #0]
 8004098:	e051      	b.n	800413e <UART_SetConfig+0x17a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a89      	ldr	r2, [pc, #548]	@ (80042c4 <UART_SetConfig+0x300>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d134      	bne.n	800410e <UART_SetConfig+0x14a>
 80040a4:	4b86      	ldr	r3, [pc, #536]	@ (80042c0 <UART_SetConfig+0x2fc>)
 80040a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040a8:	23c0      	movs	r3, #192	@ 0xc0
 80040aa:	029b      	lsls	r3, r3, #10
 80040ac:	4013      	ands	r3, r2
 80040ae:	22c0      	movs	r2, #192	@ 0xc0
 80040b0:	0292      	lsls	r2, r2, #10
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d017      	beq.n	80040e6 <UART_SetConfig+0x122>
 80040b6:	22c0      	movs	r2, #192	@ 0xc0
 80040b8:	0292      	lsls	r2, r2, #10
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d822      	bhi.n	8004104 <UART_SetConfig+0x140>
 80040be:	2280      	movs	r2, #128	@ 0x80
 80040c0:	0292      	lsls	r2, r2, #10
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d019      	beq.n	80040fa <UART_SetConfig+0x136>
 80040c6:	2280      	movs	r2, #128	@ 0x80
 80040c8:	0292      	lsls	r2, r2, #10
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d81a      	bhi.n	8004104 <UART_SetConfig+0x140>
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d004      	beq.n	80040dc <UART_SetConfig+0x118>
 80040d2:	2280      	movs	r2, #128	@ 0x80
 80040d4:	0252      	lsls	r2, r2, #9
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d00a      	beq.n	80040f0 <UART_SetConfig+0x12c>
 80040da:	e013      	b.n	8004104 <UART_SetConfig+0x140>
 80040dc:	231f      	movs	r3, #31
 80040de:	18fb      	adds	r3, r7, r3
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
 80040e4:	e02b      	b.n	800413e <UART_SetConfig+0x17a>
 80040e6:	231f      	movs	r3, #31
 80040e8:	18fb      	adds	r3, r7, r3
 80040ea:	2202      	movs	r2, #2
 80040ec:	701a      	strb	r2, [r3, #0]
 80040ee:	e026      	b.n	800413e <UART_SetConfig+0x17a>
 80040f0:	231f      	movs	r3, #31
 80040f2:	18fb      	adds	r3, r7, r3
 80040f4:	2204      	movs	r2, #4
 80040f6:	701a      	strb	r2, [r3, #0]
 80040f8:	e021      	b.n	800413e <UART_SetConfig+0x17a>
 80040fa:	231f      	movs	r3, #31
 80040fc:	18fb      	adds	r3, r7, r3
 80040fe:	2208      	movs	r2, #8
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	e01c      	b.n	800413e <UART_SetConfig+0x17a>
 8004104:	231f      	movs	r3, #31
 8004106:	18fb      	adds	r3, r7, r3
 8004108:	2210      	movs	r2, #16
 800410a:	701a      	strb	r2, [r3, #0]
 800410c:	e017      	b.n	800413e <UART_SetConfig+0x17a>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a6d      	ldr	r2, [pc, #436]	@ (80042c8 <UART_SetConfig+0x304>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d104      	bne.n	8004122 <UART_SetConfig+0x15e>
 8004118:	231f      	movs	r3, #31
 800411a:	18fb      	adds	r3, r7, r3
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
 8004120:	e00d      	b.n	800413e <UART_SetConfig+0x17a>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a69      	ldr	r2, [pc, #420]	@ (80042cc <UART_SetConfig+0x308>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d104      	bne.n	8004136 <UART_SetConfig+0x172>
 800412c:	231f      	movs	r3, #31
 800412e:	18fb      	adds	r3, r7, r3
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e003      	b.n	800413e <UART_SetConfig+0x17a>
 8004136:	231f      	movs	r3, #31
 8004138:	18fb      	adds	r3, r7, r3
 800413a:	2210      	movs	r2, #16
 800413c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	69da      	ldr	r2, [r3, #28]
 8004142:	2380      	movs	r3, #128	@ 0x80
 8004144:	021b      	lsls	r3, r3, #8
 8004146:	429a      	cmp	r2, r3
 8004148:	d15c      	bne.n	8004204 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 800414a:	231f      	movs	r3, #31
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	781b      	ldrb	r3, [r3, #0]
 8004150:	2b08      	cmp	r3, #8
 8004152:	d015      	beq.n	8004180 <UART_SetConfig+0x1bc>
 8004154:	dc18      	bgt.n	8004188 <UART_SetConfig+0x1c4>
 8004156:	2b04      	cmp	r3, #4
 8004158:	d00d      	beq.n	8004176 <UART_SetConfig+0x1b2>
 800415a:	dc15      	bgt.n	8004188 <UART_SetConfig+0x1c4>
 800415c:	2b00      	cmp	r3, #0
 800415e:	d002      	beq.n	8004166 <UART_SetConfig+0x1a2>
 8004160:	2b02      	cmp	r3, #2
 8004162:	d005      	beq.n	8004170 <UART_SetConfig+0x1ac>
 8004164:	e010      	b.n	8004188 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004166:	f7fe fe45 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 800416a:	0003      	movs	r3, r0
 800416c:	61bb      	str	r3, [r7, #24]
        break;
 800416e:	e012      	b.n	8004196 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004170:	4b57      	ldr	r3, [pc, #348]	@ (80042d0 <UART_SetConfig+0x30c>)
 8004172:	61bb      	str	r3, [r7, #24]
        break;
 8004174:	e00f      	b.n	8004196 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004176:	f7fe fdc1 	bl	8002cfc <HAL_RCC_GetSysClockFreq>
 800417a:	0003      	movs	r3, r0
 800417c:	61bb      	str	r3, [r7, #24]
        break;
 800417e:	e00a      	b.n	8004196 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004180:	2380      	movs	r3, #128	@ 0x80
 8004182:	021b      	lsls	r3, r3, #8
 8004184:	61bb      	str	r3, [r7, #24]
        break;
 8004186:	e006      	b.n	8004196 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800418c:	231e      	movs	r3, #30
 800418e:	18fb      	adds	r3, r7, r3
 8004190:	2201      	movs	r2, #1
 8004192:	701a      	strb	r2, [r3, #0]
        break;
 8004194:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004196:	69bb      	ldr	r3, [r7, #24]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d100      	bne.n	800419e <UART_SetConfig+0x1da>
 800419c:	e07a      	b.n	8004294 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	005a      	lsls	r2, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	085b      	lsrs	r3, r3, #1
 80041a8:	18d2      	adds	r2, r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	0019      	movs	r1, r3
 80041b0:	0010      	movs	r0, r2
 80041b2:	f7fb ffbb 	bl	800012c <__udivsi3>
 80041b6:	0003      	movs	r3, r0
 80041b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b0f      	cmp	r3, #15
 80041be:	d91c      	bls.n	80041fa <UART_SetConfig+0x236>
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	025b      	lsls	r3, r3, #9
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d217      	bcs.n	80041fa <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	b29a      	uxth	r2, r3
 80041ce:	200e      	movs	r0, #14
 80041d0:	183b      	adds	r3, r7, r0
 80041d2:	210f      	movs	r1, #15
 80041d4:	438a      	bics	r2, r1
 80041d6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	085b      	lsrs	r3, r3, #1
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2207      	movs	r2, #7
 80041e0:	4013      	ands	r3, r2
 80041e2:	b299      	uxth	r1, r3
 80041e4:	183b      	adds	r3, r7, r0
 80041e6:	183a      	adds	r2, r7, r0
 80041e8:	8812      	ldrh	r2, [r2, #0]
 80041ea:	430a      	orrs	r2, r1
 80041ec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	183a      	adds	r2, r7, r0
 80041f4:	8812      	ldrh	r2, [r2, #0]
 80041f6:	60da      	str	r2, [r3, #12]
 80041f8:	e04c      	b.n	8004294 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 80041fa:	231e      	movs	r3, #30
 80041fc:	18fb      	adds	r3, r7, r3
 80041fe:	2201      	movs	r2, #1
 8004200:	701a      	strb	r2, [r3, #0]
 8004202:	e047      	b.n	8004294 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004204:	231f      	movs	r3, #31
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	2b08      	cmp	r3, #8
 800420c:	d015      	beq.n	800423a <UART_SetConfig+0x276>
 800420e:	dc18      	bgt.n	8004242 <UART_SetConfig+0x27e>
 8004210:	2b04      	cmp	r3, #4
 8004212:	d00d      	beq.n	8004230 <UART_SetConfig+0x26c>
 8004214:	dc15      	bgt.n	8004242 <UART_SetConfig+0x27e>
 8004216:	2b00      	cmp	r3, #0
 8004218:	d002      	beq.n	8004220 <UART_SetConfig+0x25c>
 800421a:	2b02      	cmp	r3, #2
 800421c:	d005      	beq.n	800422a <UART_SetConfig+0x266>
 800421e:	e010      	b.n	8004242 <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004220:	f7fe fde8 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8004224:	0003      	movs	r3, r0
 8004226:	61bb      	str	r3, [r7, #24]
        break;
 8004228:	e012      	b.n	8004250 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800422a:	4b29      	ldr	r3, [pc, #164]	@ (80042d0 <UART_SetConfig+0x30c>)
 800422c:	61bb      	str	r3, [r7, #24]
        break;
 800422e:	e00f      	b.n	8004250 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004230:	f7fe fd64 	bl	8002cfc <HAL_RCC_GetSysClockFreq>
 8004234:	0003      	movs	r3, r0
 8004236:	61bb      	str	r3, [r7, #24]
        break;
 8004238:	e00a      	b.n	8004250 <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800423a:	2380      	movs	r3, #128	@ 0x80
 800423c:	021b      	lsls	r3, r3, #8
 800423e:	61bb      	str	r3, [r7, #24]
        break;
 8004240:	e006      	b.n	8004250 <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8004242:	2300      	movs	r3, #0
 8004244:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004246:	231e      	movs	r3, #30
 8004248:	18fb      	adds	r3, r7, r3
 800424a:	2201      	movs	r2, #1
 800424c:	701a      	strb	r2, [r3, #0]
        break;
 800424e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d01e      	beq.n	8004294 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	085a      	lsrs	r2, r3, #1
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	18d2      	adds	r2, r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	0019      	movs	r1, r3
 8004266:	0010      	movs	r0, r2
 8004268:	f7fb ff60 	bl	800012c <__udivsi3>
 800426c:	0003      	movs	r3, r0
 800426e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2b0f      	cmp	r3, #15
 8004274:	d90a      	bls.n	800428c <UART_SetConfig+0x2c8>
 8004276:	693a      	ldr	r2, [r7, #16]
 8004278:	2380      	movs	r3, #128	@ 0x80
 800427a:	025b      	lsls	r3, r3, #9
 800427c:	429a      	cmp	r2, r3
 800427e:	d205      	bcs.n	800428c <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	b29a      	uxth	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	60da      	str	r2, [r3, #12]
 800428a:	e003      	b.n	8004294 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 800428c:	231e      	movs	r3, #30
 800428e:	18fb      	adds	r3, r7, r3
 8004290:	2201      	movs	r2, #1
 8004292:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80042a0:	231e      	movs	r3, #30
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	781b      	ldrb	r3, [r3, #0]
}
 80042a6:	0018      	movs	r0, r3
 80042a8:	46bd      	mov	sp, r7
 80042aa:	b008      	add	sp, #32
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	46c0      	nop			@ (mov r8, r8)
 80042b0:	efff69f3 	.word	0xefff69f3
 80042b4:	ffffcfff 	.word	0xffffcfff
 80042b8:	fffff4ff 	.word	0xfffff4ff
 80042bc:	40013800 	.word	0x40013800
 80042c0:	40021000 	.word	0x40021000
 80042c4:	40004400 	.word	0x40004400
 80042c8:	40004800 	.word	0x40004800
 80042cc:	40004c00 	.word	0x40004c00
 80042d0:	007a1200 	.word	0x007a1200

080042d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e0:	2208      	movs	r2, #8
 80042e2:	4013      	ands	r3, r2
 80042e4:	d00b      	beq.n	80042fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	4a4a      	ldr	r2, [pc, #296]	@ (8004418 <UART_AdvFeatureConfig+0x144>)
 80042ee:	4013      	ands	r3, r2
 80042f0:	0019      	movs	r1, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	430a      	orrs	r2, r1
 80042fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004302:	2201      	movs	r2, #1
 8004304:	4013      	ands	r3, r2
 8004306:	d00b      	beq.n	8004320 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	4a43      	ldr	r2, [pc, #268]	@ (800441c <UART_AdvFeatureConfig+0x148>)
 8004310:	4013      	ands	r3, r2
 8004312:	0019      	movs	r1, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	430a      	orrs	r2, r1
 800431e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	2202      	movs	r2, #2
 8004326:	4013      	ands	r3, r2
 8004328:	d00b      	beq.n	8004342 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	4a3b      	ldr	r2, [pc, #236]	@ (8004420 <UART_AdvFeatureConfig+0x14c>)
 8004332:	4013      	ands	r3, r2
 8004334:	0019      	movs	r1, r3
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	430a      	orrs	r2, r1
 8004340:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004346:	2204      	movs	r2, #4
 8004348:	4013      	ands	r3, r2
 800434a:	d00b      	beq.n	8004364 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	4a34      	ldr	r2, [pc, #208]	@ (8004424 <UART_AdvFeatureConfig+0x150>)
 8004354:	4013      	ands	r3, r2
 8004356:	0019      	movs	r1, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	2210      	movs	r2, #16
 800436a:	4013      	ands	r3, r2
 800436c:	d00b      	beq.n	8004386 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	4a2c      	ldr	r2, [pc, #176]	@ (8004428 <UART_AdvFeatureConfig+0x154>)
 8004376:	4013      	ands	r3, r2
 8004378:	0019      	movs	r1, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	430a      	orrs	r2, r1
 8004384:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438a:	2220      	movs	r2, #32
 800438c:	4013      	ands	r3, r2
 800438e:	d00b      	beq.n	80043a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	4a25      	ldr	r2, [pc, #148]	@ (800442c <UART_AdvFeatureConfig+0x158>)
 8004398:	4013      	ands	r3, r2
 800439a:	0019      	movs	r1, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	430a      	orrs	r2, r1
 80043a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ac:	2240      	movs	r2, #64	@ 0x40
 80043ae:	4013      	ands	r3, r2
 80043b0:	d01d      	beq.n	80043ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004430 <UART_AdvFeatureConfig+0x15c>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	0019      	movs	r1, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	430a      	orrs	r2, r1
 80043c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043ce:	2380      	movs	r3, #128	@ 0x80
 80043d0:	035b      	lsls	r3, r3, #13
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d10b      	bne.n	80043ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	4a15      	ldr	r2, [pc, #84]	@ (8004434 <UART_AdvFeatureConfig+0x160>)
 80043de:	4013      	ands	r3, r2
 80043e0:	0019      	movs	r1, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043f2:	2280      	movs	r2, #128	@ 0x80
 80043f4:	4013      	ands	r3, r2
 80043f6:	d00b      	beq.n	8004410 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004438 <UART_AdvFeatureConfig+0x164>)
 8004400:	4013      	ands	r3, r2
 8004402:	0019      	movs	r1, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	430a      	orrs	r2, r1
 800440e:	605a      	str	r2, [r3, #4]
  }
}
 8004410:	46c0      	nop			@ (mov r8, r8)
 8004412:	46bd      	mov	sp, r7
 8004414:	b002      	add	sp, #8
 8004416:	bd80      	pop	{r7, pc}
 8004418:	ffff7fff 	.word	0xffff7fff
 800441c:	fffdffff 	.word	0xfffdffff
 8004420:	fffeffff 	.word	0xfffeffff
 8004424:	fffbffff 	.word	0xfffbffff
 8004428:	ffffefff 	.word	0xffffefff
 800442c:	ffffdfff 	.word	0xffffdfff
 8004430:	ffefffff 	.word	0xffefffff
 8004434:	ff9fffff 	.word	0xff9fffff
 8004438:	fff7ffff 	.word	0xfff7ffff

0800443c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b092      	sub	sp, #72	@ 0x48
 8004440:	af02      	add	r7, sp, #8
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2284      	movs	r2, #132	@ 0x84
 8004448:	2100      	movs	r1, #0
 800444a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800444c:	f7fd fcfa 	bl	8001e44 <HAL_GetTick>
 8004450:	0003      	movs	r3, r0
 8004452:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2208      	movs	r2, #8
 800445c:	4013      	ands	r3, r2
 800445e:	2b08      	cmp	r3, #8
 8004460:	d12c      	bne.n	80044bc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004464:	2280      	movs	r2, #128	@ 0x80
 8004466:	0391      	lsls	r1, r2, #14
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	4a46      	ldr	r2, [pc, #280]	@ (8004584 <UART_CheckIdleState+0x148>)
 800446c:	9200      	str	r2, [sp, #0]
 800446e:	2200      	movs	r2, #0
 8004470:	f000 f88c 	bl	800458c <UART_WaitOnFlagUntilTimeout>
 8004474:	1e03      	subs	r3, r0, #0
 8004476:	d021      	beq.n	80044bc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004478:	f3ef 8310 	mrs	r3, PRIMASK
 800447c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800447e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004480:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004482:	2301      	movs	r3, #1
 8004484:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004488:	f383 8810 	msr	PRIMASK, r3
}
 800448c:	46c0      	nop			@ (mov r8, r8)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2180      	movs	r1, #128	@ 0x80
 800449a:	438a      	bics	r2, r1
 800449c:	601a      	str	r2, [r3, #0]
 800449e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044a4:	f383 8810 	msr	PRIMASK, r3
}
 80044a8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2220      	movs	r2, #32
 80044ae:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2278      	movs	r2, #120	@ 0x78
 80044b4:	2100      	movs	r1, #0
 80044b6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e05f      	b.n	800457c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2204      	movs	r2, #4
 80044c4:	4013      	ands	r3, r2
 80044c6:	2b04      	cmp	r3, #4
 80044c8:	d146      	bne.n	8004558 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044cc:	2280      	movs	r2, #128	@ 0x80
 80044ce:	03d1      	lsls	r1, r2, #15
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004584 <UART_CheckIdleState+0x148>)
 80044d4:	9200      	str	r2, [sp, #0]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f000 f858 	bl	800458c <UART_WaitOnFlagUntilTimeout>
 80044dc:	1e03      	subs	r3, r0, #0
 80044de:	d03b      	beq.n	8004558 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044e0:	f3ef 8310 	mrs	r3, PRIMASK
 80044e4:	60fb      	str	r3, [r7, #12]
  return(result);
 80044e6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ea:	2301      	movs	r3, #1
 80044ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	f383 8810 	msr	PRIMASK, r3
}
 80044f4:	46c0      	nop			@ (mov r8, r8)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4921      	ldr	r1, [pc, #132]	@ (8004588 <UART_CheckIdleState+0x14c>)
 8004502:	400a      	ands	r2, r1
 8004504:	601a      	str	r2, [r3, #0]
 8004506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004508:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	f383 8810 	msr	PRIMASK, r3
}
 8004510:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004512:	f3ef 8310 	mrs	r3, PRIMASK
 8004516:	61bb      	str	r3, [r7, #24]
  return(result);
 8004518:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451a:	633b      	str	r3, [r7, #48]	@ 0x30
 800451c:	2301      	movs	r3, #1
 800451e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004520:	69fb      	ldr	r3, [r7, #28]
 8004522:	f383 8810 	msr	PRIMASK, r3
}
 8004526:	46c0      	nop			@ (mov r8, r8)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2101      	movs	r1, #1
 8004534:	438a      	bics	r2, r1
 8004536:	609a      	str	r2, [r3, #8]
 8004538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800453a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	f383 8810 	msr	PRIMASK, r3
}
 8004542:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2280      	movs	r2, #128	@ 0x80
 8004548:	2120      	movs	r1, #32
 800454a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2278      	movs	r2, #120	@ 0x78
 8004550:	2100      	movs	r1, #0
 8004552:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e011      	b.n	800457c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2220      	movs	r2, #32
 800455c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2280      	movs	r2, #128	@ 0x80
 8004562:	2120      	movs	r1, #32
 8004564:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2278      	movs	r2, #120	@ 0x78
 8004576:	2100      	movs	r1, #0
 8004578:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	0018      	movs	r0, r3
 800457e:	46bd      	mov	sp, r7
 8004580:	b010      	add	sp, #64	@ 0x40
 8004582:	bd80      	pop	{r7, pc}
 8004584:	01ffffff 	.word	0x01ffffff
 8004588:	fffffedf 	.word	0xfffffedf

0800458c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	603b      	str	r3, [r7, #0]
 8004598:	1dfb      	adds	r3, r7, #7
 800459a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800459c:	e051      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	3301      	adds	r3, #1
 80045a2:	d04e      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a4:	f7fd fc4e 	bl	8001e44 <HAL_GetTick>
 80045a8:	0002      	movs	r2, r0
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	69ba      	ldr	r2, [r7, #24]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d302      	bcc.n	80045ba <UART_WaitOnFlagUntilTimeout+0x2e>
 80045b4:	69bb      	ldr	r3, [r7, #24]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e051      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	2204      	movs	r2, #4
 80045c6:	4013      	ands	r3, r2
 80045c8:	d03b      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	2b80      	cmp	r3, #128	@ 0x80
 80045ce:	d038      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b40      	cmp	r3, #64	@ 0x40
 80045d4:	d035      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	69db      	ldr	r3, [r3, #28]
 80045dc:	2208      	movs	r2, #8
 80045de:	4013      	ands	r3, r2
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d111      	bne.n	8004608 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2208      	movs	r2, #8
 80045ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	0018      	movs	r0, r3
 80045f0:	f000 f906 	bl	8004800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2284      	movs	r2, #132	@ 0x84
 80045f8:	2108      	movs	r1, #8
 80045fa:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2278      	movs	r2, #120	@ 0x78
 8004600:	2100      	movs	r1, #0
 8004602:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	e02c      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	2380      	movs	r3, #128	@ 0x80
 8004610:	011b      	lsls	r3, r3, #4
 8004612:	401a      	ands	r2, r3
 8004614:	2380      	movs	r3, #128	@ 0x80
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	429a      	cmp	r2, r3
 800461a:	d112      	bne.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2280      	movs	r2, #128	@ 0x80
 8004622:	0112      	lsls	r2, r2, #4
 8004624:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	0018      	movs	r0, r3
 800462a:	f000 f8e9 	bl	8004800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2284      	movs	r2, #132	@ 0x84
 8004632:	2120      	movs	r1, #32
 8004634:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2278      	movs	r2, #120	@ 0x78
 800463a:	2100      	movs	r1, #0
 800463c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e00f      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69db      	ldr	r3, [r3, #28]
 8004648:	68ba      	ldr	r2, [r7, #8]
 800464a:	4013      	ands	r3, r2
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	425a      	negs	r2, r3
 8004652:	4153      	adcs	r3, r2
 8004654:	b2db      	uxtb	r3, r3
 8004656:	001a      	movs	r2, r3
 8004658:	1dfb      	adds	r3, r7, #7
 800465a:	781b      	ldrb	r3, [r3, #0]
 800465c:	429a      	cmp	r2, r3
 800465e:	d09e      	beq.n	800459e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	0018      	movs	r0, r3
 8004664:	46bd      	mov	sp, r7
 8004666:	b004      	add	sp, #16
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b090      	sub	sp, #64	@ 0x40
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	1dbb      	adds	r3, r7, #6
 8004678:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	1dba      	adds	r2, r7, #6
 8004684:	2158      	movs	r1, #88	@ 0x58
 8004686:	8812      	ldrh	r2, [r2, #0]
 8004688:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1dba      	adds	r2, r7, #6
 800468e:	215a      	movs	r1, #90	@ 0x5a
 8004690:	8812      	ldrh	r2, [r2, #0]
 8004692:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	2380      	movs	r3, #128	@ 0x80
 80046a0:	015b      	lsls	r3, r3, #5
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d10d      	bne.n	80046c2 <UART_Start_Receive_IT+0x56>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d104      	bne.n	80046b8 <UART_Start_Receive_IT+0x4c>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	225c      	movs	r2, #92	@ 0x5c
 80046b2:	4950      	ldr	r1, [pc, #320]	@ (80047f4 <UART_Start_Receive_IT+0x188>)
 80046b4:	5299      	strh	r1, [r3, r2]
 80046b6:	e02e      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	225c      	movs	r2, #92	@ 0x5c
 80046bc:	21ff      	movs	r1, #255	@ 0xff
 80046be:	5299      	strh	r1, [r3, r2]
 80046c0:	e029      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10d      	bne.n	80046e6 <UART_Start_Receive_IT+0x7a>
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d104      	bne.n	80046dc <UART_Start_Receive_IT+0x70>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	225c      	movs	r2, #92	@ 0x5c
 80046d6:	21ff      	movs	r1, #255	@ 0xff
 80046d8:	5299      	strh	r1, [r3, r2]
 80046da:	e01c      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	225c      	movs	r2, #92	@ 0x5c
 80046e0:	217f      	movs	r1, #127	@ 0x7f
 80046e2:	5299      	strh	r1, [r3, r2]
 80046e4:	e017      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	2380      	movs	r3, #128	@ 0x80
 80046ec:	055b      	lsls	r3, r3, #21
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d10d      	bne.n	800470e <UART_Start_Receive_IT+0xa2>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d104      	bne.n	8004704 <UART_Start_Receive_IT+0x98>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	225c      	movs	r2, #92	@ 0x5c
 80046fe:	217f      	movs	r1, #127	@ 0x7f
 8004700:	5299      	strh	r1, [r3, r2]
 8004702:	e008      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	225c      	movs	r2, #92	@ 0x5c
 8004708:	213f      	movs	r1, #63	@ 0x3f
 800470a:	5299      	strh	r1, [r3, r2]
 800470c:	e003      	b.n	8004716 <UART_Start_Receive_IT+0xaa>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	225c      	movs	r2, #92	@ 0x5c
 8004712:	2100      	movs	r1, #0
 8004714:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2284      	movs	r2, #132	@ 0x84
 800471a:	2100      	movs	r1, #0
 800471c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2280      	movs	r2, #128	@ 0x80
 8004722:	2122      	movs	r1, #34	@ 0x22
 8004724:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004726:	f3ef 8310 	mrs	r3, PRIMASK
 800472a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 800472c:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800472e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004730:	2301      	movs	r3, #1
 8004732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004736:	f383 8810 	msr	PRIMASK, r3
}
 800473a:	46c0      	nop			@ (mov r8, r8)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	689a      	ldr	r2, [r3, #8]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2101      	movs	r1, #1
 8004748:	430a      	orrs	r2, r1
 800474a:	609a      	str	r2, [r3, #8]
 800474c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800474e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	f383 8810 	msr	PRIMASK, r3
}
 8004756:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	2380      	movs	r3, #128	@ 0x80
 800475e:	015b      	lsls	r3, r3, #5
 8004760:	429a      	cmp	r2, r3
 8004762:	d107      	bne.n	8004774 <UART_Start_Receive_IT+0x108>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d103      	bne.n	8004774 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4a22      	ldr	r2, [pc, #136]	@ (80047f8 <UART_Start_Receive_IT+0x18c>)
 8004770:	669a      	str	r2, [r3, #104]	@ 0x68
 8004772:	e002      	b.n	800477a <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	4a21      	ldr	r2, [pc, #132]	@ (80047fc <UART_Start_Receive_IT+0x190>)
 8004778:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	691b      	ldr	r3, [r3, #16]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d019      	beq.n	80047b6 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004782:	f3ef 8310 	mrs	r3, PRIMASK
 8004786:	61fb      	str	r3, [r7, #28]
  return(result);
 8004788:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800478a:	637b      	str	r3, [r7, #52]	@ 0x34
 800478c:	2301      	movs	r3, #1
 800478e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	f383 8810 	msr	PRIMASK, r3
}
 8004796:	46c0      	nop			@ (mov r8, r8)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2190      	movs	r1, #144	@ 0x90
 80047a4:	0049      	lsls	r1, r1, #1
 80047a6:	430a      	orrs	r2, r1
 80047a8:	601a      	str	r2, [r3, #0]
 80047aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047b0:	f383 8810 	msr	PRIMASK, r3
}
 80047b4:	e018      	b.n	80047e8 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047b6:	f3ef 8310 	mrs	r3, PRIMASK
 80047ba:	613b      	str	r3, [r7, #16]
  return(result);
 80047bc:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80047be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047c0:	2301      	movs	r3, #1
 80047c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f383 8810 	msr	PRIMASK, r3
}
 80047ca:	46c0      	nop			@ (mov r8, r8)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2120      	movs	r1, #32
 80047d8:	430a      	orrs	r2, r1
 80047da:	601a      	str	r2, [r3, #0]
 80047dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047de:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	f383 8810 	msr	PRIMASK, r3
}
 80047e6:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	0018      	movs	r0, r3
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b010      	add	sp, #64	@ 0x40
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	46c0      	nop			@ (mov r8, r8)
 80047f4:	000001ff 	.word	0x000001ff
 80047f8:	08004b05 	.word	0x08004b05
 80047fc:	0800494d 	.word	0x0800494d

08004800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b08e      	sub	sp, #56	@ 0x38
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004808:	f3ef 8310 	mrs	r3, PRIMASK
 800480c:	617b      	str	r3, [r7, #20]
  return(result);
 800480e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004810:	637b      	str	r3, [r7, #52]	@ 0x34
 8004812:	2301      	movs	r3, #1
 8004814:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	f383 8810 	msr	PRIMASK, r3
}
 800481c:	46c0      	nop			@ (mov r8, r8)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4926      	ldr	r1, [pc, #152]	@ (80048c4 <UART_EndRxTransfer+0xc4>)
 800482a:	400a      	ands	r2, r1
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004830:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	f383 8810 	msr	PRIMASK, r3
}
 8004838:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800483a:	f3ef 8310 	mrs	r3, PRIMASK
 800483e:	623b      	str	r3, [r7, #32]
  return(result);
 8004840:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004842:	633b      	str	r3, [r7, #48]	@ 0x30
 8004844:	2301      	movs	r3, #1
 8004846:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	f383 8810 	msr	PRIMASK, r3
}
 800484e:	46c0      	nop			@ (mov r8, r8)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689a      	ldr	r2, [r3, #8]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	2101      	movs	r1, #1
 800485c:	438a      	bics	r2, r1
 800485e:	609a      	str	r2, [r3, #8]
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004866:	f383 8810 	msr	PRIMASK, r3
}
 800486a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004870:	2b01      	cmp	r3, #1
 8004872:	d118      	bne.n	80048a6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004874:	f3ef 8310 	mrs	r3, PRIMASK
 8004878:	60bb      	str	r3, [r7, #8]
  return(result);
 800487a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800487c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800487e:	2301      	movs	r3, #1
 8004880:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f383 8810 	msr	PRIMASK, r3
}
 8004888:	46c0      	nop			@ (mov r8, r8)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2110      	movs	r1, #16
 8004896:	438a      	bics	r2, r1
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800489c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	f383 8810 	msr	PRIMASK, r3
}
 80048a4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2280      	movs	r2, #128	@ 0x80
 80048aa:	2120      	movs	r1, #32
 80048ac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80048ba:	46c0      	nop			@ (mov r8, r8)
 80048bc:	46bd      	mov	sp, r7
 80048be:	b00e      	add	sp, #56	@ 0x38
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	46c0      	nop			@ (mov r8, r8)
 80048c4:	fffffedf 	.word	0xfffffedf

080048c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	225a      	movs	r2, #90	@ 0x5a
 80048da:	2100      	movs	r1, #0
 80048dc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2252      	movs	r2, #82	@ 0x52
 80048e2:	2100      	movs	r1, #0
 80048e4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	0018      	movs	r0, r3
 80048ea:	f7ff fb57 	bl	8003f9c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	46bd      	mov	sp, r7
 80048f2:	b004      	add	sp, #16
 80048f4:	bd80      	pop	{r7, pc}

080048f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048f6:	b580      	push	{r7, lr}
 80048f8:	b086      	sub	sp, #24
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048fe:	f3ef 8310 	mrs	r3, PRIMASK
 8004902:	60bb      	str	r3, [r7, #8]
  return(result);
 8004904:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	2301      	movs	r3, #1
 800490a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f383 8810 	msr	PRIMASK, r3
}
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2140      	movs	r1, #64	@ 0x40
 8004920:	438a      	bics	r2, r1
 8004922:	601a      	str	r2, [r3, #0]
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	f383 8810 	msr	PRIMASK, r3
}
 800492e:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2220      	movs	r2, #32
 8004934:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2200      	movs	r2, #0
 800493a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	0018      	movs	r0, r3
 8004940:	f7ff fb24 	bl	8003f8c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004944:	46c0      	nop			@ (mov r8, r8)
 8004946:	46bd      	mov	sp, r7
 8004948:	b006      	add	sp, #24
 800494a:	bd80      	pop	{r7, pc}

0800494c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	b094      	sub	sp, #80	@ 0x50
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004954:	204e      	movs	r0, #78	@ 0x4e
 8004956:	183b      	adds	r3, r7, r0
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	215c      	movs	r1, #92	@ 0x5c
 800495c:	5a52      	ldrh	r2, [r2, r1]
 800495e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2280      	movs	r2, #128	@ 0x80
 8004964:	589b      	ldr	r3, [r3, r2]
 8004966:	2b22      	cmp	r3, #34	@ 0x22
 8004968:	d000      	beq.n	800496c <UART_RxISR_8BIT+0x20>
 800496a:	e0ba      	b.n	8004ae2 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	214c      	movs	r1, #76	@ 0x4c
 8004972:	187b      	adds	r3, r7, r1
 8004974:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8004976:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004978:	187b      	adds	r3, r7, r1
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	b2da      	uxtb	r2, r3
 800497e:	183b      	adds	r3, r7, r0
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b2d9      	uxtb	r1, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004988:	400a      	ands	r2, r1
 800498a:	b2d2      	uxtb	r2, r2
 800498c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004992:	1c5a      	adds	r2, r3, #1
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	225a      	movs	r2, #90	@ 0x5a
 800499c:	5a9b      	ldrh	r3, [r3, r2]
 800499e:	b29b      	uxth	r3, r3
 80049a0:	3b01      	subs	r3, #1
 80049a2:	b299      	uxth	r1, r3
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	225a      	movs	r2, #90	@ 0x5a
 80049a8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	225a      	movs	r2, #90	@ 0x5a
 80049ae:	5a9b      	ldrh	r3, [r3, r2]
 80049b0:	b29b      	uxth	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d000      	beq.n	80049b8 <UART_RxISR_8BIT+0x6c>
 80049b6:	e09c      	b.n	8004af2 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049b8:	f3ef 8310 	mrs	r3, PRIMASK
 80049bc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80049be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049c2:	2301      	movs	r3, #1
 80049c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c8:	f383 8810 	msr	PRIMASK, r3
}
 80049cc:	46c0      	nop			@ (mov r8, r8)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4948      	ldr	r1, [pc, #288]	@ (8004afc <UART_RxISR_8BIT+0x1b0>)
 80049da:	400a      	ands	r2, r1
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e4:	f383 8810 	msr	PRIMASK, r3
}
 80049e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049ea:	f3ef 8310 	mrs	r3, PRIMASK
 80049ee:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80049f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80049f4:	2301      	movs	r3, #1
 80049f6:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049fa:	f383 8810 	msr	PRIMASK, r3
}
 80049fe:	46c0      	nop			@ (mov r8, r8)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689a      	ldr	r2, [r3, #8]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	438a      	bics	r2, r1
 8004a0e:	609a      	str	r2, [r3, #8]
 8004a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a12:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a16:	f383 8810 	msr	PRIMASK, r3
}
 8004a1a:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2280      	movs	r2, #128	@ 0x80
 8004a20:	2120      	movs	r1, #32
 8004a22:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	2380      	movs	r3, #128	@ 0x80
 8004a38:	041b      	lsls	r3, r3, #16
 8004a3a:	4013      	ands	r3, r2
 8004a3c:	d018      	beq.n	8004a70 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a3e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a42:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a44:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a46:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a48:	2301      	movs	r3, #1
 8004a4a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	f383 8810 	msr	PRIMASK, r3
}
 8004a52:	46c0      	nop			@ (mov r8, r8)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4928      	ldr	r1, [pc, #160]	@ (8004b00 <UART_RxISR_8BIT+0x1b4>)
 8004a60:	400a      	ands	r2, r1
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a66:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	f383 8810 	msr	PRIMASK, r3
}
 8004a6e:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d12f      	bne.n	8004ad8 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a7e:	f3ef 8310 	mrs	r3, PRIMASK
 8004a82:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a84:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a88:	2301      	movs	r3, #1
 8004a8a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	f383 8810 	msr	PRIMASK, r3
}
 8004a92:	46c0      	nop			@ (mov r8, r8)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2110      	movs	r1, #16
 8004aa0:	438a      	bics	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004aa6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f383 8810 	msr	PRIMASK, r3
}
 8004aae:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	2210      	movs	r2, #16
 8004ab8:	4013      	ands	r3, r2
 8004aba:	2b10      	cmp	r3, #16
 8004abc:	d103      	bne.n	8004ac6 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2210      	movs	r2, #16
 8004ac4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2258      	movs	r2, #88	@ 0x58
 8004aca:	5a9a      	ldrh	r2, [r3, r2]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	0011      	movs	r1, r2
 8004ad0:	0018      	movs	r0, r3
 8004ad2:	f7ff fa6b 	bl	8003fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004ad6:	e00c      	b.n	8004af2 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	0018      	movs	r0, r3
 8004adc:	f7fc fd2e 	bl	800153c <HAL_UART_RxCpltCallback>
}
 8004ae0:	e007      	b.n	8004af2 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699a      	ldr	r2, [r3, #24]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	2108      	movs	r1, #8
 8004aee:	430a      	orrs	r2, r1
 8004af0:	619a      	str	r2, [r3, #24]
}
 8004af2:	46c0      	nop			@ (mov r8, r8)
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b014      	add	sp, #80	@ 0x50
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	46c0      	nop			@ (mov r8, r8)
 8004afc:	fffffedf 	.word	0xfffffedf
 8004b00:	fbffffff 	.word	0xfbffffff

08004b04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b094      	sub	sp, #80	@ 0x50
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004b0c:	204e      	movs	r0, #78	@ 0x4e
 8004b0e:	183b      	adds	r3, r7, r0
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	215c      	movs	r1, #92	@ 0x5c
 8004b14:	5a52      	ldrh	r2, [r2, r1]
 8004b16:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2280      	movs	r2, #128	@ 0x80
 8004b1c:	589b      	ldr	r3, [r3, r2]
 8004b1e:	2b22      	cmp	r3, #34	@ 0x22
 8004b20:	d000      	beq.n	8004b24 <UART_RxISR_16BIT+0x20>
 8004b22:	e0ba      	b.n	8004c9a <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	214c      	movs	r1, #76	@ 0x4c
 8004b2a:	187b      	adds	r3, r7, r1
 8004b2c:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8004b2e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b34:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8004b36:	187b      	adds	r3, r7, r1
 8004b38:	183a      	adds	r2, r7, r0
 8004b3a:	881b      	ldrh	r3, [r3, #0]
 8004b3c:	8812      	ldrh	r2, [r2, #0]
 8004b3e:	4013      	ands	r3, r2
 8004b40:	b29a      	uxth	r2, r3
 8004b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b44:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b4a:	1c9a      	adds	r2, r3, #2
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	225a      	movs	r2, #90	@ 0x5a
 8004b54:	5a9b      	ldrh	r3, [r3, r2]
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b299      	uxth	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	225a      	movs	r2, #90	@ 0x5a
 8004b60:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	225a      	movs	r2, #90	@ 0x5a
 8004b66:	5a9b      	ldrh	r3, [r3, r2]
 8004b68:	b29b      	uxth	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d000      	beq.n	8004b70 <UART_RxISR_16BIT+0x6c>
 8004b6e:	e09c      	b.n	8004caa <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b70:	f3ef 8310 	mrs	r3, PRIMASK
 8004b74:	623b      	str	r3, [r7, #32]
  return(result);
 8004b76:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b78:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b80:	f383 8810 	msr	PRIMASK, r3
}
 8004b84:	46c0      	nop			@ (mov r8, r8)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4948      	ldr	r1, [pc, #288]	@ (8004cb4 <UART_RxISR_16BIT+0x1b0>)
 8004b92:	400a      	ands	r2, r1
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b9c:	f383 8810 	msr	PRIMASK, r3
}
 8004ba0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ba2:	f3ef 8310 	mrs	r3, PRIMASK
 8004ba6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8004ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004baa:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bac:	2301      	movs	r3, #1
 8004bae:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb2:	f383 8810 	msr	PRIMASK, r3
}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689a      	ldr	r2, [r3, #8]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	438a      	bics	r2, r1
 8004bc6:	609a      	str	r2, [r3, #8]
 8004bc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bca:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bce:	f383 8810 	msr	PRIMASK, r3
}
 8004bd2:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2280      	movs	r2, #128	@ 0x80
 8004bd8:	2120      	movs	r1, #32
 8004bda:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	685a      	ldr	r2, [r3, #4]
 8004bee:	2380      	movs	r3, #128	@ 0x80
 8004bf0:	041b      	lsls	r3, r3, #16
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d018      	beq.n	8004c28 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8004bfa:	617b      	str	r3, [r7, #20]
  return(result);
 8004bfc:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c00:	2301      	movs	r3, #1
 8004c02:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	f383 8810 	msr	PRIMASK, r3
}
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4928      	ldr	r1, [pc, #160]	@ (8004cb8 <UART_RxISR_16BIT+0x1b4>)
 8004c18:	400a      	ands	r2, r1
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f383 8810 	msr	PRIMASK, r3
}
 8004c26:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d12f      	bne.n	8004c90 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c36:	f3ef 8310 	mrs	r3, PRIMASK
 8004c3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8004c3c:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c40:	2301      	movs	r3, #1
 8004c42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f383 8810 	msr	PRIMASK, r3
}
 8004c4a:	46c0      	nop			@ (mov r8, r8)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2110      	movs	r1, #16
 8004c58:	438a      	bics	r2, r1
 8004c5a:	601a      	str	r2, [r3, #0]
 8004c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c5e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	f383 8810 	msr	PRIMASK, r3
}
 8004c66:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	69db      	ldr	r3, [r3, #28]
 8004c6e:	2210      	movs	r2, #16
 8004c70:	4013      	ands	r3, r2
 8004c72:	2b10      	cmp	r3, #16
 8004c74:	d103      	bne.n	8004c7e <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2210      	movs	r2, #16
 8004c7c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2258      	movs	r2, #88	@ 0x58
 8004c82:	5a9a      	ldrh	r2, [r3, r2]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	0011      	movs	r1, r2
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f7ff f98f 	bl	8003fac <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c8e:	e00c      	b.n	8004caa <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	0018      	movs	r0, r3
 8004c94:	f7fc fc52 	bl	800153c <HAL_UART_RxCpltCallback>
}
 8004c98:	e007      	b.n	8004caa <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699a      	ldr	r2, [r3, #24]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2108      	movs	r1, #8
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	619a      	str	r2, [r3, #24]
}
 8004caa:	46c0      	nop			@ (mov r8, r8)
 8004cac:	46bd      	mov	sp, r7
 8004cae:	b014      	add	sp, #80	@ 0x50
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	46c0      	nop			@ (mov r8, r8)
 8004cb4:	fffffedf 	.word	0xfffffedf
 8004cb8:	fbffffff 	.word	0xfbffffff

08004cbc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b082      	sub	sp, #8
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cc4:	46c0      	nop			@ (mov r8, r8)
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	b002      	add	sp, #8
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <std>:
 8004ccc:	2300      	movs	r3, #0
 8004cce:	b510      	push	{r4, lr}
 8004cd0:	0004      	movs	r4, r0
 8004cd2:	6003      	str	r3, [r0, #0]
 8004cd4:	6043      	str	r3, [r0, #4]
 8004cd6:	6083      	str	r3, [r0, #8]
 8004cd8:	8181      	strh	r1, [r0, #12]
 8004cda:	6643      	str	r3, [r0, #100]	@ 0x64
 8004cdc:	81c2      	strh	r2, [r0, #14]
 8004cde:	6103      	str	r3, [r0, #16]
 8004ce0:	6143      	str	r3, [r0, #20]
 8004ce2:	6183      	str	r3, [r0, #24]
 8004ce4:	0019      	movs	r1, r3
 8004ce6:	2208      	movs	r2, #8
 8004ce8:	305c      	adds	r0, #92	@ 0x5c
 8004cea:	f000 fa31 	bl	8005150 <memset>
 8004cee:	4b0b      	ldr	r3, [pc, #44]	@ (8004d1c <std+0x50>)
 8004cf0:	6224      	str	r4, [r4, #32]
 8004cf2:	6263      	str	r3, [r4, #36]	@ 0x24
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004d20 <std+0x54>)
 8004cf6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004d24 <std+0x58>)
 8004cfa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004cfc:	4b0a      	ldr	r3, [pc, #40]	@ (8004d28 <std+0x5c>)
 8004cfe:	6323      	str	r3, [r4, #48]	@ 0x30
 8004d00:	4b0a      	ldr	r3, [pc, #40]	@ (8004d2c <std+0x60>)
 8004d02:	429c      	cmp	r4, r3
 8004d04:	d005      	beq.n	8004d12 <std+0x46>
 8004d06:	4b0a      	ldr	r3, [pc, #40]	@ (8004d30 <std+0x64>)
 8004d08:	429c      	cmp	r4, r3
 8004d0a:	d002      	beq.n	8004d12 <std+0x46>
 8004d0c:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <std+0x68>)
 8004d0e:	429c      	cmp	r4, r3
 8004d10:	d103      	bne.n	8004d1a <std+0x4e>
 8004d12:	0020      	movs	r0, r4
 8004d14:	3058      	adds	r0, #88	@ 0x58
 8004d16:	f000 fa9b 	bl	8005250 <__retarget_lock_init_recursive>
 8004d1a:	bd10      	pop	{r4, pc}
 8004d1c:	08004f79 	.word	0x08004f79
 8004d20:	08004fa1 	.word	0x08004fa1
 8004d24:	08004fd9 	.word	0x08004fd9
 8004d28:	08005005 	.word	0x08005005
 8004d2c:	200002a0 	.word	0x200002a0
 8004d30:	20000308 	.word	0x20000308
 8004d34:	20000370 	.word	0x20000370

08004d38 <stdio_exit_handler>:
 8004d38:	b510      	push	{r4, lr}
 8004d3a:	4a03      	ldr	r2, [pc, #12]	@ (8004d48 <stdio_exit_handler+0x10>)
 8004d3c:	4903      	ldr	r1, [pc, #12]	@ (8004d4c <stdio_exit_handler+0x14>)
 8004d3e:	4804      	ldr	r0, [pc, #16]	@ (8004d50 <stdio_exit_handler+0x18>)
 8004d40:	f000 f86c 	bl	8004e1c <_fwalk_sglue>
 8004d44:	bd10      	pop	{r4, pc}
 8004d46:	46c0      	nop			@ (mov r8, r8)
 8004d48:	20000040 	.word	0x20000040
 8004d4c:	08005d99 	.word	0x08005d99
 8004d50:	20000050 	.word	0x20000050

08004d54 <cleanup_stdio>:
 8004d54:	6841      	ldr	r1, [r0, #4]
 8004d56:	4b0b      	ldr	r3, [pc, #44]	@ (8004d84 <cleanup_stdio+0x30>)
 8004d58:	b510      	push	{r4, lr}
 8004d5a:	0004      	movs	r4, r0
 8004d5c:	4299      	cmp	r1, r3
 8004d5e:	d001      	beq.n	8004d64 <cleanup_stdio+0x10>
 8004d60:	f001 f81a 	bl	8005d98 <_fflush_r>
 8004d64:	68a1      	ldr	r1, [r4, #8]
 8004d66:	4b08      	ldr	r3, [pc, #32]	@ (8004d88 <cleanup_stdio+0x34>)
 8004d68:	4299      	cmp	r1, r3
 8004d6a:	d002      	beq.n	8004d72 <cleanup_stdio+0x1e>
 8004d6c:	0020      	movs	r0, r4
 8004d6e:	f001 f813 	bl	8005d98 <_fflush_r>
 8004d72:	68e1      	ldr	r1, [r4, #12]
 8004d74:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <cleanup_stdio+0x38>)
 8004d76:	4299      	cmp	r1, r3
 8004d78:	d002      	beq.n	8004d80 <cleanup_stdio+0x2c>
 8004d7a:	0020      	movs	r0, r4
 8004d7c:	f001 f80c 	bl	8005d98 <_fflush_r>
 8004d80:	bd10      	pop	{r4, pc}
 8004d82:	46c0      	nop			@ (mov r8, r8)
 8004d84:	200002a0 	.word	0x200002a0
 8004d88:	20000308 	.word	0x20000308
 8004d8c:	20000370 	.word	0x20000370

08004d90 <global_stdio_init.part.0>:
 8004d90:	b510      	push	{r4, lr}
 8004d92:	4b09      	ldr	r3, [pc, #36]	@ (8004db8 <global_stdio_init.part.0+0x28>)
 8004d94:	4a09      	ldr	r2, [pc, #36]	@ (8004dbc <global_stdio_init.part.0+0x2c>)
 8004d96:	2104      	movs	r1, #4
 8004d98:	601a      	str	r2, [r3, #0]
 8004d9a:	4809      	ldr	r0, [pc, #36]	@ (8004dc0 <global_stdio_init.part.0+0x30>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f7ff ff95 	bl	8004ccc <std>
 8004da2:	2201      	movs	r2, #1
 8004da4:	2109      	movs	r1, #9
 8004da6:	4807      	ldr	r0, [pc, #28]	@ (8004dc4 <global_stdio_init.part.0+0x34>)
 8004da8:	f7ff ff90 	bl	8004ccc <std>
 8004dac:	2202      	movs	r2, #2
 8004dae:	2112      	movs	r1, #18
 8004db0:	4805      	ldr	r0, [pc, #20]	@ (8004dc8 <global_stdio_init.part.0+0x38>)
 8004db2:	f7ff ff8b 	bl	8004ccc <std>
 8004db6:	bd10      	pop	{r4, pc}
 8004db8:	200003d8 	.word	0x200003d8
 8004dbc:	08004d39 	.word	0x08004d39
 8004dc0:	200002a0 	.word	0x200002a0
 8004dc4:	20000308 	.word	0x20000308
 8004dc8:	20000370 	.word	0x20000370

08004dcc <__sfp_lock_acquire>:
 8004dcc:	b510      	push	{r4, lr}
 8004dce:	4802      	ldr	r0, [pc, #8]	@ (8004dd8 <__sfp_lock_acquire+0xc>)
 8004dd0:	f000 fa3f 	bl	8005252 <__retarget_lock_acquire_recursive>
 8004dd4:	bd10      	pop	{r4, pc}
 8004dd6:	46c0      	nop			@ (mov r8, r8)
 8004dd8:	200003e1 	.word	0x200003e1

08004ddc <__sfp_lock_release>:
 8004ddc:	b510      	push	{r4, lr}
 8004dde:	4802      	ldr	r0, [pc, #8]	@ (8004de8 <__sfp_lock_release+0xc>)
 8004de0:	f000 fa38 	bl	8005254 <__retarget_lock_release_recursive>
 8004de4:	bd10      	pop	{r4, pc}
 8004de6:	46c0      	nop			@ (mov r8, r8)
 8004de8:	200003e1 	.word	0x200003e1

08004dec <__sinit>:
 8004dec:	b510      	push	{r4, lr}
 8004dee:	0004      	movs	r4, r0
 8004df0:	f7ff ffec 	bl	8004dcc <__sfp_lock_acquire>
 8004df4:	6a23      	ldr	r3, [r4, #32]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d002      	beq.n	8004e00 <__sinit+0x14>
 8004dfa:	f7ff ffef 	bl	8004ddc <__sfp_lock_release>
 8004dfe:	bd10      	pop	{r4, pc}
 8004e00:	4b04      	ldr	r3, [pc, #16]	@ (8004e14 <__sinit+0x28>)
 8004e02:	6223      	str	r3, [r4, #32]
 8004e04:	4b04      	ldr	r3, [pc, #16]	@ (8004e18 <__sinit+0x2c>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d1f6      	bne.n	8004dfa <__sinit+0xe>
 8004e0c:	f7ff ffc0 	bl	8004d90 <global_stdio_init.part.0>
 8004e10:	e7f3      	b.n	8004dfa <__sinit+0xe>
 8004e12:	46c0      	nop			@ (mov r8, r8)
 8004e14:	08004d55 	.word	0x08004d55
 8004e18:	200003d8 	.word	0x200003d8

08004e1c <_fwalk_sglue>:
 8004e1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e1e:	0014      	movs	r4, r2
 8004e20:	2600      	movs	r6, #0
 8004e22:	9000      	str	r0, [sp, #0]
 8004e24:	9101      	str	r1, [sp, #4]
 8004e26:	68a5      	ldr	r5, [r4, #8]
 8004e28:	6867      	ldr	r7, [r4, #4]
 8004e2a:	3f01      	subs	r7, #1
 8004e2c:	d504      	bpl.n	8004e38 <_fwalk_sglue+0x1c>
 8004e2e:	6824      	ldr	r4, [r4, #0]
 8004e30:	2c00      	cmp	r4, #0
 8004e32:	d1f8      	bne.n	8004e26 <_fwalk_sglue+0xa>
 8004e34:	0030      	movs	r0, r6
 8004e36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004e38:	89ab      	ldrh	r3, [r5, #12]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d908      	bls.n	8004e50 <_fwalk_sglue+0x34>
 8004e3e:	220e      	movs	r2, #14
 8004e40:	5eab      	ldrsh	r3, [r5, r2]
 8004e42:	3301      	adds	r3, #1
 8004e44:	d004      	beq.n	8004e50 <_fwalk_sglue+0x34>
 8004e46:	0029      	movs	r1, r5
 8004e48:	9800      	ldr	r0, [sp, #0]
 8004e4a:	9b01      	ldr	r3, [sp, #4]
 8004e4c:	4798      	blx	r3
 8004e4e:	4306      	orrs	r6, r0
 8004e50:	3568      	adds	r5, #104	@ 0x68
 8004e52:	e7ea      	b.n	8004e2a <_fwalk_sglue+0xe>

08004e54 <iprintf>:
 8004e54:	b40f      	push	{r0, r1, r2, r3}
 8004e56:	b507      	push	{r0, r1, r2, lr}
 8004e58:	4905      	ldr	r1, [pc, #20]	@ (8004e70 <iprintf+0x1c>)
 8004e5a:	ab04      	add	r3, sp, #16
 8004e5c:	6808      	ldr	r0, [r1, #0]
 8004e5e:	cb04      	ldmia	r3!, {r2}
 8004e60:	6881      	ldr	r1, [r0, #8]
 8004e62:	9301      	str	r3, [sp, #4]
 8004e64:	f000 fc7a 	bl	800575c <_vfiprintf_r>
 8004e68:	b003      	add	sp, #12
 8004e6a:	bc08      	pop	{r3}
 8004e6c:	b004      	add	sp, #16
 8004e6e:	4718      	bx	r3
 8004e70:	2000004c 	.word	0x2000004c

08004e74 <_puts_r>:
 8004e74:	6a03      	ldr	r3, [r0, #32]
 8004e76:	b570      	push	{r4, r5, r6, lr}
 8004e78:	0005      	movs	r5, r0
 8004e7a:	000e      	movs	r6, r1
 8004e7c:	6884      	ldr	r4, [r0, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <_puts_r+0x12>
 8004e82:	f7ff ffb3 	bl	8004dec <__sinit>
 8004e86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004e88:	07db      	lsls	r3, r3, #31
 8004e8a:	d405      	bmi.n	8004e98 <_puts_r+0x24>
 8004e8c:	89a3      	ldrh	r3, [r4, #12]
 8004e8e:	059b      	lsls	r3, r3, #22
 8004e90:	d402      	bmi.n	8004e98 <_puts_r+0x24>
 8004e92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e94:	f000 f9dd 	bl	8005252 <__retarget_lock_acquire_recursive>
 8004e98:	89a3      	ldrh	r3, [r4, #12]
 8004e9a:	071b      	lsls	r3, r3, #28
 8004e9c:	d502      	bpl.n	8004ea4 <_puts_r+0x30>
 8004e9e:	6923      	ldr	r3, [r4, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d11f      	bne.n	8004ee4 <_puts_r+0x70>
 8004ea4:	0021      	movs	r1, r4
 8004ea6:	0028      	movs	r0, r5
 8004ea8:	f000 f8f4 	bl	8005094 <__swsetup_r>
 8004eac:	2800      	cmp	r0, #0
 8004eae:	d019      	beq.n	8004ee4 <_puts_r+0x70>
 8004eb0:	2501      	movs	r5, #1
 8004eb2:	426d      	negs	r5, r5
 8004eb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004eb6:	07db      	lsls	r3, r3, #31
 8004eb8:	d405      	bmi.n	8004ec6 <_puts_r+0x52>
 8004eba:	89a3      	ldrh	r3, [r4, #12]
 8004ebc:	059b      	lsls	r3, r3, #22
 8004ebe:	d402      	bmi.n	8004ec6 <_puts_r+0x52>
 8004ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ec2:	f000 f9c7 	bl	8005254 <__retarget_lock_release_recursive>
 8004ec6:	0028      	movs	r0, r5
 8004ec8:	bd70      	pop	{r4, r5, r6, pc}
 8004eca:	3601      	adds	r6, #1
 8004ecc:	60a3      	str	r3, [r4, #8]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	da04      	bge.n	8004edc <_puts_r+0x68>
 8004ed2:	69a2      	ldr	r2, [r4, #24]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	dc16      	bgt.n	8004f06 <_puts_r+0x92>
 8004ed8:	290a      	cmp	r1, #10
 8004eda:	d014      	beq.n	8004f06 <_puts_r+0x92>
 8004edc:	6823      	ldr	r3, [r4, #0]
 8004ede:	1c5a      	adds	r2, r3, #1
 8004ee0:	6022      	str	r2, [r4, #0]
 8004ee2:	7019      	strb	r1, [r3, #0]
 8004ee4:	68a3      	ldr	r3, [r4, #8]
 8004ee6:	7831      	ldrb	r1, [r6, #0]
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	2900      	cmp	r1, #0
 8004eec:	d1ed      	bne.n	8004eca <_puts_r+0x56>
 8004eee:	60a3      	str	r3, [r4, #8]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	da0f      	bge.n	8004f14 <_puts_r+0xa0>
 8004ef4:	0022      	movs	r2, r4
 8004ef6:	0028      	movs	r0, r5
 8004ef8:	310a      	adds	r1, #10
 8004efa:	f000 f889 	bl	8005010 <__swbuf_r>
 8004efe:	3001      	adds	r0, #1
 8004f00:	d0d6      	beq.n	8004eb0 <_puts_r+0x3c>
 8004f02:	250a      	movs	r5, #10
 8004f04:	e7d6      	b.n	8004eb4 <_puts_r+0x40>
 8004f06:	0022      	movs	r2, r4
 8004f08:	0028      	movs	r0, r5
 8004f0a:	f000 f881 	bl	8005010 <__swbuf_r>
 8004f0e:	3001      	adds	r0, #1
 8004f10:	d1e8      	bne.n	8004ee4 <_puts_r+0x70>
 8004f12:	e7cd      	b.n	8004eb0 <_puts_r+0x3c>
 8004f14:	6823      	ldr	r3, [r4, #0]
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	6022      	str	r2, [r4, #0]
 8004f1a:	220a      	movs	r2, #10
 8004f1c:	701a      	strb	r2, [r3, #0]
 8004f1e:	e7f0      	b.n	8004f02 <_puts_r+0x8e>

08004f20 <puts>:
 8004f20:	b510      	push	{r4, lr}
 8004f22:	4b03      	ldr	r3, [pc, #12]	@ (8004f30 <puts+0x10>)
 8004f24:	0001      	movs	r1, r0
 8004f26:	6818      	ldr	r0, [r3, #0]
 8004f28:	f7ff ffa4 	bl	8004e74 <_puts_r>
 8004f2c:	bd10      	pop	{r4, pc}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	2000004c 	.word	0x2000004c

08004f34 <siprintf>:
 8004f34:	b40e      	push	{r1, r2, r3}
 8004f36:	b510      	push	{r4, lr}
 8004f38:	2400      	movs	r4, #0
 8004f3a:	490c      	ldr	r1, [pc, #48]	@ (8004f6c <siprintf+0x38>)
 8004f3c:	b09d      	sub	sp, #116	@ 0x74
 8004f3e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004f40:	9002      	str	r0, [sp, #8]
 8004f42:	9006      	str	r0, [sp, #24]
 8004f44:	9107      	str	r1, [sp, #28]
 8004f46:	9104      	str	r1, [sp, #16]
 8004f48:	4809      	ldr	r0, [pc, #36]	@ (8004f70 <siprintf+0x3c>)
 8004f4a:	490a      	ldr	r1, [pc, #40]	@ (8004f74 <siprintf+0x40>)
 8004f4c:	cb04      	ldmia	r3!, {r2}
 8004f4e:	9105      	str	r1, [sp, #20]
 8004f50:	6800      	ldr	r0, [r0, #0]
 8004f52:	a902      	add	r1, sp, #8
 8004f54:	9301      	str	r3, [sp, #4]
 8004f56:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004f58:	f000 fada 	bl	8005510 <_svfiprintf_r>
 8004f5c:	9b02      	ldr	r3, [sp, #8]
 8004f5e:	701c      	strb	r4, [r3, #0]
 8004f60:	b01d      	add	sp, #116	@ 0x74
 8004f62:	bc10      	pop	{r4}
 8004f64:	bc08      	pop	{r3}
 8004f66:	b003      	add	sp, #12
 8004f68:	4718      	bx	r3
 8004f6a:	46c0      	nop			@ (mov r8, r8)
 8004f6c:	7fffffff 	.word	0x7fffffff
 8004f70:	2000004c 	.word	0x2000004c
 8004f74:	ffff0208 	.word	0xffff0208

08004f78 <__sread>:
 8004f78:	b570      	push	{r4, r5, r6, lr}
 8004f7a:	000c      	movs	r4, r1
 8004f7c:	250e      	movs	r5, #14
 8004f7e:	5f49      	ldrsh	r1, [r1, r5]
 8004f80:	f000 f914 	bl	80051ac <_read_r>
 8004f84:	2800      	cmp	r0, #0
 8004f86:	db03      	blt.n	8004f90 <__sread+0x18>
 8004f88:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004f8a:	181b      	adds	r3, r3, r0
 8004f8c:	6563      	str	r3, [r4, #84]	@ 0x54
 8004f8e:	bd70      	pop	{r4, r5, r6, pc}
 8004f90:	89a3      	ldrh	r3, [r4, #12]
 8004f92:	4a02      	ldr	r2, [pc, #8]	@ (8004f9c <__sread+0x24>)
 8004f94:	4013      	ands	r3, r2
 8004f96:	81a3      	strh	r3, [r4, #12]
 8004f98:	e7f9      	b.n	8004f8e <__sread+0x16>
 8004f9a:	46c0      	nop			@ (mov r8, r8)
 8004f9c:	ffffefff 	.word	0xffffefff

08004fa0 <__swrite>:
 8004fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa2:	001f      	movs	r7, r3
 8004fa4:	898b      	ldrh	r3, [r1, #12]
 8004fa6:	0005      	movs	r5, r0
 8004fa8:	000c      	movs	r4, r1
 8004faa:	0016      	movs	r6, r2
 8004fac:	05db      	lsls	r3, r3, #23
 8004fae:	d505      	bpl.n	8004fbc <__swrite+0x1c>
 8004fb0:	230e      	movs	r3, #14
 8004fb2:	5ec9      	ldrsh	r1, [r1, r3]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2302      	movs	r3, #2
 8004fb8:	f000 f8e4 	bl	8005184 <_lseek_r>
 8004fbc:	89a3      	ldrh	r3, [r4, #12]
 8004fbe:	4a05      	ldr	r2, [pc, #20]	@ (8004fd4 <__swrite+0x34>)
 8004fc0:	0028      	movs	r0, r5
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	81a3      	strh	r3, [r4, #12]
 8004fc6:	0032      	movs	r2, r6
 8004fc8:	230e      	movs	r3, #14
 8004fca:	5ee1      	ldrsh	r1, [r4, r3]
 8004fcc:	003b      	movs	r3, r7
 8004fce:	f000 f901 	bl	80051d4 <_write_r>
 8004fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fd4:	ffffefff 	.word	0xffffefff

08004fd8 <__sseek>:
 8004fd8:	b570      	push	{r4, r5, r6, lr}
 8004fda:	000c      	movs	r4, r1
 8004fdc:	250e      	movs	r5, #14
 8004fde:	5f49      	ldrsh	r1, [r1, r5]
 8004fe0:	f000 f8d0 	bl	8005184 <_lseek_r>
 8004fe4:	89a3      	ldrh	r3, [r4, #12]
 8004fe6:	1c42      	adds	r2, r0, #1
 8004fe8:	d103      	bne.n	8004ff2 <__sseek+0x1a>
 8004fea:	4a05      	ldr	r2, [pc, #20]	@ (8005000 <__sseek+0x28>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	81a3      	strh	r3, [r4, #12]
 8004ff0:	bd70      	pop	{r4, r5, r6, pc}
 8004ff2:	2280      	movs	r2, #128	@ 0x80
 8004ff4:	0152      	lsls	r2, r2, #5
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	81a3      	strh	r3, [r4, #12]
 8004ffa:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ffc:	e7f8      	b.n	8004ff0 <__sseek+0x18>
 8004ffe:	46c0      	nop			@ (mov r8, r8)
 8005000:	ffffefff 	.word	0xffffefff

08005004 <__sclose>:
 8005004:	b510      	push	{r4, lr}
 8005006:	230e      	movs	r3, #14
 8005008:	5ec9      	ldrsh	r1, [r1, r3]
 800500a:	f000 f8a9 	bl	8005160 <_close_r>
 800500e:	bd10      	pop	{r4, pc}

08005010 <__swbuf_r>:
 8005010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005012:	0006      	movs	r6, r0
 8005014:	000d      	movs	r5, r1
 8005016:	0014      	movs	r4, r2
 8005018:	2800      	cmp	r0, #0
 800501a:	d004      	beq.n	8005026 <__swbuf_r+0x16>
 800501c:	6a03      	ldr	r3, [r0, #32]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <__swbuf_r+0x16>
 8005022:	f7ff fee3 	bl	8004dec <__sinit>
 8005026:	69a3      	ldr	r3, [r4, #24]
 8005028:	60a3      	str	r3, [r4, #8]
 800502a:	89a3      	ldrh	r3, [r4, #12]
 800502c:	071b      	lsls	r3, r3, #28
 800502e:	d502      	bpl.n	8005036 <__swbuf_r+0x26>
 8005030:	6923      	ldr	r3, [r4, #16]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d109      	bne.n	800504a <__swbuf_r+0x3a>
 8005036:	0021      	movs	r1, r4
 8005038:	0030      	movs	r0, r6
 800503a:	f000 f82b 	bl	8005094 <__swsetup_r>
 800503e:	2800      	cmp	r0, #0
 8005040:	d003      	beq.n	800504a <__swbuf_r+0x3a>
 8005042:	2501      	movs	r5, #1
 8005044:	426d      	negs	r5, r5
 8005046:	0028      	movs	r0, r5
 8005048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504a:	6923      	ldr	r3, [r4, #16]
 800504c:	6820      	ldr	r0, [r4, #0]
 800504e:	b2ef      	uxtb	r7, r5
 8005050:	1ac0      	subs	r0, r0, r3
 8005052:	6963      	ldr	r3, [r4, #20]
 8005054:	b2ed      	uxtb	r5, r5
 8005056:	4283      	cmp	r3, r0
 8005058:	dc05      	bgt.n	8005066 <__swbuf_r+0x56>
 800505a:	0021      	movs	r1, r4
 800505c:	0030      	movs	r0, r6
 800505e:	f000 fe9b 	bl	8005d98 <_fflush_r>
 8005062:	2800      	cmp	r0, #0
 8005064:	d1ed      	bne.n	8005042 <__swbuf_r+0x32>
 8005066:	68a3      	ldr	r3, [r4, #8]
 8005068:	3001      	adds	r0, #1
 800506a:	3b01      	subs	r3, #1
 800506c:	60a3      	str	r3, [r4, #8]
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	6022      	str	r2, [r4, #0]
 8005074:	701f      	strb	r7, [r3, #0]
 8005076:	6963      	ldr	r3, [r4, #20]
 8005078:	4283      	cmp	r3, r0
 800507a:	d004      	beq.n	8005086 <__swbuf_r+0x76>
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	07db      	lsls	r3, r3, #31
 8005080:	d5e1      	bpl.n	8005046 <__swbuf_r+0x36>
 8005082:	2d0a      	cmp	r5, #10
 8005084:	d1df      	bne.n	8005046 <__swbuf_r+0x36>
 8005086:	0021      	movs	r1, r4
 8005088:	0030      	movs	r0, r6
 800508a:	f000 fe85 	bl	8005d98 <_fflush_r>
 800508e:	2800      	cmp	r0, #0
 8005090:	d0d9      	beq.n	8005046 <__swbuf_r+0x36>
 8005092:	e7d6      	b.n	8005042 <__swbuf_r+0x32>

08005094 <__swsetup_r>:
 8005094:	4b2d      	ldr	r3, [pc, #180]	@ (800514c <__swsetup_r+0xb8>)
 8005096:	b570      	push	{r4, r5, r6, lr}
 8005098:	0005      	movs	r5, r0
 800509a:	6818      	ldr	r0, [r3, #0]
 800509c:	000c      	movs	r4, r1
 800509e:	2800      	cmp	r0, #0
 80050a0:	d004      	beq.n	80050ac <__swsetup_r+0x18>
 80050a2:	6a03      	ldr	r3, [r0, #32]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <__swsetup_r+0x18>
 80050a8:	f7ff fea0 	bl	8004dec <__sinit>
 80050ac:	220c      	movs	r2, #12
 80050ae:	5ea3      	ldrsh	r3, [r4, r2]
 80050b0:	071a      	lsls	r2, r3, #28
 80050b2:	d423      	bmi.n	80050fc <__swsetup_r+0x68>
 80050b4:	06da      	lsls	r2, r3, #27
 80050b6:	d407      	bmi.n	80050c8 <__swsetup_r+0x34>
 80050b8:	2209      	movs	r2, #9
 80050ba:	602a      	str	r2, [r5, #0]
 80050bc:	2240      	movs	r2, #64	@ 0x40
 80050be:	2001      	movs	r0, #1
 80050c0:	4313      	orrs	r3, r2
 80050c2:	81a3      	strh	r3, [r4, #12]
 80050c4:	4240      	negs	r0, r0
 80050c6:	e03a      	b.n	800513e <__swsetup_r+0xaa>
 80050c8:	075b      	lsls	r3, r3, #29
 80050ca:	d513      	bpl.n	80050f4 <__swsetup_r+0x60>
 80050cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050ce:	2900      	cmp	r1, #0
 80050d0:	d008      	beq.n	80050e4 <__swsetup_r+0x50>
 80050d2:	0023      	movs	r3, r4
 80050d4:	3344      	adds	r3, #68	@ 0x44
 80050d6:	4299      	cmp	r1, r3
 80050d8:	d002      	beq.n	80050e0 <__swsetup_r+0x4c>
 80050da:	0028      	movs	r0, r5
 80050dc:	f000 f8bc 	bl	8005258 <_free_r>
 80050e0:	2300      	movs	r3, #0
 80050e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80050e4:	2224      	movs	r2, #36	@ 0x24
 80050e6:	89a3      	ldrh	r3, [r4, #12]
 80050e8:	4393      	bics	r3, r2
 80050ea:	81a3      	strh	r3, [r4, #12]
 80050ec:	2300      	movs	r3, #0
 80050ee:	6063      	str	r3, [r4, #4]
 80050f0:	6923      	ldr	r3, [r4, #16]
 80050f2:	6023      	str	r3, [r4, #0]
 80050f4:	2308      	movs	r3, #8
 80050f6:	89a2      	ldrh	r2, [r4, #12]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	81a3      	strh	r3, [r4, #12]
 80050fc:	6923      	ldr	r3, [r4, #16]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d10b      	bne.n	800511a <__swsetup_r+0x86>
 8005102:	21a0      	movs	r1, #160	@ 0xa0
 8005104:	2280      	movs	r2, #128	@ 0x80
 8005106:	89a3      	ldrh	r3, [r4, #12]
 8005108:	0089      	lsls	r1, r1, #2
 800510a:	0092      	lsls	r2, r2, #2
 800510c:	400b      	ands	r3, r1
 800510e:	4293      	cmp	r3, r2
 8005110:	d003      	beq.n	800511a <__swsetup_r+0x86>
 8005112:	0021      	movs	r1, r4
 8005114:	0028      	movs	r0, r5
 8005116:	f000 fe95 	bl	8005e44 <__smakebuf_r>
 800511a:	220c      	movs	r2, #12
 800511c:	5ea3      	ldrsh	r3, [r4, r2]
 800511e:	2101      	movs	r1, #1
 8005120:	001a      	movs	r2, r3
 8005122:	400a      	ands	r2, r1
 8005124:	420b      	tst	r3, r1
 8005126:	d00b      	beq.n	8005140 <__swsetup_r+0xac>
 8005128:	2200      	movs	r2, #0
 800512a:	60a2      	str	r2, [r4, #8]
 800512c:	6962      	ldr	r2, [r4, #20]
 800512e:	4252      	negs	r2, r2
 8005130:	61a2      	str	r2, [r4, #24]
 8005132:	2000      	movs	r0, #0
 8005134:	6922      	ldr	r2, [r4, #16]
 8005136:	4282      	cmp	r2, r0
 8005138:	d101      	bne.n	800513e <__swsetup_r+0xaa>
 800513a:	061a      	lsls	r2, r3, #24
 800513c:	d4be      	bmi.n	80050bc <__swsetup_r+0x28>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	0799      	lsls	r1, r3, #30
 8005142:	d400      	bmi.n	8005146 <__swsetup_r+0xb2>
 8005144:	6962      	ldr	r2, [r4, #20]
 8005146:	60a2      	str	r2, [r4, #8]
 8005148:	e7f3      	b.n	8005132 <__swsetup_r+0x9e>
 800514a:	46c0      	nop			@ (mov r8, r8)
 800514c:	2000004c 	.word	0x2000004c

08005150 <memset>:
 8005150:	0003      	movs	r3, r0
 8005152:	1882      	adds	r2, r0, r2
 8005154:	4293      	cmp	r3, r2
 8005156:	d100      	bne.n	800515a <memset+0xa>
 8005158:	4770      	bx	lr
 800515a:	7019      	strb	r1, [r3, #0]
 800515c:	3301      	adds	r3, #1
 800515e:	e7f9      	b.n	8005154 <memset+0x4>

08005160 <_close_r>:
 8005160:	2300      	movs	r3, #0
 8005162:	b570      	push	{r4, r5, r6, lr}
 8005164:	4d06      	ldr	r5, [pc, #24]	@ (8005180 <_close_r+0x20>)
 8005166:	0004      	movs	r4, r0
 8005168:	0008      	movs	r0, r1
 800516a:	602b      	str	r3, [r5, #0]
 800516c:	f7fc fd7d 	bl	8001c6a <_close>
 8005170:	1c43      	adds	r3, r0, #1
 8005172:	d103      	bne.n	800517c <_close_r+0x1c>
 8005174:	682b      	ldr	r3, [r5, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d000      	beq.n	800517c <_close_r+0x1c>
 800517a:	6023      	str	r3, [r4, #0]
 800517c:	bd70      	pop	{r4, r5, r6, pc}
 800517e:	46c0      	nop			@ (mov r8, r8)
 8005180:	200003dc 	.word	0x200003dc

08005184 <_lseek_r>:
 8005184:	b570      	push	{r4, r5, r6, lr}
 8005186:	0004      	movs	r4, r0
 8005188:	0008      	movs	r0, r1
 800518a:	0011      	movs	r1, r2
 800518c:	001a      	movs	r2, r3
 800518e:	2300      	movs	r3, #0
 8005190:	4d05      	ldr	r5, [pc, #20]	@ (80051a8 <_lseek_r+0x24>)
 8005192:	602b      	str	r3, [r5, #0]
 8005194:	f7fc fd8a 	bl	8001cac <_lseek>
 8005198:	1c43      	adds	r3, r0, #1
 800519a:	d103      	bne.n	80051a4 <_lseek_r+0x20>
 800519c:	682b      	ldr	r3, [r5, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d000      	beq.n	80051a4 <_lseek_r+0x20>
 80051a2:	6023      	str	r3, [r4, #0]
 80051a4:	bd70      	pop	{r4, r5, r6, pc}
 80051a6:	46c0      	nop			@ (mov r8, r8)
 80051a8:	200003dc 	.word	0x200003dc

080051ac <_read_r>:
 80051ac:	b570      	push	{r4, r5, r6, lr}
 80051ae:	0004      	movs	r4, r0
 80051b0:	0008      	movs	r0, r1
 80051b2:	0011      	movs	r1, r2
 80051b4:	001a      	movs	r2, r3
 80051b6:	2300      	movs	r3, #0
 80051b8:	4d05      	ldr	r5, [pc, #20]	@ (80051d0 <_read_r+0x24>)
 80051ba:	602b      	str	r3, [r5, #0]
 80051bc:	f7fc fd1c 	bl	8001bf8 <_read>
 80051c0:	1c43      	adds	r3, r0, #1
 80051c2:	d103      	bne.n	80051cc <_read_r+0x20>
 80051c4:	682b      	ldr	r3, [r5, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d000      	beq.n	80051cc <_read_r+0x20>
 80051ca:	6023      	str	r3, [r4, #0]
 80051cc:	bd70      	pop	{r4, r5, r6, pc}
 80051ce:	46c0      	nop			@ (mov r8, r8)
 80051d0:	200003dc 	.word	0x200003dc

080051d4 <_write_r>:
 80051d4:	b570      	push	{r4, r5, r6, lr}
 80051d6:	0004      	movs	r4, r0
 80051d8:	0008      	movs	r0, r1
 80051da:	0011      	movs	r1, r2
 80051dc:	001a      	movs	r2, r3
 80051de:	2300      	movs	r3, #0
 80051e0:	4d05      	ldr	r5, [pc, #20]	@ (80051f8 <_write_r+0x24>)
 80051e2:	602b      	str	r3, [r5, #0]
 80051e4:	f7fc fd25 	bl	8001c32 <_write>
 80051e8:	1c43      	adds	r3, r0, #1
 80051ea:	d103      	bne.n	80051f4 <_write_r+0x20>
 80051ec:	682b      	ldr	r3, [r5, #0]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d000      	beq.n	80051f4 <_write_r+0x20>
 80051f2:	6023      	str	r3, [r4, #0]
 80051f4:	bd70      	pop	{r4, r5, r6, pc}
 80051f6:	46c0      	nop			@ (mov r8, r8)
 80051f8:	200003dc 	.word	0x200003dc

080051fc <__errno>:
 80051fc:	4b01      	ldr	r3, [pc, #4]	@ (8005204 <__errno+0x8>)
 80051fe:	6818      	ldr	r0, [r3, #0]
 8005200:	4770      	bx	lr
 8005202:	46c0      	nop			@ (mov r8, r8)
 8005204:	2000004c 	.word	0x2000004c

08005208 <__libc_init_array>:
 8005208:	b570      	push	{r4, r5, r6, lr}
 800520a:	2600      	movs	r6, #0
 800520c:	4c0c      	ldr	r4, [pc, #48]	@ (8005240 <__libc_init_array+0x38>)
 800520e:	4d0d      	ldr	r5, [pc, #52]	@ (8005244 <__libc_init_array+0x3c>)
 8005210:	1b64      	subs	r4, r4, r5
 8005212:	10a4      	asrs	r4, r4, #2
 8005214:	42a6      	cmp	r6, r4
 8005216:	d109      	bne.n	800522c <__libc_init_array+0x24>
 8005218:	2600      	movs	r6, #0
 800521a:	f000 fee9 	bl	8005ff0 <_init>
 800521e:	4c0a      	ldr	r4, [pc, #40]	@ (8005248 <__libc_init_array+0x40>)
 8005220:	4d0a      	ldr	r5, [pc, #40]	@ (800524c <__libc_init_array+0x44>)
 8005222:	1b64      	subs	r4, r4, r5
 8005224:	10a4      	asrs	r4, r4, #2
 8005226:	42a6      	cmp	r6, r4
 8005228:	d105      	bne.n	8005236 <__libc_init_array+0x2e>
 800522a:	bd70      	pop	{r4, r5, r6, pc}
 800522c:	00b3      	lsls	r3, r6, #2
 800522e:	58eb      	ldr	r3, [r5, r3]
 8005230:	4798      	blx	r3
 8005232:	3601      	adds	r6, #1
 8005234:	e7ee      	b.n	8005214 <__libc_init_array+0xc>
 8005236:	00b3      	lsls	r3, r6, #2
 8005238:	58eb      	ldr	r3, [r5, r3]
 800523a:	4798      	blx	r3
 800523c:	3601      	adds	r6, #1
 800523e:	e7f2      	b.n	8005226 <__libc_init_array+0x1e>
 8005240:	08006160 	.word	0x08006160
 8005244:	08006160 	.word	0x08006160
 8005248:	08006164 	.word	0x08006164
 800524c:	08006160 	.word	0x08006160

08005250 <__retarget_lock_init_recursive>:
 8005250:	4770      	bx	lr

08005252 <__retarget_lock_acquire_recursive>:
 8005252:	4770      	bx	lr

08005254 <__retarget_lock_release_recursive>:
 8005254:	4770      	bx	lr
	...

08005258 <_free_r>:
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	0005      	movs	r5, r0
 800525c:	1e0c      	subs	r4, r1, #0
 800525e:	d010      	beq.n	8005282 <_free_r+0x2a>
 8005260:	3c04      	subs	r4, #4
 8005262:	6823      	ldr	r3, [r4, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	da00      	bge.n	800526a <_free_r+0x12>
 8005268:	18e4      	adds	r4, r4, r3
 800526a:	0028      	movs	r0, r5
 800526c:	f000 f8e0 	bl	8005430 <__malloc_lock>
 8005270:	4a1d      	ldr	r2, [pc, #116]	@ (80052e8 <_free_r+0x90>)
 8005272:	6813      	ldr	r3, [r2, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d105      	bne.n	8005284 <_free_r+0x2c>
 8005278:	6063      	str	r3, [r4, #4]
 800527a:	6014      	str	r4, [r2, #0]
 800527c:	0028      	movs	r0, r5
 800527e:	f000 f8df 	bl	8005440 <__malloc_unlock>
 8005282:	bd70      	pop	{r4, r5, r6, pc}
 8005284:	42a3      	cmp	r3, r4
 8005286:	d908      	bls.n	800529a <_free_r+0x42>
 8005288:	6820      	ldr	r0, [r4, #0]
 800528a:	1821      	adds	r1, r4, r0
 800528c:	428b      	cmp	r3, r1
 800528e:	d1f3      	bne.n	8005278 <_free_r+0x20>
 8005290:	6819      	ldr	r1, [r3, #0]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	1809      	adds	r1, r1, r0
 8005296:	6021      	str	r1, [r4, #0]
 8005298:	e7ee      	b.n	8005278 <_free_r+0x20>
 800529a:	001a      	movs	r2, r3
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <_free_r+0x4e>
 80052a2:	42a3      	cmp	r3, r4
 80052a4:	d9f9      	bls.n	800529a <_free_r+0x42>
 80052a6:	6811      	ldr	r1, [r2, #0]
 80052a8:	1850      	adds	r0, r2, r1
 80052aa:	42a0      	cmp	r0, r4
 80052ac:	d10b      	bne.n	80052c6 <_free_r+0x6e>
 80052ae:	6820      	ldr	r0, [r4, #0]
 80052b0:	1809      	adds	r1, r1, r0
 80052b2:	1850      	adds	r0, r2, r1
 80052b4:	6011      	str	r1, [r2, #0]
 80052b6:	4283      	cmp	r3, r0
 80052b8:	d1e0      	bne.n	800527c <_free_r+0x24>
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	1841      	adds	r1, r0, r1
 80052c0:	6011      	str	r1, [r2, #0]
 80052c2:	6053      	str	r3, [r2, #4]
 80052c4:	e7da      	b.n	800527c <_free_r+0x24>
 80052c6:	42a0      	cmp	r0, r4
 80052c8:	d902      	bls.n	80052d0 <_free_r+0x78>
 80052ca:	230c      	movs	r3, #12
 80052cc:	602b      	str	r3, [r5, #0]
 80052ce:	e7d5      	b.n	800527c <_free_r+0x24>
 80052d0:	6820      	ldr	r0, [r4, #0]
 80052d2:	1821      	adds	r1, r4, r0
 80052d4:	428b      	cmp	r3, r1
 80052d6:	d103      	bne.n	80052e0 <_free_r+0x88>
 80052d8:	6819      	ldr	r1, [r3, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	1809      	adds	r1, r1, r0
 80052de:	6021      	str	r1, [r4, #0]
 80052e0:	6063      	str	r3, [r4, #4]
 80052e2:	6054      	str	r4, [r2, #4]
 80052e4:	e7ca      	b.n	800527c <_free_r+0x24>
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	200003e8 	.word	0x200003e8

080052ec <sbrk_aligned>:
 80052ec:	b570      	push	{r4, r5, r6, lr}
 80052ee:	4e0f      	ldr	r6, [pc, #60]	@ (800532c <sbrk_aligned+0x40>)
 80052f0:	000d      	movs	r5, r1
 80052f2:	6831      	ldr	r1, [r6, #0]
 80052f4:	0004      	movs	r4, r0
 80052f6:	2900      	cmp	r1, #0
 80052f8:	d102      	bne.n	8005300 <sbrk_aligned+0x14>
 80052fa:	f000 fe1b 	bl	8005f34 <_sbrk_r>
 80052fe:	6030      	str	r0, [r6, #0]
 8005300:	0029      	movs	r1, r5
 8005302:	0020      	movs	r0, r4
 8005304:	f000 fe16 	bl	8005f34 <_sbrk_r>
 8005308:	1c43      	adds	r3, r0, #1
 800530a:	d103      	bne.n	8005314 <sbrk_aligned+0x28>
 800530c:	2501      	movs	r5, #1
 800530e:	426d      	negs	r5, r5
 8005310:	0028      	movs	r0, r5
 8005312:	bd70      	pop	{r4, r5, r6, pc}
 8005314:	2303      	movs	r3, #3
 8005316:	1cc5      	adds	r5, r0, #3
 8005318:	439d      	bics	r5, r3
 800531a:	42a8      	cmp	r0, r5
 800531c:	d0f8      	beq.n	8005310 <sbrk_aligned+0x24>
 800531e:	1a29      	subs	r1, r5, r0
 8005320:	0020      	movs	r0, r4
 8005322:	f000 fe07 	bl	8005f34 <_sbrk_r>
 8005326:	3001      	adds	r0, #1
 8005328:	d1f2      	bne.n	8005310 <sbrk_aligned+0x24>
 800532a:	e7ef      	b.n	800530c <sbrk_aligned+0x20>
 800532c:	200003e4 	.word	0x200003e4

08005330 <_malloc_r>:
 8005330:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005332:	2203      	movs	r2, #3
 8005334:	1ccb      	adds	r3, r1, #3
 8005336:	4393      	bics	r3, r2
 8005338:	3308      	adds	r3, #8
 800533a:	0005      	movs	r5, r0
 800533c:	001f      	movs	r7, r3
 800533e:	2b0c      	cmp	r3, #12
 8005340:	d234      	bcs.n	80053ac <_malloc_r+0x7c>
 8005342:	270c      	movs	r7, #12
 8005344:	42b9      	cmp	r1, r7
 8005346:	d833      	bhi.n	80053b0 <_malloc_r+0x80>
 8005348:	0028      	movs	r0, r5
 800534a:	f000 f871 	bl	8005430 <__malloc_lock>
 800534e:	4e37      	ldr	r6, [pc, #220]	@ (800542c <_malloc_r+0xfc>)
 8005350:	6833      	ldr	r3, [r6, #0]
 8005352:	001c      	movs	r4, r3
 8005354:	2c00      	cmp	r4, #0
 8005356:	d12f      	bne.n	80053b8 <_malloc_r+0x88>
 8005358:	0039      	movs	r1, r7
 800535a:	0028      	movs	r0, r5
 800535c:	f7ff ffc6 	bl	80052ec <sbrk_aligned>
 8005360:	0004      	movs	r4, r0
 8005362:	1c43      	adds	r3, r0, #1
 8005364:	d15f      	bne.n	8005426 <_malloc_r+0xf6>
 8005366:	6834      	ldr	r4, [r6, #0]
 8005368:	9400      	str	r4, [sp, #0]
 800536a:	9b00      	ldr	r3, [sp, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d14a      	bne.n	8005406 <_malloc_r+0xd6>
 8005370:	2c00      	cmp	r4, #0
 8005372:	d052      	beq.n	800541a <_malloc_r+0xea>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	0028      	movs	r0, r5
 8005378:	18e3      	adds	r3, r4, r3
 800537a:	9900      	ldr	r1, [sp, #0]
 800537c:	9301      	str	r3, [sp, #4]
 800537e:	f000 fdd9 	bl	8005f34 <_sbrk_r>
 8005382:	9b01      	ldr	r3, [sp, #4]
 8005384:	4283      	cmp	r3, r0
 8005386:	d148      	bne.n	800541a <_malloc_r+0xea>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	0028      	movs	r0, r5
 800538c:	1aff      	subs	r7, r7, r3
 800538e:	0039      	movs	r1, r7
 8005390:	f7ff ffac 	bl	80052ec <sbrk_aligned>
 8005394:	3001      	adds	r0, #1
 8005396:	d040      	beq.n	800541a <_malloc_r+0xea>
 8005398:	6823      	ldr	r3, [r4, #0]
 800539a:	19db      	adds	r3, r3, r7
 800539c:	6023      	str	r3, [r4, #0]
 800539e:	6833      	ldr	r3, [r6, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	2a00      	cmp	r2, #0
 80053a4:	d133      	bne.n	800540e <_malloc_r+0xde>
 80053a6:	9b00      	ldr	r3, [sp, #0]
 80053a8:	6033      	str	r3, [r6, #0]
 80053aa:	e019      	b.n	80053e0 <_malloc_r+0xb0>
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	dac9      	bge.n	8005344 <_malloc_r+0x14>
 80053b0:	230c      	movs	r3, #12
 80053b2:	602b      	str	r3, [r5, #0]
 80053b4:	2000      	movs	r0, #0
 80053b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053b8:	6821      	ldr	r1, [r4, #0]
 80053ba:	1bc9      	subs	r1, r1, r7
 80053bc:	d420      	bmi.n	8005400 <_malloc_r+0xd0>
 80053be:	290b      	cmp	r1, #11
 80053c0:	d90a      	bls.n	80053d8 <_malloc_r+0xa8>
 80053c2:	19e2      	adds	r2, r4, r7
 80053c4:	6027      	str	r7, [r4, #0]
 80053c6:	42a3      	cmp	r3, r4
 80053c8:	d104      	bne.n	80053d4 <_malloc_r+0xa4>
 80053ca:	6032      	str	r2, [r6, #0]
 80053cc:	6863      	ldr	r3, [r4, #4]
 80053ce:	6011      	str	r1, [r2, #0]
 80053d0:	6053      	str	r3, [r2, #4]
 80053d2:	e005      	b.n	80053e0 <_malloc_r+0xb0>
 80053d4:	605a      	str	r2, [r3, #4]
 80053d6:	e7f9      	b.n	80053cc <_malloc_r+0x9c>
 80053d8:	6862      	ldr	r2, [r4, #4]
 80053da:	42a3      	cmp	r3, r4
 80053dc:	d10e      	bne.n	80053fc <_malloc_r+0xcc>
 80053de:	6032      	str	r2, [r6, #0]
 80053e0:	0028      	movs	r0, r5
 80053e2:	f000 f82d 	bl	8005440 <__malloc_unlock>
 80053e6:	0020      	movs	r0, r4
 80053e8:	2207      	movs	r2, #7
 80053ea:	300b      	adds	r0, #11
 80053ec:	1d23      	adds	r3, r4, #4
 80053ee:	4390      	bics	r0, r2
 80053f0:	1ac2      	subs	r2, r0, r3
 80053f2:	4298      	cmp	r0, r3
 80053f4:	d0df      	beq.n	80053b6 <_malloc_r+0x86>
 80053f6:	1a1b      	subs	r3, r3, r0
 80053f8:	50a3      	str	r3, [r4, r2]
 80053fa:	e7dc      	b.n	80053b6 <_malloc_r+0x86>
 80053fc:	605a      	str	r2, [r3, #4]
 80053fe:	e7ef      	b.n	80053e0 <_malloc_r+0xb0>
 8005400:	0023      	movs	r3, r4
 8005402:	6864      	ldr	r4, [r4, #4]
 8005404:	e7a6      	b.n	8005354 <_malloc_r+0x24>
 8005406:	9c00      	ldr	r4, [sp, #0]
 8005408:	6863      	ldr	r3, [r4, #4]
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	e7ad      	b.n	800536a <_malloc_r+0x3a>
 800540e:	001a      	movs	r2, r3
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	42a3      	cmp	r3, r4
 8005414:	d1fb      	bne.n	800540e <_malloc_r+0xde>
 8005416:	2300      	movs	r3, #0
 8005418:	e7da      	b.n	80053d0 <_malloc_r+0xa0>
 800541a:	230c      	movs	r3, #12
 800541c:	0028      	movs	r0, r5
 800541e:	602b      	str	r3, [r5, #0]
 8005420:	f000 f80e 	bl	8005440 <__malloc_unlock>
 8005424:	e7c6      	b.n	80053b4 <_malloc_r+0x84>
 8005426:	6007      	str	r7, [r0, #0]
 8005428:	e7da      	b.n	80053e0 <_malloc_r+0xb0>
 800542a:	46c0      	nop			@ (mov r8, r8)
 800542c:	200003e8 	.word	0x200003e8

08005430 <__malloc_lock>:
 8005430:	b510      	push	{r4, lr}
 8005432:	4802      	ldr	r0, [pc, #8]	@ (800543c <__malloc_lock+0xc>)
 8005434:	f7ff ff0d 	bl	8005252 <__retarget_lock_acquire_recursive>
 8005438:	bd10      	pop	{r4, pc}
 800543a:	46c0      	nop			@ (mov r8, r8)
 800543c:	200003e0 	.word	0x200003e0

08005440 <__malloc_unlock>:
 8005440:	b510      	push	{r4, lr}
 8005442:	4802      	ldr	r0, [pc, #8]	@ (800544c <__malloc_unlock+0xc>)
 8005444:	f7ff ff06 	bl	8005254 <__retarget_lock_release_recursive>
 8005448:	bd10      	pop	{r4, pc}
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	200003e0 	.word	0x200003e0

08005450 <__ssputs_r>:
 8005450:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005452:	688e      	ldr	r6, [r1, #8]
 8005454:	b085      	sub	sp, #20
 8005456:	001f      	movs	r7, r3
 8005458:	000c      	movs	r4, r1
 800545a:	680b      	ldr	r3, [r1, #0]
 800545c:	9002      	str	r0, [sp, #8]
 800545e:	9203      	str	r2, [sp, #12]
 8005460:	42be      	cmp	r6, r7
 8005462:	d830      	bhi.n	80054c6 <__ssputs_r+0x76>
 8005464:	210c      	movs	r1, #12
 8005466:	5e62      	ldrsh	r2, [r4, r1]
 8005468:	2190      	movs	r1, #144	@ 0x90
 800546a:	00c9      	lsls	r1, r1, #3
 800546c:	420a      	tst	r2, r1
 800546e:	d028      	beq.n	80054c2 <__ssputs_r+0x72>
 8005470:	2003      	movs	r0, #3
 8005472:	6921      	ldr	r1, [r4, #16]
 8005474:	1a5b      	subs	r3, r3, r1
 8005476:	9301      	str	r3, [sp, #4]
 8005478:	6963      	ldr	r3, [r4, #20]
 800547a:	4343      	muls	r3, r0
 800547c:	9801      	ldr	r0, [sp, #4]
 800547e:	0fdd      	lsrs	r5, r3, #31
 8005480:	18ed      	adds	r5, r5, r3
 8005482:	1c7b      	adds	r3, r7, #1
 8005484:	181b      	adds	r3, r3, r0
 8005486:	106d      	asrs	r5, r5, #1
 8005488:	42ab      	cmp	r3, r5
 800548a:	d900      	bls.n	800548e <__ssputs_r+0x3e>
 800548c:	001d      	movs	r5, r3
 800548e:	0552      	lsls	r2, r2, #21
 8005490:	d528      	bpl.n	80054e4 <__ssputs_r+0x94>
 8005492:	0029      	movs	r1, r5
 8005494:	9802      	ldr	r0, [sp, #8]
 8005496:	f7ff ff4b 	bl	8005330 <_malloc_r>
 800549a:	1e06      	subs	r6, r0, #0
 800549c:	d02c      	beq.n	80054f8 <__ssputs_r+0xa8>
 800549e:	9a01      	ldr	r2, [sp, #4]
 80054a0:	6921      	ldr	r1, [r4, #16]
 80054a2:	f000 fd64 	bl	8005f6e <memcpy>
 80054a6:	89a2      	ldrh	r2, [r4, #12]
 80054a8:	4b18      	ldr	r3, [pc, #96]	@ (800550c <__ssputs_r+0xbc>)
 80054aa:	401a      	ands	r2, r3
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	4313      	orrs	r3, r2
 80054b0:	81a3      	strh	r3, [r4, #12]
 80054b2:	9b01      	ldr	r3, [sp, #4]
 80054b4:	6126      	str	r6, [r4, #16]
 80054b6:	18f6      	adds	r6, r6, r3
 80054b8:	6026      	str	r6, [r4, #0]
 80054ba:	003e      	movs	r6, r7
 80054bc:	6165      	str	r5, [r4, #20]
 80054be:	1aed      	subs	r5, r5, r3
 80054c0:	60a5      	str	r5, [r4, #8]
 80054c2:	42be      	cmp	r6, r7
 80054c4:	d900      	bls.n	80054c8 <__ssputs_r+0x78>
 80054c6:	003e      	movs	r6, r7
 80054c8:	0032      	movs	r2, r6
 80054ca:	9903      	ldr	r1, [sp, #12]
 80054cc:	6820      	ldr	r0, [r4, #0]
 80054ce:	f000 fcfa 	bl	8005ec6 <memmove>
 80054d2:	2000      	movs	r0, #0
 80054d4:	68a3      	ldr	r3, [r4, #8]
 80054d6:	1b9b      	subs	r3, r3, r6
 80054d8:	60a3      	str	r3, [r4, #8]
 80054da:	6823      	ldr	r3, [r4, #0]
 80054dc:	199b      	adds	r3, r3, r6
 80054de:	6023      	str	r3, [r4, #0]
 80054e0:	b005      	add	sp, #20
 80054e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80054e4:	002a      	movs	r2, r5
 80054e6:	9802      	ldr	r0, [sp, #8]
 80054e8:	f000 fd4a 	bl	8005f80 <_realloc_r>
 80054ec:	1e06      	subs	r6, r0, #0
 80054ee:	d1e0      	bne.n	80054b2 <__ssputs_r+0x62>
 80054f0:	6921      	ldr	r1, [r4, #16]
 80054f2:	9802      	ldr	r0, [sp, #8]
 80054f4:	f7ff feb0 	bl	8005258 <_free_r>
 80054f8:	230c      	movs	r3, #12
 80054fa:	2001      	movs	r0, #1
 80054fc:	9a02      	ldr	r2, [sp, #8]
 80054fe:	4240      	negs	r0, r0
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	89a2      	ldrh	r2, [r4, #12]
 8005504:	3334      	adds	r3, #52	@ 0x34
 8005506:	4313      	orrs	r3, r2
 8005508:	81a3      	strh	r3, [r4, #12]
 800550a:	e7e9      	b.n	80054e0 <__ssputs_r+0x90>
 800550c:	fffffb7f 	.word	0xfffffb7f

08005510 <_svfiprintf_r>:
 8005510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005512:	b0a1      	sub	sp, #132	@ 0x84
 8005514:	9003      	str	r0, [sp, #12]
 8005516:	001d      	movs	r5, r3
 8005518:	898b      	ldrh	r3, [r1, #12]
 800551a:	000f      	movs	r7, r1
 800551c:	0016      	movs	r6, r2
 800551e:	061b      	lsls	r3, r3, #24
 8005520:	d511      	bpl.n	8005546 <_svfiprintf_r+0x36>
 8005522:	690b      	ldr	r3, [r1, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d10e      	bne.n	8005546 <_svfiprintf_r+0x36>
 8005528:	2140      	movs	r1, #64	@ 0x40
 800552a:	f7ff ff01 	bl	8005330 <_malloc_r>
 800552e:	6038      	str	r0, [r7, #0]
 8005530:	6138      	str	r0, [r7, #16]
 8005532:	2800      	cmp	r0, #0
 8005534:	d105      	bne.n	8005542 <_svfiprintf_r+0x32>
 8005536:	230c      	movs	r3, #12
 8005538:	9a03      	ldr	r2, [sp, #12]
 800553a:	6013      	str	r3, [r2, #0]
 800553c:	2001      	movs	r0, #1
 800553e:	4240      	negs	r0, r0
 8005540:	e0cf      	b.n	80056e2 <_svfiprintf_r+0x1d2>
 8005542:	2340      	movs	r3, #64	@ 0x40
 8005544:	617b      	str	r3, [r7, #20]
 8005546:	2300      	movs	r3, #0
 8005548:	ac08      	add	r4, sp, #32
 800554a:	6163      	str	r3, [r4, #20]
 800554c:	3320      	adds	r3, #32
 800554e:	7663      	strb	r3, [r4, #25]
 8005550:	3310      	adds	r3, #16
 8005552:	76a3      	strb	r3, [r4, #26]
 8005554:	9507      	str	r5, [sp, #28]
 8005556:	0035      	movs	r5, r6
 8005558:	782b      	ldrb	r3, [r5, #0]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d001      	beq.n	8005562 <_svfiprintf_r+0x52>
 800555e:	2b25      	cmp	r3, #37	@ 0x25
 8005560:	d148      	bne.n	80055f4 <_svfiprintf_r+0xe4>
 8005562:	1bab      	subs	r3, r5, r6
 8005564:	9305      	str	r3, [sp, #20]
 8005566:	42b5      	cmp	r5, r6
 8005568:	d00b      	beq.n	8005582 <_svfiprintf_r+0x72>
 800556a:	0032      	movs	r2, r6
 800556c:	0039      	movs	r1, r7
 800556e:	9803      	ldr	r0, [sp, #12]
 8005570:	f7ff ff6e 	bl	8005450 <__ssputs_r>
 8005574:	3001      	adds	r0, #1
 8005576:	d100      	bne.n	800557a <_svfiprintf_r+0x6a>
 8005578:	e0ae      	b.n	80056d8 <_svfiprintf_r+0x1c8>
 800557a:	6963      	ldr	r3, [r4, #20]
 800557c:	9a05      	ldr	r2, [sp, #20]
 800557e:	189b      	adds	r3, r3, r2
 8005580:	6163      	str	r3, [r4, #20]
 8005582:	782b      	ldrb	r3, [r5, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d100      	bne.n	800558a <_svfiprintf_r+0x7a>
 8005588:	e0a6      	b.n	80056d8 <_svfiprintf_r+0x1c8>
 800558a:	2201      	movs	r2, #1
 800558c:	2300      	movs	r3, #0
 800558e:	4252      	negs	r2, r2
 8005590:	6062      	str	r2, [r4, #4]
 8005592:	a904      	add	r1, sp, #16
 8005594:	3254      	adds	r2, #84	@ 0x54
 8005596:	1852      	adds	r2, r2, r1
 8005598:	1c6e      	adds	r6, r5, #1
 800559a:	6023      	str	r3, [r4, #0]
 800559c:	60e3      	str	r3, [r4, #12]
 800559e:	60a3      	str	r3, [r4, #8]
 80055a0:	7013      	strb	r3, [r2, #0]
 80055a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80055a4:	4b54      	ldr	r3, [pc, #336]	@ (80056f8 <_svfiprintf_r+0x1e8>)
 80055a6:	2205      	movs	r2, #5
 80055a8:	0018      	movs	r0, r3
 80055aa:	7831      	ldrb	r1, [r6, #0]
 80055ac:	9305      	str	r3, [sp, #20]
 80055ae:	f000 fcd3 	bl	8005f58 <memchr>
 80055b2:	1c75      	adds	r5, r6, #1
 80055b4:	2800      	cmp	r0, #0
 80055b6:	d11f      	bne.n	80055f8 <_svfiprintf_r+0xe8>
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	06d3      	lsls	r3, r2, #27
 80055bc:	d504      	bpl.n	80055c8 <_svfiprintf_r+0xb8>
 80055be:	2353      	movs	r3, #83	@ 0x53
 80055c0:	a904      	add	r1, sp, #16
 80055c2:	185b      	adds	r3, r3, r1
 80055c4:	2120      	movs	r1, #32
 80055c6:	7019      	strb	r1, [r3, #0]
 80055c8:	0713      	lsls	r3, r2, #28
 80055ca:	d504      	bpl.n	80055d6 <_svfiprintf_r+0xc6>
 80055cc:	2353      	movs	r3, #83	@ 0x53
 80055ce:	a904      	add	r1, sp, #16
 80055d0:	185b      	adds	r3, r3, r1
 80055d2:	212b      	movs	r1, #43	@ 0x2b
 80055d4:	7019      	strb	r1, [r3, #0]
 80055d6:	7833      	ldrb	r3, [r6, #0]
 80055d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80055da:	d016      	beq.n	800560a <_svfiprintf_r+0xfa>
 80055dc:	0035      	movs	r5, r6
 80055de:	2100      	movs	r1, #0
 80055e0:	200a      	movs	r0, #10
 80055e2:	68e3      	ldr	r3, [r4, #12]
 80055e4:	782a      	ldrb	r2, [r5, #0]
 80055e6:	1c6e      	adds	r6, r5, #1
 80055e8:	3a30      	subs	r2, #48	@ 0x30
 80055ea:	2a09      	cmp	r2, #9
 80055ec:	d950      	bls.n	8005690 <_svfiprintf_r+0x180>
 80055ee:	2900      	cmp	r1, #0
 80055f0:	d111      	bne.n	8005616 <_svfiprintf_r+0x106>
 80055f2:	e017      	b.n	8005624 <_svfiprintf_r+0x114>
 80055f4:	3501      	adds	r5, #1
 80055f6:	e7af      	b.n	8005558 <_svfiprintf_r+0x48>
 80055f8:	9b05      	ldr	r3, [sp, #20]
 80055fa:	6822      	ldr	r2, [r4, #0]
 80055fc:	1ac0      	subs	r0, r0, r3
 80055fe:	2301      	movs	r3, #1
 8005600:	4083      	lsls	r3, r0
 8005602:	4313      	orrs	r3, r2
 8005604:	002e      	movs	r6, r5
 8005606:	6023      	str	r3, [r4, #0]
 8005608:	e7cc      	b.n	80055a4 <_svfiprintf_r+0x94>
 800560a:	9b07      	ldr	r3, [sp, #28]
 800560c:	1d19      	adds	r1, r3, #4
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	9107      	str	r1, [sp, #28]
 8005612:	2b00      	cmp	r3, #0
 8005614:	db01      	blt.n	800561a <_svfiprintf_r+0x10a>
 8005616:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005618:	e004      	b.n	8005624 <_svfiprintf_r+0x114>
 800561a:	425b      	negs	r3, r3
 800561c:	60e3      	str	r3, [r4, #12]
 800561e:	2302      	movs	r3, #2
 8005620:	4313      	orrs	r3, r2
 8005622:	6023      	str	r3, [r4, #0]
 8005624:	782b      	ldrb	r3, [r5, #0]
 8005626:	2b2e      	cmp	r3, #46	@ 0x2e
 8005628:	d10c      	bne.n	8005644 <_svfiprintf_r+0x134>
 800562a:	786b      	ldrb	r3, [r5, #1]
 800562c:	2b2a      	cmp	r3, #42	@ 0x2a
 800562e:	d134      	bne.n	800569a <_svfiprintf_r+0x18a>
 8005630:	9b07      	ldr	r3, [sp, #28]
 8005632:	3502      	adds	r5, #2
 8005634:	1d1a      	adds	r2, r3, #4
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	9207      	str	r2, [sp, #28]
 800563a:	2b00      	cmp	r3, #0
 800563c:	da01      	bge.n	8005642 <_svfiprintf_r+0x132>
 800563e:	2301      	movs	r3, #1
 8005640:	425b      	negs	r3, r3
 8005642:	9309      	str	r3, [sp, #36]	@ 0x24
 8005644:	4e2d      	ldr	r6, [pc, #180]	@ (80056fc <_svfiprintf_r+0x1ec>)
 8005646:	2203      	movs	r2, #3
 8005648:	0030      	movs	r0, r6
 800564a:	7829      	ldrb	r1, [r5, #0]
 800564c:	f000 fc84 	bl	8005f58 <memchr>
 8005650:	2800      	cmp	r0, #0
 8005652:	d006      	beq.n	8005662 <_svfiprintf_r+0x152>
 8005654:	2340      	movs	r3, #64	@ 0x40
 8005656:	1b80      	subs	r0, r0, r6
 8005658:	4083      	lsls	r3, r0
 800565a:	6822      	ldr	r2, [r4, #0]
 800565c:	3501      	adds	r5, #1
 800565e:	4313      	orrs	r3, r2
 8005660:	6023      	str	r3, [r4, #0]
 8005662:	7829      	ldrb	r1, [r5, #0]
 8005664:	2206      	movs	r2, #6
 8005666:	4826      	ldr	r0, [pc, #152]	@ (8005700 <_svfiprintf_r+0x1f0>)
 8005668:	1c6e      	adds	r6, r5, #1
 800566a:	7621      	strb	r1, [r4, #24]
 800566c:	f000 fc74 	bl	8005f58 <memchr>
 8005670:	2800      	cmp	r0, #0
 8005672:	d038      	beq.n	80056e6 <_svfiprintf_r+0x1d6>
 8005674:	4b23      	ldr	r3, [pc, #140]	@ (8005704 <_svfiprintf_r+0x1f4>)
 8005676:	2b00      	cmp	r3, #0
 8005678:	d122      	bne.n	80056c0 <_svfiprintf_r+0x1b0>
 800567a:	2207      	movs	r2, #7
 800567c:	9b07      	ldr	r3, [sp, #28]
 800567e:	3307      	adds	r3, #7
 8005680:	4393      	bics	r3, r2
 8005682:	3308      	adds	r3, #8
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	6963      	ldr	r3, [r4, #20]
 8005688:	9a04      	ldr	r2, [sp, #16]
 800568a:	189b      	adds	r3, r3, r2
 800568c:	6163      	str	r3, [r4, #20]
 800568e:	e762      	b.n	8005556 <_svfiprintf_r+0x46>
 8005690:	4343      	muls	r3, r0
 8005692:	0035      	movs	r5, r6
 8005694:	2101      	movs	r1, #1
 8005696:	189b      	adds	r3, r3, r2
 8005698:	e7a4      	b.n	80055e4 <_svfiprintf_r+0xd4>
 800569a:	2300      	movs	r3, #0
 800569c:	200a      	movs	r0, #10
 800569e:	0019      	movs	r1, r3
 80056a0:	3501      	adds	r5, #1
 80056a2:	6063      	str	r3, [r4, #4]
 80056a4:	782a      	ldrb	r2, [r5, #0]
 80056a6:	1c6e      	adds	r6, r5, #1
 80056a8:	3a30      	subs	r2, #48	@ 0x30
 80056aa:	2a09      	cmp	r2, #9
 80056ac:	d903      	bls.n	80056b6 <_svfiprintf_r+0x1a6>
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0c8      	beq.n	8005644 <_svfiprintf_r+0x134>
 80056b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80056b4:	e7c6      	b.n	8005644 <_svfiprintf_r+0x134>
 80056b6:	4341      	muls	r1, r0
 80056b8:	0035      	movs	r5, r6
 80056ba:	2301      	movs	r3, #1
 80056bc:	1889      	adds	r1, r1, r2
 80056be:	e7f1      	b.n	80056a4 <_svfiprintf_r+0x194>
 80056c0:	aa07      	add	r2, sp, #28
 80056c2:	9200      	str	r2, [sp, #0]
 80056c4:	0021      	movs	r1, r4
 80056c6:	003a      	movs	r2, r7
 80056c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005708 <_svfiprintf_r+0x1f8>)
 80056ca:	9803      	ldr	r0, [sp, #12]
 80056cc:	e000      	b.n	80056d0 <_svfiprintf_r+0x1c0>
 80056ce:	bf00      	nop
 80056d0:	9004      	str	r0, [sp, #16]
 80056d2:	9b04      	ldr	r3, [sp, #16]
 80056d4:	3301      	adds	r3, #1
 80056d6:	d1d6      	bne.n	8005686 <_svfiprintf_r+0x176>
 80056d8:	89bb      	ldrh	r3, [r7, #12]
 80056da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80056dc:	065b      	lsls	r3, r3, #25
 80056de:	d500      	bpl.n	80056e2 <_svfiprintf_r+0x1d2>
 80056e0:	e72c      	b.n	800553c <_svfiprintf_r+0x2c>
 80056e2:	b021      	add	sp, #132	@ 0x84
 80056e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056e6:	aa07      	add	r2, sp, #28
 80056e8:	9200      	str	r2, [sp, #0]
 80056ea:	0021      	movs	r1, r4
 80056ec:	003a      	movs	r2, r7
 80056ee:	4b06      	ldr	r3, [pc, #24]	@ (8005708 <_svfiprintf_r+0x1f8>)
 80056f0:	9803      	ldr	r0, [sp, #12]
 80056f2:	f000 f9bf 	bl	8005a74 <_printf_i>
 80056f6:	e7eb      	b.n	80056d0 <_svfiprintf_r+0x1c0>
 80056f8:	08006124 	.word	0x08006124
 80056fc:	0800612a 	.word	0x0800612a
 8005700:	0800612e 	.word	0x0800612e
 8005704:	00000000 	.word	0x00000000
 8005708:	08005451 	.word	0x08005451

0800570c <__sfputc_r>:
 800570c:	6893      	ldr	r3, [r2, #8]
 800570e:	b510      	push	{r4, lr}
 8005710:	3b01      	subs	r3, #1
 8005712:	6093      	str	r3, [r2, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	da04      	bge.n	8005722 <__sfputc_r+0x16>
 8005718:	6994      	ldr	r4, [r2, #24]
 800571a:	42a3      	cmp	r3, r4
 800571c:	db07      	blt.n	800572e <__sfputc_r+0x22>
 800571e:	290a      	cmp	r1, #10
 8005720:	d005      	beq.n	800572e <__sfputc_r+0x22>
 8005722:	6813      	ldr	r3, [r2, #0]
 8005724:	1c58      	adds	r0, r3, #1
 8005726:	6010      	str	r0, [r2, #0]
 8005728:	7019      	strb	r1, [r3, #0]
 800572a:	0008      	movs	r0, r1
 800572c:	bd10      	pop	{r4, pc}
 800572e:	f7ff fc6f 	bl	8005010 <__swbuf_r>
 8005732:	0001      	movs	r1, r0
 8005734:	e7f9      	b.n	800572a <__sfputc_r+0x1e>

08005736 <__sfputs_r>:
 8005736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005738:	0006      	movs	r6, r0
 800573a:	000f      	movs	r7, r1
 800573c:	0014      	movs	r4, r2
 800573e:	18d5      	adds	r5, r2, r3
 8005740:	42ac      	cmp	r4, r5
 8005742:	d101      	bne.n	8005748 <__sfputs_r+0x12>
 8005744:	2000      	movs	r0, #0
 8005746:	e007      	b.n	8005758 <__sfputs_r+0x22>
 8005748:	7821      	ldrb	r1, [r4, #0]
 800574a:	003a      	movs	r2, r7
 800574c:	0030      	movs	r0, r6
 800574e:	f7ff ffdd 	bl	800570c <__sfputc_r>
 8005752:	3401      	adds	r4, #1
 8005754:	1c43      	adds	r3, r0, #1
 8005756:	d1f3      	bne.n	8005740 <__sfputs_r+0xa>
 8005758:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800575c <_vfiprintf_r>:
 800575c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800575e:	b0a1      	sub	sp, #132	@ 0x84
 8005760:	000f      	movs	r7, r1
 8005762:	0015      	movs	r5, r2
 8005764:	001e      	movs	r6, r3
 8005766:	9003      	str	r0, [sp, #12]
 8005768:	2800      	cmp	r0, #0
 800576a:	d004      	beq.n	8005776 <_vfiprintf_r+0x1a>
 800576c:	6a03      	ldr	r3, [r0, #32]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <_vfiprintf_r+0x1a>
 8005772:	f7ff fb3b 	bl	8004dec <__sinit>
 8005776:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005778:	07db      	lsls	r3, r3, #31
 800577a:	d405      	bmi.n	8005788 <_vfiprintf_r+0x2c>
 800577c:	89bb      	ldrh	r3, [r7, #12]
 800577e:	059b      	lsls	r3, r3, #22
 8005780:	d402      	bmi.n	8005788 <_vfiprintf_r+0x2c>
 8005782:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005784:	f7ff fd65 	bl	8005252 <__retarget_lock_acquire_recursive>
 8005788:	89bb      	ldrh	r3, [r7, #12]
 800578a:	071b      	lsls	r3, r3, #28
 800578c:	d502      	bpl.n	8005794 <_vfiprintf_r+0x38>
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d113      	bne.n	80057bc <_vfiprintf_r+0x60>
 8005794:	0039      	movs	r1, r7
 8005796:	9803      	ldr	r0, [sp, #12]
 8005798:	f7ff fc7c 	bl	8005094 <__swsetup_r>
 800579c:	2800      	cmp	r0, #0
 800579e:	d00d      	beq.n	80057bc <_vfiprintf_r+0x60>
 80057a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057a2:	07db      	lsls	r3, r3, #31
 80057a4:	d503      	bpl.n	80057ae <_vfiprintf_r+0x52>
 80057a6:	2001      	movs	r0, #1
 80057a8:	4240      	negs	r0, r0
 80057aa:	b021      	add	sp, #132	@ 0x84
 80057ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057ae:	89bb      	ldrh	r3, [r7, #12]
 80057b0:	059b      	lsls	r3, r3, #22
 80057b2:	d4f8      	bmi.n	80057a6 <_vfiprintf_r+0x4a>
 80057b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80057b6:	f7ff fd4d 	bl	8005254 <__retarget_lock_release_recursive>
 80057ba:	e7f4      	b.n	80057a6 <_vfiprintf_r+0x4a>
 80057bc:	2300      	movs	r3, #0
 80057be:	ac08      	add	r4, sp, #32
 80057c0:	6163      	str	r3, [r4, #20]
 80057c2:	3320      	adds	r3, #32
 80057c4:	7663      	strb	r3, [r4, #25]
 80057c6:	3310      	adds	r3, #16
 80057c8:	76a3      	strb	r3, [r4, #26]
 80057ca:	9607      	str	r6, [sp, #28]
 80057cc:	002e      	movs	r6, r5
 80057ce:	7833      	ldrb	r3, [r6, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d001      	beq.n	80057d8 <_vfiprintf_r+0x7c>
 80057d4:	2b25      	cmp	r3, #37	@ 0x25
 80057d6:	d148      	bne.n	800586a <_vfiprintf_r+0x10e>
 80057d8:	1b73      	subs	r3, r6, r5
 80057da:	9305      	str	r3, [sp, #20]
 80057dc:	42ae      	cmp	r6, r5
 80057de:	d00b      	beq.n	80057f8 <_vfiprintf_r+0x9c>
 80057e0:	002a      	movs	r2, r5
 80057e2:	0039      	movs	r1, r7
 80057e4:	9803      	ldr	r0, [sp, #12]
 80057e6:	f7ff ffa6 	bl	8005736 <__sfputs_r>
 80057ea:	3001      	adds	r0, #1
 80057ec:	d100      	bne.n	80057f0 <_vfiprintf_r+0x94>
 80057ee:	e0ae      	b.n	800594e <_vfiprintf_r+0x1f2>
 80057f0:	6963      	ldr	r3, [r4, #20]
 80057f2:	9a05      	ldr	r2, [sp, #20]
 80057f4:	189b      	adds	r3, r3, r2
 80057f6:	6163      	str	r3, [r4, #20]
 80057f8:	7833      	ldrb	r3, [r6, #0]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d100      	bne.n	8005800 <_vfiprintf_r+0xa4>
 80057fe:	e0a6      	b.n	800594e <_vfiprintf_r+0x1f2>
 8005800:	2201      	movs	r2, #1
 8005802:	2300      	movs	r3, #0
 8005804:	4252      	negs	r2, r2
 8005806:	6062      	str	r2, [r4, #4]
 8005808:	a904      	add	r1, sp, #16
 800580a:	3254      	adds	r2, #84	@ 0x54
 800580c:	1852      	adds	r2, r2, r1
 800580e:	1c75      	adds	r5, r6, #1
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	60e3      	str	r3, [r4, #12]
 8005814:	60a3      	str	r3, [r4, #8]
 8005816:	7013      	strb	r3, [r2, #0]
 8005818:	65a3      	str	r3, [r4, #88]	@ 0x58
 800581a:	4b59      	ldr	r3, [pc, #356]	@ (8005980 <_vfiprintf_r+0x224>)
 800581c:	2205      	movs	r2, #5
 800581e:	0018      	movs	r0, r3
 8005820:	7829      	ldrb	r1, [r5, #0]
 8005822:	9305      	str	r3, [sp, #20]
 8005824:	f000 fb98 	bl	8005f58 <memchr>
 8005828:	1c6e      	adds	r6, r5, #1
 800582a:	2800      	cmp	r0, #0
 800582c:	d11f      	bne.n	800586e <_vfiprintf_r+0x112>
 800582e:	6822      	ldr	r2, [r4, #0]
 8005830:	06d3      	lsls	r3, r2, #27
 8005832:	d504      	bpl.n	800583e <_vfiprintf_r+0xe2>
 8005834:	2353      	movs	r3, #83	@ 0x53
 8005836:	a904      	add	r1, sp, #16
 8005838:	185b      	adds	r3, r3, r1
 800583a:	2120      	movs	r1, #32
 800583c:	7019      	strb	r1, [r3, #0]
 800583e:	0713      	lsls	r3, r2, #28
 8005840:	d504      	bpl.n	800584c <_vfiprintf_r+0xf0>
 8005842:	2353      	movs	r3, #83	@ 0x53
 8005844:	a904      	add	r1, sp, #16
 8005846:	185b      	adds	r3, r3, r1
 8005848:	212b      	movs	r1, #43	@ 0x2b
 800584a:	7019      	strb	r1, [r3, #0]
 800584c:	782b      	ldrb	r3, [r5, #0]
 800584e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005850:	d016      	beq.n	8005880 <_vfiprintf_r+0x124>
 8005852:	002e      	movs	r6, r5
 8005854:	2100      	movs	r1, #0
 8005856:	200a      	movs	r0, #10
 8005858:	68e3      	ldr	r3, [r4, #12]
 800585a:	7832      	ldrb	r2, [r6, #0]
 800585c:	1c75      	adds	r5, r6, #1
 800585e:	3a30      	subs	r2, #48	@ 0x30
 8005860:	2a09      	cmp	r2, #9
 8005862:	d950      	bls.n	8005906 <_vfiprintf_r+0x1aa>
 8005864:	2900      	cmp	r1, #0
 8005866:	d111      	bne.n	800588c <_vfiprintf_r+0x130>
 8005868:	e017      	b.n	800589a <_vfiprintf_r+0x13e>
 800586a:	3601      	adds	r6, #1
 800586c:	e7af      	b.n	80057ce <_vfiprintf_r+0x72>
 800586e:	9b05      	ldr	r3, [sp, #20]
 8005870:	6822      	ldr	r2, [r4, #0]
 8005872:	1ac0      	subs	r0, r0, r3
 8005874:	2301      	movs	r3, #1
 8005876:	4083      	lsls	r3, r0
 8005878:	4313      	orrs	r3, r2
 800587a:	0035      	movs	r5, r6
 800587c:	6023      	str	r3, [r4, #0]
 800587e:	e7cc      	b.n	800581a <_vfiprintf_r+0xbe>
 8005880:	9b07      	ldr	r3, [sp, #28]
 8005882:	1d19      	adds	r1, r3, #4
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	9107      	str	r1, [sp, #28]
 8005888:	2b00      	cmp	r3, #0
 800588a:	db01      	blt.n	8005890 <_vfiprintf_r+0x134>
 800588c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800588e:	e004      	b.n	800589a <_vfiprintf_r+0x13e>
 8005890:	425b      	negs	r3, r3
 8005892:	60e3      	str	r3, [r4, #12]
 8005894:	2302      	movs	r3, #2
 8005896:	4313      	orrs	r3, r2
 8005898:	6023      	str	r3, [r4, #0]
 800589a:	7833      	ldrb	r3, [r6, #0]
 800589c:	2b2e      	cmp	r3, #46	@ 0x2e
 800589e:	d10c      	bne.n	80058ba <_vfiprintf_r+0x15e>
 80058a0:	7873      	ldrb	r3, [r6, #1]
 80058a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80058a4:	d134      	bne.n	8005910 <_vfiprintf_r+0x1b4>
 80058a6:	9b07      	ldr	r3, [sp, #28]
 80058a8:	3602      	adds	r6, #2
 80058aa:	1d1a      	adds	r2, r3, #4
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	9207      	str	r2, [sp, #28]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	da01      	bge.n	80058b8 <_vfiprintf_r+0x15c>
 80058b4:	2301      	movs	r3, #1
 80058b6:	425b      	negs	r3, r3
 80058b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ba:	4d32      	ldr	r5, [pc, #200]	@ (8005984 <_vfiprintf_r+0x228>)
 80058bc:	2203      	movs	r2, #3
 80058be:	0028      	movs	r0, r5
 80058c0:	7831      	ldrb	r1, [r6, #0]
 80058c2:	f000 fb49 	bl	8005f58 <memchr>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d006      	beq.n	80058d8 <_vfiprintf_r+0x17c>
 80058ca:	2340      	movs	r3, #64	@ 0x40
 80058cc:	1b40      	subs	r0, r0, r5
 80058ce:	4083      	lsls	r3, r0
 80058d0:	6822      	ldr	r2, [r4, #0]
 80058d2:	3601      	adds	r6, #1
 80058d4:	4313      	orrs	r3, r2
 80058d6:	6023      	str	r3, [r4, #0]
 80058d8:	7831      	ldrb	r1, [r6, #0]
 80058da:	2206      	movs	r2, #6
 80058dc:	482a      	ldr	r0, [pc, #168]	@ (8005988 <_vfiprintf_r+0x22c>)
 80058de:	1c75      	adds	r5, r6, #1
 80058e0:	7621      	strb	r1, [r4, #24]
 80058e2:	f000 fb39 	bl	8005f58 <memchr>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d040      	beq.n	800596c <_vfiprintf_r+0x210>
 80058ea:	4b28      	ldr	r3, [pc, #160]	@ (800598c <_vfiprintf_r+0x230>)
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d122      	bne.n	8005936 <_vfiprintf_r+0x1da>
 80058f0:	2207      	movs	r2, #7
 80058f2:	9b07      	ldr	r3, [sp, #28]
 80058f4:	3307      	adds	r3, #7
 80058f6:	4393      	bics	r3, r2
 80058f8:	3308      	adds	r3, #8
 80058fa:	9307      	str	r3, [sp, #28]
 80058fc:	6963      	ldr	r3, [r4, #20]
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	189b      	adds	r3, r3, r2
 8005902:	6163      	str	r3, [r4, #20]
 8005904:	e762      	b.n	80057cc <_vfiprintf_r+0x70>
 8005906:	4343      	muls	r3, r0
 8005908:	002e      	movs	r6, r5
 800590a:	2101      	movs	r1, #1
 800590c:	189b      	adds	r3, r3, r2
 800590e:	e7a4      	b.n	800585a <_vfiprintf_r+0xfe>
 8005910:	2300      	movs	r3, #0
 8005912:	200a      	movs	r0, #10
 8005914:	0019      	movs	r1, r3
 8005916:	3601      	adds	r6, #1
 8005918:	6063      	str	r3, [r4, #4]
 800591a:	7832      	ldrb	r2, [r6, #0]
 800591c:	1c75      	adds	r5, r6, #1
 800591e:	3a30      	subs	r2, #48	@ 0x30
 8005920:	2a09      	cmp	r2, #9
 8005922:	d903      	bls.n	800592c <_vfiprintf_r+0x1d0>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d0c8      	beq.n	80058ba <_vfiprintf_r+0x15e>
 8005928:	9109      	str	r1, [sp, #36]	@ 0x24
 800592a:	e7c6      	b.n	80058ba <_vfiprintf_r+0x15e>
 800592c:	4341      	muls	r1, r0
 800592e:	002e      	movs	r6, r5
 8005930:	2301      	movs	r3, #1
 8005932:	1889      	adds	r1, r1, r2
 8005934:	e7f1      	b.n	800591a <_vfiprintf_r+0x1be>
 8005936:	aa07      	add	r2, sp, #28
 8005938:	9200      	str	r2, [sp, #0]
 800593a:	0021      	movs	r1, r4
 800593c:	003a      	movs	r2, r7
 800593e:	4b14      	ldr	r3, [pc, #80]	@ (8005990 <_vfiprintf_r+0x234>)
 8005940:	9803      	ldr	r0, [sp, #12]
 8005942:	e000      	b.n	8005946 <_vfiprintf_r+0x1ea>
 8005944:	bf00      	nop
 8005946:	9004      	str	r0, [sp, #16]
 8005948:	9b04      	ldr	r3, [sp, #16]
 800594a:	3301      	adds	r3, #1
 800594c:	d1d6      	bne.n	80058fc <_vfiprintf_r+0x1a0>
 800594e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005950:	07db      	lsls	r3, r3, #31
 8005952:	d405      	bmi.n	8005960 <_vfiprintf_r+0x204>
 8005954:	89bb      	ldrh	r3, [r7, #12]
 8005956:	059b      	lsls	r3, r3, #22
 8005958:	d402      	bmi.n	8005960 <_vfiprintf_r+0x204>
 800595a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800595c:	f7ff fc7a 	bl	8005254 <__retarget_lock_release_recursive>
 8005960:	89bb      	ldrh	r3, [r7, #12]
 8005962:	065b      	lsls	r3, r3, #25
 8005964:	d500      	bpl.n	8005968 <_vfiprintf_r+0x20c>
 8005966:	e71e      	b.n	80057a6 <_vfiprintf_r+0x4a>
 8005968:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800596a:	e71e      	b.n	80057aa <_vfiprintf_r+0x4e>
 800596c:	aa07      	add	r2, sp, #28
 800596e:	9200      	str	r2, [sp, #0]
 8005970:	0021      	movs	r1, r4
 8005972:	003a      	movs	r2, r7
 8005974:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <_vfiprintf_r+0x234>)
 8005976:	9803      	ldr	r0, [sp, #12]
 8005978:	f000 f87c 	bl	8005a74 <_printf_i>
 800597c:	e7e3      	b.n	8005946 <_vfiprintf_r+0x1ea>
 800597e:	46c0      	nop			@ (mov r8, r8)
 8005980:	08006124 	.word	0x08006124
 8005984:	0800612a 	.word	0x0800612a
 8005988:	0800612e 	.word	0x0800612e
 800598c:	00000000 	.word	0x00000000
 8005990:	08005737 	.word	0x08005737

08005994 <_printf_common>:
 8005994:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005996:	0016      	movs	r6, r2
 8005998:	9301      	str	r3, [sp, #4]
 800599a:	688a      	ldr	r2, [r1, #8]
 800599c:	690b      	ldr	r3, [r1, #16]
 800599e:	000c      	movs	r4, r1
 80059a0:	9000      	str	r0, [sp, #0]
 80059a2:	4293      	cmp	r3, r2
 80059a4:	da00      	bge.n	80059a8 <_printf_common+0x14>
 80059a6:	0013      	movs	r3, r2
 80059a8:	0022      	movs	r2, r4
 80059aa:	6033      	str	r3, [r6, #0]
 80059ac:	3243      	adds	r2, #67	@ 0x43
 80059ae:	7812      	ldrb	r2, [r2, #0]
 80059b0:	2a00      	cmp	r2, #0
 80059b2:	d001      	beq.n	80059b8 <_printf_common+0x24>
 80059b4:	3301      	adds	r3, #1
 80059b6:	6033      	str	r3, [r6, #0]
 80059b8:	6823      	ldr	r3, [r4, #0]
 80059ba:	069b      	lsls	r3, r3, #26
 80059bc:	d502      	bpl.n	80059c4 <_printf_common+0x30>
 80059be:	6833      	ldr	r3, [r6, #0]
 80059c0:	3302      	adds	r3, #2
 80059c2:	6033      	str	r3, [r6, #0]
 80059c4:	6822      	ldr	r2, [r4, #0]
 80059c6:	2306      	movs	r3, #6
 80059c8:	0015      	movs	r5, r2
 80059ca:	401d      	ands	r5, r3
 80059cc:	421a      	tst	r2, r3
 80059ce:	d027      	beq.n	8005a20 <_printf_common+0x8c>
 80059d0:	0023      	movs	r3, r4
 80059d2:	3343      	adds	r3, #67	@ 0x43
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	1e5a      	subs	r2, r3, #1
 80059d8:	4193      	sbcs	r3, r2
 80059da:	6822      	ldr	r2, [r4, #0]
 80059dc:	0692      	lsls	r2, r2, #26
 80059de:	d430      	bmi.n	8005a42 <_printf_common+0xae>
 80059e0:	0022      	movs	r2, r4
 80059e2:	9901      	ldr	r1, [sp, #4]
 80059e4:	9800      	ldr	r0, [sp, #0]
 80059e6:	9d08      	ldr	r5, [sp, #32]
 80059e8:	3243      	adds	r2, #67	@ 0x43
 80059ea:	47a8      	blx	r5
 80059ec:	3001      	adds	r0, #1
 80059ee:	d025      	beq.n	8005a3c <_printf_common+0xa8>
 80059f0:	2206      	movs	r2, #6
 80059f2:	6823      	ldr	r3, [r4, #0]
 80059f4:	2500      	movs	r5, #0
 80059f6:	4013      	ands	r3, r2
 80059f8:	2b04      	cmp	r3, #4
 80059fa:	d105      	bne.n	8005a08 <_printf_common+0x74>
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	68e5      	ldr	r5, [r4, #12]
 8005a00:	1aed      	subs	r5, r5, r3
 8005a02:	43eb      	mvns	r3, r5
 8005a04:	17db      	asrs	r3, r3, #31
 8005a06:	401d      	ands	r5, r3
 8005a08:	68a3      	ldr	r3, [r4, #8]
 8005a0a:	6922      	ldr	r2, [r4, #16]
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	dd01      	ble.n	8005a14 <_printf_common+0x80>
 8005a10:	1a9b      	subs	r3, r3, r2
 8005a12:	18ed      	adds	r5, r5, r3
 8005a14:	2600      	movs	r6, #0
 8005a16:	42b5      	cmp	r5, r6
 8005a18:	d120      	bne.n	8005a5c <_printf_common+0xc8>
 8005a1a:	2000      	movs	r0, #0
 8005a1c:	e010      	b.n	8005a40 <_printf_common+0xac>
 8005a1e:	3501      	adds	r5, #1
 8005a20:	68e3      	ldr	r3, [r4, #12]
 8005a22:	6832      	ldr	r2, [r6, #0]
 8005a24:	1a9b      	subs	r3, r3, r2
 8005a26:	42ab      	cmp	r3, r5
 8005a28:	ddd2      	ble.n	80059d0 <_printf_common+0x3c>
 8005a2a:	0022      	movs	r2, r4
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	9901      	ldr	r1, [sp, #4]
 8005a30:	9800      	ldr	r0, [sp, #0]
 8005a32:	9f08      	ldr	r7, [sp, #32]
 8005a34:	3219      	adds	r2, #25
 8005a36:	47b8      	blx	r7
 8005a38:	3001      	adds	r0, #1
 8005a3a:	d1f0      	bne.n	8005a1e <_printf_common+0x8a>
 8005a3c:	2001      	movs	r0, #1
 8005a3e:	4240      	negs	r0, r0
 8005a40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a42:	2030      	movs	r0, #48	@ 0x30
 8005a44:	18e1      	adds	r1, r4, r3
 8005a46:	3143      	adds	r1, #67	@ 0x43
 8005a48:	7008      	strb	r0, [r1, #0]
 8005a4a:	0021      	movs	r1, r4
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	3145      	adds	r1, #69	@ 0x45
 8005a50:	7809      	ldrb	r1, [r1, #0]
 8005a52:	18a2      	adds	r2, r4, r2
 8005a54:	3243      	adds	r2, #67	@ 0x43
 8005a56:	3302      	adds	r3, #2
 8005a58:	7011      	strb	r1, [r2, #0]
 8005a5a:	e7c1      	b.n	80059e0 <_printf_common+0x4c>
 8005a5c:	0022      	movs	r2, r4
 8005a5e:	2301      	movs	r3, #1
 8005a60:	9901      	ldr	r1, [sp, #4]
 8005a62:	9800      	ldr	r0, [sp, #0]
 8005a64:	9f08      	ldr	r7, [sp, #32]
 8005a66:	321a      	adds	r2, #26
 8005a68:	47b8      	blx	r7
 8005a6a:	3001      	adds	r0, #1
 8005a6c:	d0e6      	beq.n	8005a3c <_printf_common+0xa8>
 8005a6e:	3601      	adds	r6, #1
 8005a70:	e7d1      	b.n	8005a16 <_printf_common+0x82>
	...

08005a74 <_printf_i>:
 8005a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a76:	b08b      	sub	sp, #44	@ 0x2c
 8005a78:	9206      	str	r2, [sp, #24]
 8005a7a:	000a      	movs	r2, r1
 8005a7c:	3243      	adds	r2, #67	@ 0x43
 8005a7e:	9307      	str	r3, [sp, #28]
 8005a80:	9005      	str	r0, [sp, #20]
 8005a82:	9203      	str	r2, [sp, #12]
 8005a84:	7e0a      	ldrb	r2, [r1, #24]
 8005a86:	000c      	movs	r4, r1
 8005a88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a8a:	2a78      	cmp	r2, #120	@ 0x78
 8005a8c:	d809      	bhi.n	8005aa2 <_printf_i+0x2e>
 8005a8e:	2a62      	cmp	r2, #98	@ 0x62
 8005a90:	d80b      	bhi.n	8005aaa <_printf_i+0x36>
 8005a92:	2a00      	cmp	r2, #0
 8005a94:	d100      	bne.n	8005a98 <_printf_i+0x24>
 8005a96:	e0ba      	b.n	8005c0e <_printf_i+0x19a>
 8005a98:	497a      	ldr	r1, [pc, #488]	@ (8005c84 <_printf_i+0x210>)
 8005a9a:	9104      	str	r1, [sp, #16]
 8005a9c:	2a58      	cmp	r2, #88	@ 0x58
 8005a9e:	d100      	bne.n	8005aa2 <_printf_i+0x2e>
 8005aa0:	e08e      	b.n	8005bc0 <_printf_i+0x14c>
 8005aa2:	0025      	movs	r5, r4
 8005aa4:	3542      	adds	r5, #66	@ 0x42
 8005aa6:	702a      	strb	r2, [r5, #0]
 8005aa8:	e022      	b.n	8005af0 <_printf_i+0x7c>
 8005aaa:	0010      	movs	r0, r2
 8005aac:	3863      	subs	r0, #99	@ 0x63
 8005aae:	2815      	cmp	r0, #21
 8005ab0:	d8f7      	bhi.n	8005aa2 <_printf_i+0x2e>
 8005ab2:	f7fa fb31 	bl	8000118 <__gnu_thumb1_case_shi>
 8005ab6:	0016      	.short	0x0016
 8005ab8:	fff6001f 	.word	0xfff6001f
 8005abc:	fff6fff6 	.word	0xfff6fff6
 8005ac0:	001ffff6 	.word	0x001ffff6
 8005ac4:	fff6fff6 	.word	0xfff6fff6
 8005ac8:	fff6fff6 	.word	0xfff6fff6
 8005acc:	0036009f 	.word	0x0036009f
 8005ad0:	fff6007e 	.word	0xfff6007e
 8005ad4:	00b0fff6 	.word	0x00b0fff6
 8005ad8:	0036fff6 	.word	0x0036fff6
 8005adc:	fff6fff6 	.word	0xfff6fff6
 8005ae0:	0082      	.short	0x0082
 8005ae2:	0025      	movs	r5, r4
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	3542      	adds	r5, #66	@ 0x42
 8005ae8:	1d11      	adds	r1, r2, #4
 8005aea:	6019      	str	r1, [r3, #0]
 8005aec:	6813      	ldr	r3, [r2, #0]
 8005aee:	702b      	strb	r3, [r5, #0]
 8005af0:	2301      	movs	r3, #1
 8005af2:	e09e      	b.n	8005c32 <_printf_i+0x1be>
 8005af4:	6818      	ldr	r0, [r3, #0]
 8005af6:	6809      	ldr	r1, [r1, #0]
 8005af8:	1d02      	adds	r2, r0, #4
 8005afa:	060d      	lsls	r5, r1, #24
 8005afc:	d50b      	bpl.n	8005b16 <_printf_i+0xa2>
 8005afe:	6806      	ldr	r6, [r0, #0]
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	2e00      	cmp	r6, #0
 8005b04:	da03      	bge.n	8005b0e <_printf_i+0x9a>
 8005b06:	232d      	movs	r3, #45	@ 0x2d
 8005b08:	9a03      	ldr	r2, [sp, #12]
 8005b0a:	4276      	negs	r6, r6
 8005b0c:	7013      	strb	r3, [r2, #0]
 8005b0e:	4b5d      	ldr	r3, [pc, #372]	@ (8005c84 <_printf_i+0x210>)
 8005b10:	270a      	movs	r7, #10
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	e018      	b.n	8005b48 <_printf_i+0xd4>
 8005b16:	6806      	ldr	r6, [r0, #0]
 8005b18:	601a      	str	r2, [r3, #0]
 8005b1a:	0649      	lsls	r1, r1, #25
 8005b1c:	d5f1      	bpl.n	8005b02 <_printf_i+0x8e>
 8005b1e:	b236      	sxth	r6, r6
 8005b20:	e7ef      	b.n	8005b02 <_printf_i+0x8e>
 8005b22:	6808      	ldr	r0, [r1, #0]
 8005b24:	6819      	ldr	r1, [r3, #0]
 8005b26:	c940      	ldmia	r1!, {r6}
 8005b28:	0605      	lsls	r5, r0, #24
 8005b2a:	d402      	bmi.n	8005b32 <_printf_i+0xbe>
 8005b2c:	0640      	lsls	r0, r0, #25
 8005b2e:	d500      	bpl.n	8005b32 <_printf_i+0xbe>
 8005b30:	b2b6      	uxth	r6, r6
 8005b32:	6019      	str	r1, [r3, #0]
 8005b34:	4b53      	ldr	r3, [pc, #332]	@ (8005c84 <_printf_i+0x210>)
 8005b36:	270a      	movs	r7, #10
 8005b38:	9304      	str	r3, [sp, #16]
 8005b3a:	2a6f      	cmp	r2, #111	@ 0x6f
 8005b3c:	d100      	bne.n	8005b40 <_printf_i+0xcc>
 8005b3e:	3f02      	subs	r7, #2
 8005b40:	0023      	movs	r3, r4
 8005b42:	2200      	movs	r2, #0
 8005b44:	3343      	adds	r3, #67	@ 0x43
 8005b46:	701a      	strb	r2, [r3, #0]
 8005b48:	6863      	ldr	r3, [r4, #4]
 8005b4a:	60a3      	str	r3, [r4, #8]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	db06      	blt.n	8005b5e <_printf_i+0xea>
 8005b50:	2104      	movs	r1, #4
 8005b52:	6822      	ldr	r2, [r4, #0]
 8005b54:	9d03      	ldr	r5, [sp, #12]
 8005b56:	438a      	bics	r2, r1
 8005b58:	6022      	str	r2, [r4, #0]
 8005b5a:	4333      	orrs	r3, r6
 8005b5c:	d00c      	beq.n	8005b78 <_printf_i+0x104>
 8005b5e:	9d03      	ldr	r5, [sp, #12]
 8005b60:	0030      	movs	r0, r6
 8005b62:	0039      	movs	r1, r7
 8005b64:	f7fa fb68 	bl	8000238 <__aeabi_uidivmod>
 8005b68:	9b04      	ldr	r3, [sp, #16]
 8005b6a:	3d01      	subs	r5, #1
 8005b6c:	5c5b      	ldrb	r3, [r3, r1]
 8005b6e:	702b      	strb	r3, [r5, #0]
 8005b70:	0033      	movs	r3, r6
 8005b72:	0006      	movs	r6, r0
 8005b74:	429f      	cmp	r7, r3
 8005b76:	d9f3      	bls.n	8005b60 <_printf_i+0xec>
 8005b78:	2f08      	cmp	r7, #8
 8005b7a:	d109      	bne.n	8005b90 <_printf_i+0x11c>
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	07db      	lsls	r3, r3, #31
 8005b80:	d506      	bpl.n	8005b90 <_printf_i+0x11c>
 8005b82:	6862      	ldr	r2, [r4, #4]
 8005b84:	6923      	ldr	r3, [r4, #16]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	dc02      	bgt.n	8005b90 <_printf_i+0x11c>
 8005b8a:	2330      	movs	r3, #48	@ 0x30
 8005b8c:	3d01      	subs	r5, #1
 8005b8e:	702b      	strb	r3, [r5, #0]
 8005b90:	9b03      	ldr	r3, [sp, #12]
 8005b92:	1b5b      	subs	r3, r3, r5
 8005b94:	6123      	str	r3, [r4, #16]
 8005b96:	9b07      	ldr	r3, [sp, #28]
 8005b98:	0021      	movs	r1, r4
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	9805      	ldr	r0, [sp, #20]
 8005b9e:	9b06      	ldr	r3, [sp, #24]
 8005ba0:	aa09      	add	r2, sp, #36	@ 0x24
 8005ba2:	f7ff fef7 	bl	8005994 <_printf_common>
 8005ba6:	3001      	adds	r0, #1
 8005ba8:	d148      	bne.n	8005c3c <_printf_i+0x1c8>
 8005baa:	2001      	movs	r0, #1
 8005bac:	4240      	negs	r0, r0
 8005bae:	b00b      	add	sp, #44	@ 0x2c
 8005bb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bb2:	2220      	movs	r2, #32
 8005bb4:	6809      	ldr	r1, [r1, #0]
 8005bb6:	430a      	orrs	r2, r1
 8005bb8:	6022      	str	r2, [r4, #0]
 8005bba:	2278      	movs	r2, #120	@ 0x78
 8005bbc:	4932      	ldr	r1, [pc, #200]	@ (8005c88 <_printf_i+0x214>)
 8005bbe:	9104      	str	r1, [sp, #16]
 8005bc0:	0021      	movs	r1, r4
 8005bc2:	3145      	adds	r1, #69	@ 0x45
 8005bc4:	700a      	strb	r2, [r1, #0]
 8005bc6:	6819      	ldr	r1, [r3, #0]
 8005bc8:	6822      	ldr	r2, [r4, #0]
 8005bca:	c940      	ldmia	r1!, {r6}
 8005bcc:	0610      	lsls	r0, r2, #24
 8005bce:	d402      	bmi.n	8005bd6 <_printf_i+0x162>
 8005bd0:	0650      	lsls	r0, r2, #25
 8005bd2:	d500      	bpl.n	8005bd6 <_printf_i+0x162>
 8005bd4:	b2b6      	uxth	r6, r6
 8005bd6:	6019      	str	r1, [r3, #0]
 8005bd8:	07d3      	lsls	r3, r2, #31
 8005bda:	d502      	bpl.n	8005be2 <_printf_i+0x16e>
 8005bdc:	2320      	movs	r3, #32
 8005bde:	4313      	orrs	r3, r2
 8005be0:	6023      	str	r3, [r4, #0]
 8005be2:	2e00      	cmp	r6, #0
 8005be4:	d001      	beq.n	8005bea <_printf_i+0x176>
 8005be6:	2710      	movs	r7, #16
 8005be8:	e7aa      	b.n	8005b40 <_printf_i+0xcc>
 8005bea:	2220      	movs	r2, #32
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	4393      	bics	r3, r2
 8005bf0:	6023      	str	r3, [r4, #0]
 8005bf2:	e7f8      	b.n	8005be6 <_printf_i+0x172>
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	680d      	ldr	r5, [r1, #0]
 8005bf8:	1d10      	adds	r0, r2, #4
 8005bfa:	6949      	ldr	r1, [r1, #20]
 8005bfc:	6018      	str	r0, [r3, #0]
 8005bfe:	6813      	ldr	r3, [r2, #0]
 8005c00:	062e      	lsls	r6, r5, #24
 8005c02:	d501      	bpl.n	8005c08 <_printf_i+0x194>
 8005c04:	6019      	str	r1, [r3, #0]
 8005c06:	e002      	b.n	8005c0e <_printf_i+0x19a>
 8005c08:	066d      	lsls	r5, r5, #25
 8005c0a:	d5fb      	bpl.n	8005c04 <_printf_i+0x190>
 8005c0c:	8019      	strh	r1, [r3, #0]
 8005c0e:	2300      	movs	r3, #0
 8005c10:	9d03      	ldr	r5, [sp, #12]
 8005c12:	6123      	str	r3, [r4, #16]
 8005c14:	e7bf      	b.n	8005b96 <_printf_i+0x122>
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	1d11      	adds	r1, r2, #4
 8005c1a:	6019      	str	r1, [r3, #0]
 8005c1c:	6815      	ldr	r5, [r2, #0]
 8005c1e:	2100      	movs	r1, #0
 8005c20:	0028      	movs	r0, r5
 8005c22:	6862      	ldr	r2, [r4, #4]
 8005c24:	f000 f998 	bl	8005f58 <memchr>
 8005c28:	2800      	cmp	r0, #0
 8005c2a:	d001      	beq.n	8005c30 <_printf_i+0x1bc>
 8005c2c:	1b40      	subs	r0, r0, r5
 8005c2e:	6060      	str	r0, [r4, #4]
 8005c30:	6863      	ldr	r3, [r4, #4]
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	2300      	movs	r3, #0
 8005c36:	9a03      	ldr	r2, [sp, #12]
 8005c38:	7013      	strb	r3, [r2, #0]
 8005c3a:	e7ac      	b.n	8005b96 <_printf_i+0x122>
 8005c3c:	002a      	movs	r2, r5
 8005c3e:	6923      	ldr	r3, [r4, #16]
 8005c40:	9906      	ldr	r1, [sp, #24]
 8005c42:	9805      	ldr	r0, [sp, #20]
 8005c44:	9d07      	ldr	r5, [sp, #28]
 8005c46:	47a8      	blx	r5
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d0ae      	beq.n	8005baa <_printf_i+0x136>
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	079b      	lsls	r3, r3, #30
 8005c50:	d415      	bmi.n	8005c7e <_printf_i+0x20a>
 8005c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c54:	68e0      	ldr	r0, [r4, #12]
 8005c56:	4298      	cmp	r0, r3
 8005c58:	daa9      	bge.n	8005bae <_printf_i+0x13a>
 8005c5a:	0018      	movs	r0, r3
 8005c5c:	e7a7      	b.n	8005bae <_printf_i+0x13a>
 8005c5e:	0022      	movs	r2, r4
 8005c60:	2301      	movs	r3, #1
 8005c62:	9906      	ldr	r1, [sp, #24]
 8005c64:	9805      	ldr	r0, [sp, #20]
 8005c66:	9e07      	ldr	r6, [sp, #28]
 8005c68:	3219      	adds	r2, #25
 8005c6a:	47b0      	blx	r6
 8005c6c:	3001      	adds	r0, #1
 8005c6e:	d09c      	beq.n	8005baa <_printf_i+0x136>
 8005c70:	3501      	adds	r5, #1
 8005c72:	68e3      	ldr	r3, [r4, #12]
 8005c74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c76:	1a9b      	subs	r3, r3, r2
 8005c78:	42ab      	cmp	r3, r5
 8005c7a:	dcf0      	bgt.n	8005c5e <_printf_i+0x1ea>
 8005c7c:	e7e9      	b.n	8005c52 <_printf_i+0x1de>
 8005c7e:	2500      	movs	r5, #0
 8005c80:	e7f7      	b.n	8005c72 <_printf_i+0x1fe>
 8005c82:	46c0      	nop			@ (mov r8, r8)
 8005c84:	08006135 	.word	0x08006135
 8005c88:	08006146 	.word	0x08006146

08005c8c <__sflush_r>:
 8005c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c8e:	220c      	movs	r2, #12
 8005c90:	5e8b      	ldrsh	r3, [r1, r2]
 8005c92:	0005      	movs	r5, r0
 8005c94:	000c      	movs	r4, r1
 8005c96:	071a      	lsls	r2, r3, #28
 8005c98:	d456      	bmi.n	8005d48 <__sflush_r+0xbc>
 8005c9a:	684a      	ldr	r2, [r1, #4]
 8005c9c:	2a00      	cmp	r2, #0
 8005c9e:	dc02      	bgt.n	8005ca6 <__sflush_r+0x1a>
 8005ca0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005ca2:	2a00      	cmp	r2, #0
 8005ca4:	dd4e      	ble.n	8005d44 <__sflush_r+0xb8>
 8005ca6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005ca8:	2f00      	cmp	r7, #0
 8005caa:	d04b      	beq.n	8005d44 <__sflush_r+0xb8>
 8005cac:	2200      	movs	r2, #0
 8005cae:	2080      	movs	r0, #128	@ 0x80
 8005cb0:	682e      	ldr	r6, [r5, #0]
 8005cb2:	602a      	str	r2, [r5, #0]
 8005cb4:	001a      	movs	r2, r3
 8005cb6:	0140      	lsls	r0, r0, #5
 8005cb8:	6a21      	ldr	r1, [r4, #32]
 8005cba:	4002      	ands	r2, r0
 8005cbc:	4203      	tst	r3, r0
 8005cbe:	d033      	beq.n	8005d28 <__sflush_r+0x9c>
 8005cc0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	075b      	lsls	r3, r3, #29
 8005cc6:	d506      	bpl.n	8005cd6 <__sflush_r+0x4a>
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	1ad2      	subs	r2, r2, r3
 8005ccc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <__sflush_r+0x4a>
 8005cd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005cd4:	1ad2      	subs	r2, r2, r3
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	0028      	movs	r0, r5
 8005cda:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005cdc:	6a21      	ldr	r1, [r4, #32]
 8005cde:	47b8      	blx	r7
 8005ce0:	89a2      	ldrh	r2, [r4, #12]
 8005ce2:	1c43      	adds	r3, r0, #1
 8005ce4:	d106      	bne.n	8005cf4 <__sflush_r+0x68>
 8005ce6:	6829      	ldr	r1, [r5, #0]
 8005ce8:	291d      	cmp	r1, #29
 8005cea:	d846      	bhi.n	8005d7a <__sflush_r+0xee>
 8005cec:	4b29      	ldr	r3, [pc, #164]	@ (8005d94 <__sflush_r+0x108>)
 8005cee:	40cb      	lsrs	r3, r1
 8005cf0:	07db      	lsls	r3, r3, #31
 8005cf2:	d542      	bpl.n	8005d7a <__sflush_r+0xee>
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	6063      	str	r3, [r4, #4]
 8005cf8:	6923      	ldr	r3, [r4, #16]
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	04d2      	lsls	r2, r2, #19
 8005cfe:	d505      	bpl.n	8005d0c <__sflush_r+0x80>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	d102      	bne.n	8005d0a <__sflush_r+0x7e>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d100      	bne.n	8005d0c <__sflush_r+0x80>
 8005d0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d0e:	602e      	str	r6, [r5, #0]
 8005d10:	2900      	cmp	r1, #0
 8005d12:	d017      	beq.n	8005d44 <__sflush_r+0xb8>
 8005d14:	0023      	movs	r3, r4
 8005d16:	3344      	adds	r3, #68	@ 0x44
 8005d18:	4299      	cmp	r1, r3
 8005d1a:	d002      	beq.n	8005d22 <__sflush_r+0x96>
 8005d1c:	0028      	movs	r0, r5
 8005d1e:	f7ff fa9b 	bl	8005258 <_free_r>
 8005d22:	2300      	movs	r3, #0
 8005d24:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d26:	e00d      	b.n	8005d44 <__sflush_r+0xb8>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	0028      	movs	r0, r5
 8005d2c:	47b8      	blx	r7
 8005d2e:	0002      	movs	r2, r0
 8005d30:	1c43      	adds	r3, r0, #1
 8005d32:	d1c6      	bne.n	8005cc2 <__sflush_r+0x36>
 8005d34:	682b      	ldr	r3, [r5, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d0c3      	beq.n	8005cc2 <__sflush_r+0x36>
 8005d3a:	2b1d      	cmp	r3, #29
 8005d3c:	d001      	beq.n	8005d42 <__sflush_r+0xb6>
 8005d3e:	2b16      	cmp	r3, #22
 8005d40:	d11a      	bne.n	8005d78 <__sflush_r+0xec>
 8005d42:	602e      	str	r6, [r5, #0]
 8005d44:	2000      	movs	r0, #0
 8005d46:	e01e      	b.n	8005d86 <__sflush_r+0xfa>
 8005d48:	690e      	ldr	r6, [r1, #16]
 8005d4a:	2e00      	cmp	r6, #0
 8005d4c:	d0fa      	beq.n	8005d44 <__sflush_r+0xb8>
 8005d4e:	680f      	ldr	r7, [r1, #0]
 8005d50:	600e      	str	r6, [r1, #0]
 8005d52:	1bba      	subs	r2, r7, r6
 8005d54:	9201      	str	r2, [sp, #4]
 8005d56:	2200      	movs	r2, #0
 8005d58:	079b      	lsls	r3, r3, #30
 8005d5a:	d100      	bne.n	8005d5e <__sflush_r+0xd2>
 8005d5c:	694a      	ldr	r2, [r1, #20]
 8005d5e:	60a2      	str	r2, [r4, #8]
 8005d60:	9b01      	ldr	r3, [sp, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	ddee      	ble.n	8005d44 <__sflush_r+0xb8>
 8005d66:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005d68:	0032      	movs	r2, r6
 8005d6a:	001f      	movs	r7, r3
 8005d6c:	0028      	movs	r0, r5
 8005d6e:	9b01      	ldr	r3, [sp, #4]
 8005d70:	6a21      	ldr	r1, [r4, #32]
 8005d72:	47b8      	blx	r7
 8005d74:	2800      	cmp	r0, #0
 8005d76:	dc07      	bgt.n	8005d88 <__sflush_r+0xfc>
 8005d78:	89a2      	ldrh	r2, [r4, #12]
 8005d7a:	2340      	movs	r3, #64	@ 0x40
 8005d7c:	2001      	movs	r0, #1
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	b21b      	sxth	r3, r3
 8005d82:	81a3      	strh	r3, [r4, #12]
 8005d84:	4240      	negs	r0, r0
 8005d86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005d88:	9b01      	ldr	r3, [sp, #4]
 8005d8a:	1836      	adds	r6, r6, r0
 8005d8c:	1a1b      	subs	r3, r3, r0
 8005d8e:	9301      	str	r3, [sp, #4]
 8005d90:	e7e6      	b.n	8005d60 <__sflush_r+0xd4>
 8005d92:	46c0      	nop			@ (mov r8, r8)
 8005d94:	20400001 	.word	0x20400001

08005d98 <_fflush_r>:
 8005d98:	690b      	ldr	r3, [r1, #16]
 8005d9a:	b570      	push	{r4, r5, r6, lr}
 8005d9c:	0005      	movs	r5, r0
 8005d9e:	000c      	movs	r4, r1
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d102      	bne.n	8005daa <_fflush_r+0x12>
 8005da4:	2500      	movs	r5, #0
 8005da6:	0028      	movs	r0, r5
 8005da8:	bd70      	pop	{r4, r5, r6, pc}
 8005daa:	2800      	cmp	r0, #0
 8005dac:	d004      	beq.n	8005db8 <_fflush_r+0x20>
 8005dae:	6a03      	ldr	r3, [r0, #32]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d101      	bne.n	8005db8 <_fflush_r+0x20>
 8005db4:	f7ff f81a 	bl	8004dec <__sinit>
 8005db8:	220c      	movs	r2, #12
 8005dba:	5ea3      	ldrsh	r3, [r4, r2]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d0f1      	beq.n	8005da4 <_fflush_r+0xc>
 8005dc0:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005dc2:	07d2      	lsls	r2, r2, #31
 8005dc4:	d404      	bmi.n	8005dd0 <_fflush_r+0x38>
 8005dc6:	059b      	lsls	r3, r3, #22
 8005dc8:	d402      	bmi.n	8005dd0 <_fflush_r+0x38>
 8005dca:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dcc:	f7ff fa41 	bl	8005252 <__retarget_lock_acquire_recursive>
 8005dd0:	0028      	movs	r0, r5
 8005dd2:	0021      	movs	r1, r4
 8005dd4:	f7ff ff5a 	bl	8005c8c <__sflush_r>
 8005dd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dda:	0005      	movs	r5, r0
 8005ddc:	07db      	lsls	r3, r3, #31
 8005dde:	d4e2      	bmi.n	8005da6 <_fflush_r+0xe>
 8005de0:	89a3      	ldrh	r3, [r4, #12]
 8005de2:	059b      	lsls	r3, r3, #22
 8005de4:	d4df      	bmi.n	8005da6 <_fflush_r+0xe>
 8005de6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005de8:	f7ff fa34 	bl	8005254 <__retarget_lock_release_recursive>
 8005dec:	e7db      	b.n	8005da6 <_fflush_r+0xe>
	...

08005df0 <__swhatbuf_r>:
 8005df0:	b570      	push	{r4, r5, r6, lr}
 8005df2:	000e      	movs	r6, r1
 8005df4:	001d      	movs	r5, r3
 8005df6:	230e      	movs	r3, #14
 8005df8:	5ec9      	ldrsh	r1, [r1, r3]
 8005dfa:	0014      	movs	r4, r2
 8005dfc:	b096      	sub	sp, #88	@ 0x58
 8005dfe:	2900      	cmp	r1, #0
 8005e00:	da0c      	bge.n	8005e1c <__swhatbuf_r+0x2c>
 8005e02:	89b2      	ldrh	r2, [r6, #12]
 8005e04:	2380      	movs	r3, #128	@ 0x80
 8005e06:	0011      	movs	r1, r2
 8005e08:	4019      	ands	r1, r3
 8005e0a:	421a      	tst	r2, r3
 8005e0c:	d114      	bne.n	8005e38 <__swhatbuf_r+0x48>
 8005e0e:	2380      	movs	r3, #128	@ 0x80
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	2000      	movs	r0, #0
 8005e14:	6029      	str	r1, [r5, #0]
 8005e16:	6023      	str	r3, [r4, #0]
 8005e18:	b016      	add	sp, #88	@ 0x58
 8005e1a:	bd70      	pop	{r4, r5, r6, pc}
 8005e1c:	466a      	mov	r2, sp
 8005e1e:	f000 f865 	bl	8005eec <_fstat_r>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	dbed      	blt.n	8005e02 <__swhatbuf_r+0x12>
 8005e26:	23f0      	movs	r3, #240	@ 0xf0
 8005e28:	9901      	ldr	r1, [sp, #4]
 8005e2a:	021b      	lsls	r3, r3, #8
 8005e2c:	4019      	ands	r1, r3
 8005e2e:	4b04      	ldr	r3, [pc, #16]	@ (8005e40 <__swhatbuf_r+0x50>)
 8005e30:	18c9      	adds	r1, r1, r3
 8005e32:	424b      	negs	r3, r1
 8005e34:	4159      	adcs	r1, r3
 8005e36:	e7ea      	b.n	8005e0e <__swhatbuf_r+0x1e>
 8005e38:	2100      	movs	r1, #0
 8005e3a:	2340      	movs	r3, #64	@ 0x40
 8005e3c:	e7e9      	b.n	8005e12 <__swhatbuf_r+0x22>
 8005e3e:	46c0      	nop			@ (mov r8, r8)
 8005e40:	ffffe000 	.word	0xffffe000

08005e44 <__smakebuf_r>:
 8005e44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e46:	2602      	movs	r6, #2
 8005e48:	898b      	ldrh	r3, [r1, #12]
 8005e4a:	0005      	movs	r5, r0
 8005e4c:	000c      	movs	r4, r1
 8005e4e:	b085      	sub	sp, #20
 8005e50:	4233      	tst	r3, r6
 8005e52:	d007      	beq.n	8005e64 <__smakebuf_r+0x20>
 8005e54:	0023      	movs	r3, r4
 8005e56:	3347      	adds	r3, #71	@ 0x47
 8005e58:	6023      	str	r3, [r4, #0]
 8005e5a:	6123      	str	r3, [r4, #16]
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	6163      	str	r3, [r4, #20]
 8005e60:	b005      	add	sp, #20
 8005e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e64:	ab03      	add	r3, sp, #12
 8005e66:	aa02      	add	r2, sp, #8
 8005e68:	f7ff ffc2 	bl	8005df0 <__swhatbuf_r>
 8005e6c:	9f02      	ldr	r7, [sp, #8]
 8005e6e:	9001      	str	r0, [sp, #4]
 8005e70:	0039      	movs	r1, r7
 8005e72:	0028      	movs	r0, r5
 8005e74:	f7ff fa5c 	bl	8005330 <_malloc_r>
 8005e78:	2800      	cmp	r0, #0
 8005e7a:	d108      	bne.n	8005e8e <__smakebuf_r+0x4a>
 8005e7c:	220c      	movs	r2, #12
 8005e7e:	5ea3      	ldrsh	r3, [r4, r2]
 8005e80:	059a      	lsls	r2, r3, #22
 8005e82:	d4ed      	bmi.n	8005e60 <__smakebuf_r+0x1c>
 8005e84:	2203      	movs	r2, #3
 8005e86:	4393      	bics	r3, r2
 8005e88:	431e      	orrs	r6, r3
 8005e8a:	81a6      	strh	r6, [r4, #12]
 8005e8c:	e7e2      	b.n	8005e54 <__smakebuf_r+0x10>
 8005e8e:	2380      	movs	r3, #128	@ 0x80
 8005e90:	89a2      	ldrh	r2, [r4, #12]
 8005e92:	6020      	str	r0, [r4, #0]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	81a3      	strh	r3, [r4, #12]
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	6120      	str	r0, [r4, #16]
 8005e9c:	6167      	str	r7, [r4, #20]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00c      	beq.n	8005ebc <__smakebuf_r+0x78>
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	230e      	movs	r3, #14
 8005ea6:	5ee1      	ldrsh	r1, [r4, r3]
 8005ea8:	f000 f832 	bl	8005f10 <_isatty_r>
 8005eac:	2800      	cmp	r0, #0
 8005eae:	d005      	beq.n	8005ebc <__smakebuf_r+0x78>
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	89a2      	ldrh	r2, [r4, #12]
 8005eb4:	439a      	bics	r2, r3
 8005eb6:	3b02      	subs	r3, #2
 8005eb8:	4313      	orrs	r3, r2
 8005eba:	81a3      	strh	r3, [r4, #12]
 8005ebc:	89a3      	ldrh	r3, [r4, #12]
 8005ebe:	9a01      	ldr	r2, [sp, #4]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	81a3      	strh	r3, [r4, #12]
 8005ec4:	e7cc      	b.n	8005e60 <__smakebuf_r+0x1c>

08005ec6 <memmove>:
 8005ec6:	b510      	push	{r4, lr}
 8005ec8:	4288      	cmp	r0, r1
 8005eca:	d902      	bls.n	8005ed2 <memmove+0xc>
 8005ecc:	188b      	adds	r3, r1, r2
 8005ece:	4298      	cmp	r0, r3
 8005ed0:	d308      	bcc.n	8005ee4 <memmove+0x1e>
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d007      	beq.n	8005ee8 <memmove+0x22>
 8005ed8:	5ccc      	ldrb	r4, [r1, r3]
 8005eda:	54c4      	strb	r4, [r0, r3]
 8005edc:	3301      	adds	r3, #1
 8005ede:	e7f9      	b.n	8005ed4 <memmove+0xe>
 8005ee0:	5c8b      	ldrb	r3, [r1, r2]
 8005ee2:	5483      	strb	r3, [r0, r2]
 8005ee4:	3a01      	subs	r2, #1
 8005ee6:	d2fb      	bcs.n	8005ee0 <memmove+0x1a>
 8005ee8:	bd10      	pop	{r4, pc}
	...

08005eec <_fstat_r>:
 8005eec:	2300      	movs	r3, #0
 8005eee:	b570      	push	{r4, r5, r6, lr}
 8005ef0:	4d06      	ldr	r5, [pc, #24]	@ (8005f0c <_fstat_r+0x20>)
 8005ef2:	0004      	movs	r4, r0
 8005ef4:	0008      	movs	r0, r1
 8005ef6:	0011      	movs	r1, r2
 8005ef8:	602b      	str	r3, [r5, #0]
 8005efa:	f7fb fec0 	bl	8001c7e <_fstat>
 8005efe:	1c43      	adds	r3, r0, #1
 8005f00:	d103      	bne.n	8005f0a <_fstat_r+0x1e>
 8005f02:	682b      	ldr	r3, [r5, #0]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d000      	beq.n	8005f0a <_fstat_r+0x1e>
 8005f08:	6023      	str	r3, [r4, #0]
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}
 8005f0c:	200003dc 	.word	0x200003dc

08005f10 <_isatty_r>:
 8005f10:	2300      	movs	r3, #0
 8005f12:	b570      	push	{r4, r5, r6, lr}
 8005f14:	4d06      	ldr	r5, [pc, #24]	@ (8005f30 <_isatty_r+0x20>)
 8005f16:	0004      	movs	r4, r0
 8005f18:	0008      	movs	r0, r1
 8005f1a:	602b      	str	r3, [r5, #0]
 8005f1c:	f7fb febd 	bl	8001c9a <_isatty>
 8005f20:	1c43      	adds	r3, r0, #1
 8005f22:	d103      	bne.n	8005f2c <_isatty_r+0x1c>
 8005f24:	682b      	ldr	r3, [r5, #0]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d000      	beq.n	8005f2c <_isatty_r+0x1c>
 8005f2a:	6023      	str	r3, [r4, #0]
 8005f2c:	bd70      	pop	{r4, r5, r6, pc}
 8005f2e:	46c0      	nop			@ (mov r8, r8)
 8005f30:	200003dc 	.word	0x200003dc

08005f34 <_sbrk_r>:
 8005f34:	2300      	movs	r3, #0
 8005f36:	b570      	push	{r4, r5, r6, lr}
 8005f38:	4d06      	ldr	r5, [pc, #24]	@ (8005f54 <_sbrk_r+0x20>)
 8005f3a:	0004      	movs	r4, r0
 8005f3c:	0008      	movs	r0, r1
 8005f3e:	602b      	str	r3, [r5, #0]
 8005f40:	f7fb fec0 	bl	8001cc4 <_sbrk>
 8005f44:	1c43      	adds	r3, r0, #1
 8005f46:	d103      	bne.n	8005f50 <_sbrk_r+0x1c>
 8005f48:	682b      	ldr	r3, [r5, #0]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d000      	beq.n	8005f50 <_sbrk_r+0x1c>
 8005f4e:	6023      	str	r3, [r4, #0]
 8005f50:	bd70      	pop	{r4, r5, r6, pc}
 8005f52:	46c0      	nop			@ (mov r8, r8)
 8005f54:	200003dc 	.word	0x200003dc

08005f58 <memchr>:
 8005f58:	b2c9      	uxtb	r1, r1
 8005f5a:	1882      	adds	r2, r0, r2
 8005f5c:	4290      	cmp	r0, r2
 8005f5e:	d101      	bne.n	8005f64 <memchr+0xc>
 8005f60:	2000      	movs	r0, #0
 8005f62:	4770      	bx	lr
 8005f64:	7803      	ldrb	r3, [r0, #0]
 8005f66:	428b      	cmp	r3, r1
 8005f68:	d0fb      	beq.n	8005f62 <memchr+0xa>
 8005f6a:	3001      	adds	r0, #1
 8005f6c:	e7f6      	b.n	8005f5c <memchr+0x4>

08005f6e <memcpy>:
 8005f6e:	2300      	movs	r3, #0
 8005f70:	b510      	push	{r4, lr}
 8005f72:	429a      	cmp	r2, r3
 8005f74:	d100      	bne.n	8005f78 <memcpy+0xa>
 8005f76:	bd10      	pop	{r4, pc}
 8005f78:	5ccc      	ldrb	r4, [r1, r3]
 8005f7a:	54c4      	strb	r4, [r0, r3]
 8005f7c:	3301      	adds	r3, #1
 8005f7e:	e7f8      	b.n	8005f72 <memcpy+0x4>

08005f80 <_realloc_r>:
 8005f80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005f82:	0006      	movs	r6, r0
 8005f84:	000c      	movs	r4, r1
 8005f86:	0015      	movs	r5, r2
 8005f88:	2900      	cmp	r1, #0
 8005f8a:	d105      	bne.n	8005f98 <_realloc_r+0x18>
 8005f8c:	0011      	movs	r1, r2
 8005f8e:	f7ff f9cf 	bl	8005330 <_malloc_r>
 8005f92:	0004      	movs	r4, r0
 8005f94:	0020      	movs	r0, r4
 8005f96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005f98:	2a00      	cmp	r2, #0
 8005f9a:	d103      	bne.n	8005fa4 <_realloc_r+0x24>
 8005f9c:	f7ff f95c 	bl	8005258 <_free_r>
 8005fa0:	002c      	movs	r4, r5
 8005fa2:	e7f7      	b.n	8005f94 <_realloc_r+0x14>
 8005fa4:	f000 f81c 	bl	8005fe0 <_malloc_usable_size_r>
 8005fa8:	0007      	movs	r7, r0
 8005faa:	4285      	cmp	r5, r0
 8005fac:	d802      	bhi.n	8005fb4 <_realloc_r+0x34>
 8005fae:	0843      	lsrs	r3, r0, #1
 8005fb0:	42ab      	cmp	r3, r5
 8005fb2:	d3ef      	bcc.n	8005f94 <_realloc_r+0x14>
 8005fb4:	0029      	movs	r1, r5
 8005fb6:	0030      	movs	r0, r6
 8005fb8:	f7ff f9ba 	bl	8005330 <_malloc_r>
 8005fbc:	9001      	str	r0, [sp, #4]
 8005fbe:	2800      	cmp	r0, #0
 8005fc0:	d101      	bne.n	8005fc6 <_realloc_r+0x46>
 8005fc2:	9c01      	ldr	r4, [sp, #4]
 8005fc4:	e7e6      	b.n	8005f94 <_realloc_r+0x14>
 8005fc6:	002a      	movs	r2, r5
 8005fc8:	42bd      	cmp	r5, r7
 8005fca:	d900      	bls.n	8005fce <_realloc_r+0x4e>
 8005fcc:	003a      	movs	r2, r7
 8005fce:	0021      	movs	r1, r4
 8005fd0:	9801      	ldr	r0, [sp, #4]
 8005fd2:	f7ff ffcc 	bl	8005f6e <memcpy>
 8005fd6:	0021      	movs	r1, r4
 8005fd8:	0030      	movs	r0, r6
 8005fda:	f7ff f93d 	bl	8005258 <_free_r>
 8005fde:	e7f0      	b.n	8005fc2 <_realloc_r+0x42>

08005fe0 <_malloc_usable_size_r>:
 8005fe0:	1f0b      	subs	r3, r1, #4
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	1f18      	subs	r0, r3, #4
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	da01      	bge.n	8005fee <_malloc_usable_size_r+0xe>
 8005fea:	580b      	ldr	r3, [r1, r0]
 8005fec:	18c0      	adds	r0, r0, r3
 8005fee:	4770      	bx	lr

08005ff0 <_init>:
 8005ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ff2:	46c0      	nop			@ (mov r8, r8)
 8005ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ff6:	bc08      	pop	{r3}
 8005ff8:	469e      	mov	lr, r3
 8005ffa:	4770      	bx	lr

08005ffc <_fini>:
 8005ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ffe:	46c0      	nop			@ (mov r8, r8)
 8006000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006002:	bc08      	pop	{r3}
 8006004:	469e      	mov	lr, r3
 8006006:	4770      	bx	lr
