@W: MT530 :"c:\pid project\pid_controller\hdl\spi_ctl.v":39:0:39:5|Found inferred clock spi_clk_20s|cur_clk_inferred_clock[0] which controls 22 sequential elements including PID_controller_0.SPI.SPICTL.cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\pid project\pid_controller\hdl\error_sr.v":35:0:35:5|Found inferred clock PID_ControllerSD|clk which controls 177 sequential elements including PID_controller_0.ESR.sr_1_[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
