
*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanxinj2/ECE385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/yanxinj2/ECE385/Final/Final.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/yanxinj2/ECE385/Final/Final.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19972
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'full', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:38]
INFO: [Synth 8-11241] undeclared symbol 'empty', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:40]
INFO: [Synth 8-11241] undeclared symbol 'gpio_rtl_0_tri_o', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:139]
INFO: [Synth 8-11241] undeclared symbol 'char_change', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:210]
INFO: [Synth 8-11241] undeclared symbol 'vga_clk', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:214]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1874.621 ; gain = 409.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4330]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_uartlite_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_uartlite_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_3' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_3' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_8' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_8_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_3_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_3_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_7' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_7' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_7_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_2_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_2_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_1_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_1_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_mdm_1_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_mdm_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_mdm_1_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_mdm_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_axi_intc_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_axi_intc_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_axi_periph_2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5792]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_159W934' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:12]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_0' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_159W934' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_5DT6PV' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:312]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_1' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_5DT6PV' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_I1611J' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:612]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_2' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_I1611J' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1JBC1AC' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:912]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_3' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_3' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_3' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1JBC1AC' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:912]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SB9MFJ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1212]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_4' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_4' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_4' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SB9MFJ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1212]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_QR90UK' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1512]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_5' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_5' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_5' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_QR90UK' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1512]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EEZW94' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1812]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_6' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_6' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_6_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_6' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EEZW94' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1812]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1E18DHN' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2112]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1E18DHN' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2112]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_VUW8F2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2384]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_7' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_7' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_7_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_7' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_7' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_7' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_VUW8F2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2384]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1W3W8V1' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2684]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_8' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_8_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_8' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_8' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_8' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1W3W8V1' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2684]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_YAD0IP' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2984]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_9' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_9_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_9' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_9_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_9' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_9' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_9' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_YAD0IP' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2984]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1XZ8ZVM' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3284]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_10' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_10_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_10' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_10_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_10' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_10' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_10' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1XZ8ZVM' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3284]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_1CQVUAU' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3584]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_11' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_11_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_11' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_11_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_11' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_11' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_11' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_1CQVUAU' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3584]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_B3WH9H' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3884]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_B3WH9H' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3884]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_2DZ3N2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4030]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_12' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_12_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_12' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_12_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_12' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_12' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_12' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_2DZ3N2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4030]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5JQ7BW' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9489]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_13' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_13_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_13' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_auto_pc_13_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'mb_ddr3_auto_pc_13' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'mb_ddr3_auto_pc_13' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_13' has 56 connections declared, but only 54 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5JQ7BW' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9489]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_155RJRZ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9769]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_155RJRZ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9769]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1JFC7YZ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:10041]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1JFC7YZ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:10041]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_xbar_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_xbar_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_axi_periph_2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5792]
WARNING: [Synth 8-7071] port 'M13_AXI_araddr' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_arprot' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_arvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awaddr' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awprot' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_bready' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_rready' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wdata' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wstrb' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_ddr3_microblaze_0_axi_periph_2' has 408 connections declared, but only 397 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_FH00IO' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9255]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_dlmb_bram_if_cntlr_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_dlmb_v10_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_dlmb_v10_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ddr3_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9401]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_ddr3_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9401]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_ilmb_bram_if_cntlr_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_ilmb_v10_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_ilmb_v10_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ddr3_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9447]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_ddr3_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9447]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_lmb_bram_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_lmb_bram_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_ddr3_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_ddr3_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_ddr3_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_FH00IO' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9255]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_xlconcat_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_xlconcat_0/synth/mb_ddr3_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_xlconcat_0' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_xlconcat_0/synth/mb_ddr3_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_mig_7series_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_mig_7series_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'mb_ddr3_mig_7series_0_1' has 69 connections declared, but only 60 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_rst_mig_7series_0_83M_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_rst_mig_7series_0_83M_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_rst_mig_7series_0_83M_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_rst_mig_7series_0_83M_2_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_ddr3_rst_mig_7series_0_83M_2' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_ddr3_rst_mig_7series_0_83M_2' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'mb_ddr3_rst_mig_7series_0_83M_2' has 10 connections declared, but only 8 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_quad_spi_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_quad_spi_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_ddr3_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_timer_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_timer_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/mb_ddr3_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_ddr3_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4330]
WARNING: [Synth 8-689] width (1) of port connection 'gpio_rtl_0_tri_o' does not match port width (16) of module 'mb_ddr3' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:139]
INFO: [Synth 8-6157] synthesizing module 'fifo_opt' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/fifo_generator_1_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'wr_data_count' does not match port width (12) of module 'fifo_generator_1' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:44]
INFO: [Synth 8-6157] synthesizing module 'select_din' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'select_din' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fifo_opt' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'wait_ready' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/wait_ready.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'wait_ready' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/wait_ready.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bgchange' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/bgchange.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'bgchange' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/bgchange.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bg_example' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bg_palette' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_palette' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_example' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'taiki_example' [C:/Users/yanxinj2/ECE385/taiki/taiki_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'taiki_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/taiki_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'taiki_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/taiki_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'taiki_palette' [C:/Users/yanxinj2/ECE385/taiki/taiki_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'taiki_palette' (0#1) [C:/Users/yanxinj2/ECE385/taiki/taiki_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'taiki_example' (0#1) [C:/Users/yanxinj2/ECE385/taiki/taiki_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'don_example' [C:/Users/yanxinj2/ECE385/don/don_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'don_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/don_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'don_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/don_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'don_palette' [C:/Users/yanxinj2/ECE385/don/don_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'don_palette' (0#1) [C:/Users/yanxinj2/ECE385/don/don_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'don_example' (0#1) [C:/Users/yanxinj2/ECE385/don/don_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'katsu_example' [C:/Users/yanxinj2/ECE385/katsu/katsu_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'katsu_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/katsu_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'katsu_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/katsu_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'katsu_palette' [C:/Users/yanxinj2/ECE385/katsu/katsu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'katsu_palette' (0#1) [C:/Users/yanxinj2/ECE385/katsu/katsu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'katsu_example' (0#1) [C:/Users/yanxinj2/ECE385/katsu/katsu_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'charmove' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'charmove' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv:22]
INFO: [Synth 8-6157] synthesizing module 'char1_example' [C:/Users/yanxinj2/ECE385/char1/char1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char1_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/char1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'char1_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/char1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'char1_palette' [C:/Users/yanxinj2/ECE385/char1/char1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char1_palette' (0#1) [C:/Users/yanxinj2/ECE385/char1/char1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char1_example' (0#1) [C:/Users/yanxinj2/ECE385/char1/char1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char2_example' [C:/Users/yanxinj2/ECE385/char2/char2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char2_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/char2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'char2_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/char2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'char2_palette' [C:/Users/yanxinj2/ECE385/char2/char2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char2_palette' (0#1) [C:/Users/yanxinj2/ECE385/char2/char2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char2_example' (0#1) [C:/Users/yanxinj2/ECE385/char2/char2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:238]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:238]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-1180-ECEB-3022-12/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rand_generator' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:20]
INFO: [Synth 8-6157] synthesizing module 'LFSR8' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'LFSR8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'rand_generator' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:20]
INFO: [Synth 8-6157] synthesizing module 'rand0_1' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand0_1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'rand0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand0_1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'audio_top' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/audio_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/pwm_gen.sv:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/pwm_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'audio' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/audio.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/time_control.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'time_control' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/time_control.sv:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net clk_8000 in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:74]
WARNING: [Synth 8-3848] Net fifo_rd_en in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:81]
WARNING: [Synth 8-3848] Net vga_clk in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:214]
WARNING: [Synth 8-7129] Port addr[9] in module music_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module music_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_red[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_red[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_red[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_red[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_green[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_green[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_green[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_green[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_blue[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_blue[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_blue[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char1_blue[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_red[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_red[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_red[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_red[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_green[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_green[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_green[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_green[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_blue[3] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_blue[2] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_blue[1] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char2_blue[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port char_change in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[7] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[6] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[5] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[4] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[3] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[2] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[1] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[0] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module fifo_opt is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2023.281 ; gain = 557.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2023.281 ; gain = 557.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2023.281 ; gain = 557.758
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2023.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom/char2_rom_in_context.xdc] for cell 'char2/char2_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom/char2_rom_in_context.xdc] for cell 'char2/char2_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom/blk_mem_gen_0_in_context.xdc] for cell 'taiki/taiki_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom/blk_mem_gen_0_in_context.xdc] for cell 'taiki/taiki_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0_in_context.xdc] for cell 'mb_ddr3_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0_in_context.xdc] for cell 'mb_ddr3_i/timer_usb_axi'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_rst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_int'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_leds'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_leds'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_ddr3_i/spi_usb'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_ddr3_i/spi_usb'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2/mb_ddr3_xbar_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2/mb_ddr3_xbar_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_8_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_8_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_in_context.xdc] for cell 'mb_ddr3_i/gpio_audio'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_in_context.xdc] for cell 'mb_ddr3_i/gpio_audio'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_full'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_full'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_empty'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_empty'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_ready'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_ready'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_in_context.xdc] for cell 'mb_ddr3_i/gpio_data_count'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_in_context.xdc] for cell 'mb_ddr3_i/gpio_data_count'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'background/bg_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'background/bg_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom/don_rom_in_context.xdc] for cell 'don/don_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom/don_rom_in_context.xdc] for cell 'don/don_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom/katsu_rom_in_context.xdc] for cell 'katsu/katsu_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom/katsu_rom_in_context.xdc] for cell 'katsu/katsu_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo/fifo'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo/fifo'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom/char1_rom_in_context.xdc] for cell 'char1/char1_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom/char1_rom_in_context.xdc] for cell 'char1/char1_rom'
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2107.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2107.383 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_ddr3_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for char2/char2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for taiki/taiki_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_leds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_audio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_al_full. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_al_empty. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_ready. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_data_count. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for background/bg_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for don/don_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for katsu/katsu_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char1/char1_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_din'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
              WRITE_DATA |                             0010 |                               01
               WAIT_DATA |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'select_din'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  21 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 42    
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 65    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 45    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Multipliers : 
	              32x32  Multipliers := 20    
	               2x27  Multipliers := 1     
+---Muxes : 
	   8 Input   27 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 218   
	   3 Input   10 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 28    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 39    
	   2 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x24).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x24).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX5, operation Mode is: A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX6, operation Mode is: A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX7, operation Mode is: A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX8, operation Mode is: A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX9, operation Mode is: A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX10, operation Mode is: A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX11, operation Mode is: A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX12, operation Mode is: A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX13, operation Mode is: A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX14, operation Mode is: A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX15, operation Mode is: A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX16, operation Mode is: A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX17, operation Mode is: A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX18, operation Mode is: A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX19, operation Mode is: A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP char1/rom_address, operation Mode is: C+A*(B:0x50).
DSP Report: operator char1/rom_address is absorbed into DSP char1/rom_address.
DSP Report: operator char1/rom_address0 is absorbed into DSP char1/rom_address.
WARNING: [Synth 8-3332] Sequential element (fifo/select_din_i/FSM_onehot_state_reg[3]) is unused and will be removed from module mb_usb_hdmi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-----------------------------+---------------+----------------+
|Module Name     | RTL Object                  | Depth x Width | Implemented As | 
+----------------+-----------------------------+---------------+----------------+
|bg_palette      | palette                     | 64x12         | LUT            | 
|taiki_palette   | palette                     | 256x12        | LUT            | 
|don_palette     | palette                     | 256x12        | LUT            | 
|katsu_palette   | palette                     | 256x12        | LUT            | 
|char1_palette   | palette                     | 64x12         | LUT            | 
|char2_palette   | palette                     | 64x12         | LUT            | 
|audio           | count                       | 32x18         | LUT            | 
|music_rom       | ROM                         | 256x8         | LUT            | 
|bg_example      | bg_palette/palette          | 64x12         | LUT            | 
|taiki_example   | taiki_palette/palette       | 256x12        | LUT            | 
|don_example     | don_palette/palette         | 256x12        | LUT            | 
|katsu_example   | katsu_palette/palette       | 256x12        | LUT            | 
|audio_top       | time0/rom_addr_reg_rep      | 256x8         | Block RAM      | 
|audio_top       | audio0/count                | 32x18         | LUT            | 
|mb_usb_hdmi_top | char1/char1_palette/palette | 64x12         | LUT            | 
|mb_usb_hdmi_top | char2/char2_palette/palette | 64x12         | LUT            | 
+----------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example    | A*(B:0x140)    | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | A*(B:0xf0)     | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | C+A*(B:0x140)  | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|taiki_example | A*(B:0x140)    | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | A*(B:0xf0)     | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | C+A*(B:0x140)  | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|don_example   | C+A*(B:0x24)   | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|katsu_example | C+A*(B:0x24)   | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|char1_example | C+A*(B:0x50)   | 10     | 7      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 2108.883 ; gain = 643.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

*** Running vivado
    with args -log mb_usb_hdmi_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_usb_hdmi_top.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanxinj2/ECE385/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/yanxinj2/ECE385/Final/Final.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/yanxinj2/ECE385/Final/Final.srcs/utils_1/imports/synth_1/mb_usb_hdmi_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4296
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'full', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:38]
INFO: [Synth 8-11241] undeclared symbol 'empty', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:40]
INFO: [Synth 8-11241] undeclared symbol 'gpio_rtl_0_tri_o', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:139]
INFO: [Synth 8-11241] undeclared symbol 'char_change', assumed default net type 'wire' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:210]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1880.148 ; gain = 409.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_usb_hdmi_top' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:14]
INFO: [Synth 8-6157] synthesizing module 'hex_driver' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'hex_driver' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/hex_driver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4330]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_uartlite_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_uartlite_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_3' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_3' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_8' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_8_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_3_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_3_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_7' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_7' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_7_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_2_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_2_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_gpio_1_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_gpio_1_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_gpio_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_mdm_1_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_mdm_1_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_mdm_1_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_mdm_1_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_axi_intc_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_axi_intc_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_microblaze_0_axi_intc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_axi_periph_2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5792]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_159W934' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:12]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_0' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_0' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:251]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_159W934' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_5DT6PV' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:312]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_1' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_1' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:551]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_5DT6PV' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:312]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_I1611J' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:612]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_2' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_2' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:851]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_I1611J' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:612]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1JBC1AC' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:912]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_3' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_3' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_3_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_3' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_3' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1151]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1JBC1AC' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:912]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1SB9MFJ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1212]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_4' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_4' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_4_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_4' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_4' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1451]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1SB9MFJ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1212]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_QR90UK' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1512]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_5' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_5' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_5_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_5' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_5' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1751]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_QR90UK' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1512]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EEZW94' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1812]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_6' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_6' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_6_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_6' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_6' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2051]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EEZW94' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:1812]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1E18DHN' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2112]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1E18DHN' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2112]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_VUW8F2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2384]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_7' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_7' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_7_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_7' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_7' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_7' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2623]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_VUW8F2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2384]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1W3W8V1' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2684]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_8' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_8_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_8' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_8' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_8' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2923]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1W3W8V1' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2684]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_YAD0IP' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2984]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_9' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_9_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_9' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_9_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_9' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_9' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_9' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_YAD0IP' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:2984]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_1XZ8ZVM' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3284]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_10' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_10_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_10' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_10_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_10' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_10' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_10' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3523]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_1XZ8ZVM' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3284]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_1CQVUAU' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3584]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_11' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_11_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_11' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_11_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_11' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_11' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_11' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3823]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_1CQVUAU' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3584]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_B3WH9H' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3884]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_B3WH9H' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:3884]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_2DZ3N2' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4030]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_12' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_12_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_12' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_12_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'mb_ddr3_auto_pc_12' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'mb_ddr3_auto_pc_12' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_12' has 60 connections declared, but only 58 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4269]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_2DZ3N2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4030]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_5JQ7BW' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9489]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_auto_pc_13' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_13_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_auto_pc_13' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_auto_pc_13_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'mb_ddr3_auto_pc_13' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'mb_ddr3_auto_pc_13' is unconnected for instance 'auto_pc' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'mb_ddr3_auto_pc_13' has 56 connections declared, but only 54 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9712]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_5JQ7BW' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9489]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_155RJRZ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9769]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_155RJRZ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9769]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1JFC7YZ' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:10041]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1JFC7YZ' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:10041]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_xbar_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_xbar_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_xbar_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_axi_periph_2' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5792]
WARNING: [Synth 8-7071] port 'M13_AXI_araddr' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_arprot' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_arvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awaddr' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awprot' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_awvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_bready' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_rready' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wdata' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wstrb' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7071] port 'M13_AXI_wvalid' of module 'mb_ddr3_microblaze_0_axi_periph_2' is unconnected for instance 'microblaze_0_axi_periph' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
WARNING: [Synth 8-7023] instance 'microblaze_0_axi_periph' of module 'mb_ddr3_microblaze_0_axi_periph_2' has 408 connections declared, but only 397 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5241]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_FH00IO' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9255]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_dlmb_bram_if_cntlr_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_dlmb_bram_if_cntlr_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_dlmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_dlmb_v10_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_dlmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_dlmb_v10_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_dlmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ddr3_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9401]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'mb_ddr3_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9401]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_ilmb_bram_if_cntlr_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_ilmb_bram_if_cntlr_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_ilmb_bram_if_cntlr_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_ilmb_v10_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_ilmb_v10_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_ilmb_v10_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_ilmb_v10_1_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'mb_ddr3_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9447]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'mb_ddr3_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9447]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_lmb_bram_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_lmb_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_lmb_bram_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_lmb_bram_1_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'mb_ddr3_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'mb_ddr3_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'mb_ddr3_lmb_bram_1' has 16 connections declared, but only 14 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9472]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_FH00IO' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:9255]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_microblaze_0_xlconcat_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_xlconcat_0/synth/mb_ddr3_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_microblaze_0_xlconcat_0' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_xlconcat_0/synth/mb_ddr3_microblaze_0_xlconcat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_mig_7series_0_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_mig_7series_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_mig_7series_0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_mig_7series_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'ui_addn_clk_1' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_2' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_3' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'ui_addn_clk_4' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'init_calib_complete' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mb_ddr3_mig_7series_0_1' is unconnected for instance 'mig_7series_0' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'mb_ddr3_mig_7series_0_1' has 69 connections declared, but only 60 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5667]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_rst_mig_7series_0_83M_2' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_rst_mig_7series_0_83M_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_rst_mig_7series_0_83M_2' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_rst_mig_7series_0_83M_2_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'mb_ddr3_rst_mig_7series_0_83M_2' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'mb_ddr3_rst_mig_7series_0_83M_2' is unconnected for instance 'rst_mig_7series_0_83M' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_83M' of module 'mb_ddr3_rst_mig_7series_0_83M_2' has 10 connections declared, but only 8 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5728]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_quad_spi_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_quad_spi_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_quad_spi_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_quad_spi_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'io0_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'io1_o' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'io1_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'sck_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7071] port 'ss_t' of module 'mb_ddr3_axi_quad_spi_0_0' is unconnected for instance 'spi_usb' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
WARNING: [Synth 8-7023] instance 'spi_usb' of module 'mb_ddr3_axi_quad_spi_0_0' has 33 connections declared, but only 28 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5737]
INFO: [Synth 8-6157] synthesizing module 'mb_ddr3_axi_timer_0_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_timer_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3_axi_timer_0_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/mb_ddr3_axi_timer_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'generateout0' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7071] port 'generateout1' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7071] port 'pwm0' of module 'mb_ddr3_axi_timer_0_0' is unconnected for instance 'timer_usb_axi' [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
WARNING: [Synth 8-7023] instance 'timer_usb_axi' of module 'mb_ddr3_axi_timer_0_0' has 26 connections declared, but only 23 given [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:5766]
INFO: [Synth 8-6155] done synthesizing module 'mb_ddr3' (0#1) [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/synth/mb_ddr3.v:4330]
WARNING: [Synth 8-689] width (1) of port connection 'gpio_rtl_0_tri_o' does not match port width (16) of module 'mb_ddr3' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:139]
INFO: [Synth 8-6157] synthesizing module 'fifo_opt' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/fifo_generator_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/fifo_generator_1_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'wr_data_count' does not match port width (12) of module 'fifo_generator_1' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:44]
INFO: [Synth 8-6157] synthesizing module 'select_din' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'select_din' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/select_din.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'fifo_opt' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/fifo_opt.sv:22]
INFO: [Synth 8-6157] synthesizing module 'wait_ready' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/wait_ready.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'wait_ready' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/wait_ready.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bgchange' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/bgchange.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'bgchange' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/bgchange.sv:22]
INFO: [Synth 8-6157] synthesizing module 'bg_example' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bg_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bg_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/bg_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bg_palette' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_palette' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bg_example' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/bg/bg_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'taiki_example' [C:/Users/yanxinj2/ECE385/taiki/taiki_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'taiki_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/taiki_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'taiki_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/taiki_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'taiki_palette' [C:/Users/yanxinj2/ECE385/taiki/taiki_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'taiki_palette' (0#1) [C:/Users/yanxinj2/ECE385/taiki/taiki_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'taiki_example' (0#1) [C:/Users/yanxinj2/ECE385/taiki/taiki_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'don_example' [C:/Users/yanxinj2/ECE385/don/don_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'don_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/don_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'don_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/don_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'don_palette' [C:/Users/yanxinj2/ECE385/don/don_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'don_palette' (0#1) [C:/Users/yanxinj2/ECE385/don/don_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'don_example' (0#1) [C:/Users/yanxinj2/ECE385/don/don_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'katsu_example' [C:/Users/yanxinj2/ECE385/katsu/katsu_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'katsu_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/katsu_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'katsu_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/katsu_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'katsu_palette' [C:/Users/yanxinj2/ECE385/katsu/katsu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'katsu_palette' (0#1) [C:/Users/yanxinj2/ECE385/katsu/katsu_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'katsu_example' (0#1) [C:/Users/yanxinj2/ECE385/katsu/katsu_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'charmove' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'charmove' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/charmove.sv:22]
INFO: [Synth 8-6157] synthesizing module 'char1_example' [C:/Users/yanxinj2/ECE385/char1/char1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char1_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/char1_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'char1_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/char1_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'char1_palette' [C:/Users/yanxinj2/ECE385/char1/char1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char1_palette' (0#1) [C:/Users/yanxinj2/ECE385/char1/char1_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char1_example' (0#1) [C:/Users/yanxinj2/ECE385/char1/char1_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char2_example' [C:/Users/yanxinj2/ECE385/char2/char2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'char2_rom' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/char2_rom_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'char2_rom' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/char2_rom_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'char2_palette' [C:/Users/yanxinj2/ECE385/char2/char2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char2_palette' (0#1) [C:/Users/yanxinj2/ECE385/char2/char2_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'char2_example' (0#1) [C:/Users/yanxinj2/ECE385/char2/char2_example.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:238]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:238]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/.Xil/Vivado-18584-ECEB-3022-12/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ball' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'rand_generator' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:20]
INFO: [Synth 8-6157] synthesizing module 'LFSR8' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'LFSR8' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'rand_generator' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand_generator.sv:20]
INFO: [Synth 8-6157] synthesizing module 'rand0_1' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand0_1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'rand0_1' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/new/rand0_1.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ball' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/ball.sv:18]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'audio_top' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/audio_top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/pwm_gen.sv:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/pwm_gen.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'audio' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/audio.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/time_control.sv:59]
INFO: [Synth 8-6155] done synthesizing module 'time_control' (0#1) [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/faded/time_control.sv:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net clk_8000 in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:74]
WARNING: [Synth 8-3848] Net fifo_rd_en in module/entity mb_usb_hdmi_top does not have driver. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/sources_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/sources_1/imports/design_source/mb_usb_hdmi_top.sv:81]
WARNING: [Synth 8-7129] Port addr[9] in module music_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module music_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[7] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[6] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[5] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[4] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[3] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[2] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[1] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port audio_data[0] in module select_din is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_en in module fifo_opt is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2030.422 ; gain = 560.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2048.344 ; gain = 578.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2048.344 ; gain = 578.086
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 2048.344 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom/char2_rom_in_context.xdc] for cell 'char2/char2_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char2_rom/char2_rom/char2_rom_in_context.xdc] for cell 'char2/char2_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom/blk_mem_gen_0_in_context.xdc] for cell 'taiki/taiki_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/taiki_rom/taiki_rom/blk_mem_gen_0_in_context.xdc] for cell 'taiki/taiki_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0/mb_ddr3_microblaze_0_axi_intc_0_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0_in_context.xdc] for cell 'mb_ddr3_i/timer_usb_axi'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0/mb_ddr3_axi_timer_0_0_in_context.xdc] for cell 'mb_ddr3_i/timer_usb_axi'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0/mb_ddr3_axi_uartlite_0_0_in_context.xdc] for cell 'mb_ddr3_i/axi_uartlite_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0/mb_ddr3_axi_gpio_0_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_keycode'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_rst'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0/mb_ddr3_axi_gpio_1_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_rst'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_int'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0/mb_ddr3_axi_gpio_2_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_usb_int'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_leds'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0/mb_ddr3_axi_gpio_3_0_in_context.xdc] for cell 'mb_ddr3_i/gpio_leds'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_ddr3_i/spi_usb'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0/mb_ddr3_axi_quad_spi_0_0_in_context.xdc] for cell 'mb_ddr3_i/spi_usb'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1/mb_ddr3_microblaze_0_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc] for cell 'mb_ddr3_i/mig_7series_0'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_v10_1/mb_ddr3_dlmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1/mb_ddr3_ilmb_v10_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_ilmb_bram_if_cntlr_1/mb_ddr3_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1/mb_ddr3_lmb_bram_1_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2/mb_ddr3_xbar_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_xbar_2/mb_ddr3_xbar_2/mb_ddr3_xbar_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_8_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_13/mb_ddr3_auto_pc_8_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_0/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_1/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_3/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_4/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_5/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_6/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_7/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_8/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_9/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_10/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_11/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_12/mb_ddr3_auto_pc_2_in_context.xdc] for cell 'mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_2/mb_ddr3_mdm_1_0_in_context.xdc] for cell 'mb_ddr3_i/mdm_1'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_2/mb_ddr3_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'mb_ddr3_i/rst_mig_7series_0_83M'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_in_context.xdc] for cell 'mb_ddr3_i/gpio_audio'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1/mb_ddr3_axi_gpio_0_1_in_context.xdc] for cell 'mb_ddr3_i/gpio_audio'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_full'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_2/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_full'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_empty'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_al_empty'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_ready'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_7/mb_ddr3_axi_gpio_0_3_in_context.xdc] for cell 'mb_ddr3_i/gpio_ready'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_in_context.xdc] for cell 'mb_ddr3_i/gpio_data_count'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8/mb_ddr3_axi_gpio_0_8_in_context.xdc] for cell 'mb_ddr3_i/gpio_data_count'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'background/bg_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/bg_rom/bg_rom/bg_rom_in_context.xdc] for cell 'background/bg_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom/don_rom_in_context.xdc] for cell 'don/don_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/don_rom/don_rom/don_rom_in_context.xdc] for cell 'don/don_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom/katsu_rom_in_context.xdc] for cell 'katsu/katsu_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/katsu_rom/katsu_rom/katsu_rom_in_context.xdc] for cell 'katsu/katsu_rom'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo/fifo'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'fifo/fifo'
Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom/char1_rom_in_context.xdc] for cell 'char1/char1_rom'
Finished Parsing XDC File [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/char1_rom/char1_rom/char1_rom_in_context.xdc] for cell 'char1/char1_rom'
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'init_calib_complete'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'clk_100mhz'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:33]
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'ddr3_cke[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'ddr3_odt[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_p[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'ddr3_ck_n[0]'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc:320]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/urbana_ddr3_provided/urbana_ddr3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_100' completely overrides clock 'Clk'.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc:10]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanxinj2/ECE385/Final/Final.srcs/constrs_1/imports/ECE385/ece385-lab6-yanxinj2-qge3-1/lab6.2_new_proj/lab6.2_new_proj.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_usb_hdmi_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_usb_hdmi_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2161.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2161.086 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_ddr3_i/spi_usb' at clock pin 'ext_spi_clk' is different from the actual clock period '12.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'mb_ddr3_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '12.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SYS_CLK_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/bd/mb_ddr3/ip/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1/mb_ddr3_mig_7series_0_1_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_n. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_clk_p. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_n[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[0]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[1]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tmds_data_p[2]. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk. (constraint file  c:/Users/yanxinj2/ECE385/Final/Final.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for char2/char2_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for taiki/taiki_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_intc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_xlconcat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/timer_usb_axi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_keycode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_rst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_usb_int. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_leds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/spi_usb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m08_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m10_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m11_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m12_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph/m14_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_audio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_al_full. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_al_empty. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_ready. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mb_ddr3_i/gpio_data_count. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for background/bg_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for don/don_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for katsu/katsu_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fifo/fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char1/char1_rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_din'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
              WRITE_DATA |                             0010 |                               01
               WAIT_DATA |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'select_din'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  21 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 42    
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 67    
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 45    
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Multipliers : 
	              32x32  Multipliers := 20    
	               2x27  Multipliers := 1     
+---Muxes : 
	   8 Input   27 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 298   
	   3 Input   10 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 40    
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 39    
	   2 Input    1 Bit        Muxes := 93    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address1, operation Mode is: A*(B:0x140).
DSP Report: operator rom_address1 is absorbed into DSP rom_address1.
DSP Report: Generating DSP rom_address2, operation Mode is: A*(B:0xf0).
DSP Report: operator rom_address2 is absorbed into DSP rom_address2.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x140).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x24).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP rom_address, operation Mode is: C+A*(B:0x24).
DSP Report: operator rom_address is absorbed into DSP rom_address.
DSP Report: operator rom_address0 is absorbed into DSP rom_address.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX5, operation Mode is: A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: operator charX5 is absorbed into DSP charX5.
DSP Report: Generating DSP charX6, operation Mode is: A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX6, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: operator charX6 is absorbed into DSP charX6.
DSP Report: Generating DSP charX7, operation Mode is: A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: operator charX7 is absorbed into DSP charX7.
DSP Report: Generating DSP charX8, operation Mode is: A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX8, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: operator charX8 is absorbed into DSP charX8.
DSP Report: Generating DSP charX9, operation Mode is: A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX9, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: operator charX9 is absorbed into DSP charX9.
DSP Report: Generating DSP charX10, operation Mode is: A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: operator charX10 is absorbed into DSP charX10.
DSP Report: Generating DSP charX11, operation Mode is: A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: operator charX11 is absorbed into DSP charX11.
DSP Report: Generating DSP charX12, operation Mode is: A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX12, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: operator charX12 is absorbed into DSP charX12.
DSP Report: Generating DSP charX13, operation Mode is: A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX13, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: operator charX13 is absorbed into DSP charX13.
DSP Report: Generating DSP charX14, operation Mode is: A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: operator charX14 is absorbed into DSP charX14.
DSP Report: Generating DSP charX15, operation Mode is: A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX15, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: operator charX15 is absorbed into DSP charX15.
DSP Report: Generating DSP charX16, operation Mode is: A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX16, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: operator charX16 is absorbed into DSP charX16.
DSP Report: Generating DSP charX17, operation Mode is: A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX17, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: operator charX17 is absorbed into DSP charX17.
DSP Report: Generating DSP charX18, operation Mode is: A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX18, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: operator charX18 is absorbed into DSP charX18.
DSP Report: Generating DSP charX19, operation Mode is: A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX19, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: operator charX19 is absorbed into DSP charX19.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: operator charX21 is absorbed into DSP charX21.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: operator charX20 is absorbed into DSP charX20.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP charX3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: operator charX3 is absorbed into DSP charX3.
DSP Report: Generating DSP char1/rom_address, operation Mode is: C+A*(B:0x50).
DSP Report: operator char1/rom_address is absorbed into DSP char1/rom_address.
DSP Report: operator char1/rom_address0 is absorbed into DSP char1/rom_address.
WARNING: [Synth 8-3332] Sequential element (fifo/select_din_i/FSM_onehot_state_reg[3]) is unused and will be removed from module mb_usb_hdmi_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-----------------------------+---------------+----------------+
|Module Name     | RTL Object                  | Depth x Width | Implemented As | 
+----------------+-----------------------------+---------------+----------------+
|bg_palette      | palette                     | 64x12         | LUT            | 
|taiki_palette   | palette                     | 256x12        | LUT            | 
|don_palette     | palette                     | 256x12        | LUT            | 
|katsu_palette   | palette                     | 256x12        | LUT            | 
|char1_palette   | palette                     | 64x12         | LUT            | 
|char2_palette   | palette                     | 64x12         | LUT            | 
|audio           | count                       | 32x18         | LUT            | 
|music_rom       | ROM                         | 256x8         | LUT            | 
|bg_example      | bg_palette/palette          | 64x12         | LUT            | 
|taiki_example   | taiki_palette/palette       | 256x12        | LUT            | 
|don_example     | don_palette/palette         | 256x12        | LUT            | 
|katsu_example   | katsu_palette/palette       | 256x12        | LUT            | 
|audio_top       | time0/rom_addr_reg_rep      | 256x8         | Block RAM      | 
|mb_usb_hdmi_top | char1/char1_palette/palette | 64x12         | LUT            | 
|mb_usb_hdmi_top | char2/char2_palette/palette | 64x12         | LUT            | 
+----------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example    | A*(B:0x140)    | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | A*(B:0xf0)     | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | C+A*(B:0x140)  | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|taiki_example | A*(B:0x140)    | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | A*(B:0xf0)     | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | C+A*(B:0x140)  | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|don_example   | C+A*(B:0x24)   | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|katsu_example | C+A*(B:0x24)   | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 11     | 11     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|char1_example | C+A*(B:0x50)   | 10     | 7      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2161.086 ; gain = 690.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance audio0/time0/rom_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 2208.902 ; gain = 738.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bg_example    | A*B          | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | A*B          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bg_example    | C+A*B        | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|char1_example | C+A*B        | 10     | 7      | 10     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 5      | 5      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|color_mapper  | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|don_example   | C+A*B        | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|katsu_example | C+A*B        | 10     | 6      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|taiki_example | A*B          | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | A*B          | 10     | 8      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|taiki_example | C+A*B        | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |mb_ddr3_xbar_2                  |         1|
|2     |mb_ddr3_auto_pc_0               |         1|
|3     |mb_ddr3_auto_pc_1               |         1|
|4     |mb_ddr3_auto_pc_2               |         1|
|5     |mb_ddr3_auto_pc_3               |         1|
|6     |mb_ddr3_auto_pc_4               |         1|
|7     |mb_ddr3_auto_pc_5               |         1|
|8     |mb_ddr3_auto_pc_6               |         1|
|9     |mb_ddr3_auto_pc_7               |         1|
|10    |mb_ddr3_auto_pc_8               |         1|
|11    |mb_ddr3_auto_pc_9               |         1|
|12    |mb_ddr3_auto_pc_10              |         1|
|13    |mb_ddr3_auto_pc_11              |         1|
|14    |mb_ddr3_auto_pc_12              |         1|
|15    |mb_ddr3_auto_pc_13              |         1|
|16    |mb_ddr3_axi_uartlite_0_0        |         1|
|17    |mb_ddr3_axi_gpio_0_3            |         1|
|18    |mb_ddr3_axi_gpio_0_2            |         1|
|19    |mb_ddr3_axi_gpio_0_1            |         1|
|20    |mb_ddr3_axi_gpio_0_8            |         1|
|21    |mb_ddr3_axi_gpio_3_0            |         1|
|22    |mb_ddr3_axi_gpio_0_7            |         1|
|23    |mb_ddr3_axi_gpio_2_0            |         1|
|24    |mb_ddr3_axi_gpio_0_0            |         1|
|25    |mb_ddr3_axi_gpio_1_0            |         1|
|26    |mb_ddr3_mdm_1_2                 |         1|
|27    |mb_ddr3_microblaze_0_1          |         1|
|28    |mb_ddr3_microblaze_0_axi_intc_0 |         1|
|29    |mb_ddr3_mig_7series_0_1         |         1|
|30    |mb_ddr3_rst_mig_7series_0_83M_2 |         1|
|31    |mb_ddr3_axi_quad_spi_0_0        |         1|
|32    |mb_ddr3_axi_timer_0_0           |         1|
|33    |mb_ddr3_dlmb_bram_if_cntlr_1    |         1|
|34    |mb_ddr3_dlmb_v10_1              |         1|
|35    |mb_ddr3_ilmb_bram_if_cntlr_1    |         1|
|36    |mb_ddr3_ilmb_v10_1              |         1|
|37    |mb_ddr3_lmb_bram_1              |         1|
|38    |clk_wiz_0                       |         1|
|39    |hdmi_tx_0                       |         1|
|40    |bg_rom                          |         1|
|41    |char1_rom                       |         1|
|42    |char2_rom                       |         1|
|43    |don_rom                         |         1|
|44    |fifo_generator_1                |         1|
|45    |katsu_rom                       |         1|
|46    |taiki_rom                       |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bg_rom                        |     1|
|2     |char1_rom                     |     1|
|3     |char2_rom                     |     1|
|4     |clk_wiz                       |     1|
|5     |don_rom                       |     1|
|6     |fifo_generator                |     1|
|7     |hdmi_tx                       |     1|
|8     |katsu_rom                     |     1|
|9     |mb_ddr3_auto_pc               |    14|
|23    |mb_ddr3_axi_gpio_0            |     6|
|29    |mb_ddr3_axi_gpio_1            |     1|
|30    |mb_ddr3_axi_gpio_2            |     1|
|31    |mb_ddr3_axi_gpio_3            |     1|
|32    |mb_ddr3_axi_quad_spi_0        |     1|
|33    |mb_ddr3_axi_timer_0           |     1|
|34    |mb_ddr3_axi_uartlite_0        |     1|
|35    |mb_ddr3_dlmb_bram_if_cntlr    |     1|
|36    |mb_ddr3_dlmb_v10              |     1|
|37    |mb_ddr3_ilmb_bram_if_cntlr    |     1|
|38    |mb_ddr3_ilmb_v10              |     1|
|39    |mb_ddr3_lmb_bram              |     1|
|40    |mb_ddr3_mdm_1                 |     1|
|41    |mb_ddr3_microblaze_0          |     1|
|42    |mb_ddr3_microblaze_0_axi_intc |     1|
|43    |mb_ddr3_mig_7series_0         |     1|
|44    |mb_ddr3_rst_mig_7series_0_83M |     1|
|45    |mb_ddr3_xbar                  |     1|
|46    |taiki_rom                     |     1|
|47    |BUFG                          |     1|
|48    |CARRY4                        |   613|
|49    |DSP48E1                       |    76|
|51    |LUT1                          |    71|
|52    |LUT2                          |  1208|
|53    |LUT3                          |   760|
|54    |LUT4                          |  1297|
|55    |LUT5                          |   409|
|56    |LUT6                          |   941|
|57    |MUXF7                         |    61|
|58    |MUXF8                         |    30|
|59    |RAMB18E1                      |     1|
|60    |FDCE                          |    38|
|61    |FDPE                          |     3|
|62    |FDRE                          |   402|
|63    |FDSE                          |   240|
|64    |IBUF                          |     4|
|65    |OBUF                          |    31|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 2221.699 ; gain = 638.699
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 2221.699 ; gain = 751.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 2233.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 781 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2237.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cdc11886
INFO: [Common 17-83] Releasing license: Synthesis
240 Infos, 218 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 2237.414 ; gain = 1160.750
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanxinj2/ECE385/Final/Final.runs/synth_1/mb_usb_hdmi_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_synth.rpt -pb mb_usb_hdmi_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 22:21:35 2024...
