

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 11:41:53 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.396 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3782|     3782|  37.820 us|  37.820 us|  3782|  3782|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3780|     3780|         7|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    758|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      71|     20|    -|
|Multiplexer      |        -|    -|       -|    136|    -|
|Register         |        -|    -|     191|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     262|    946|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_24s_18s_42_4_1_U12  |mul_mul_24s_18s_42_4_1  |    i0 * i1|
    |mul_mul_24s_18s_42_4_1_U13  |mul_mul_24s_18s_42_4_1  |    i0 * i1|
    |mul_mul_24s_18s_42_4_1_U14  |mul_mul_24s_18s_42_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +--------------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory          |                    Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1d_0_biases_V_U       |conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R       |        0|  17|   5|    0|    16|   17|     1|          272|
    |conv1d_0_weights_V_0_0_U  |conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R  |        0|  18|   5|    0|    16|   18|     1|          288|
    |conv1d_0_weights_V_1_0_U  |conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R  |        0|  18|   5|    0|    16|   18|     1|          288|
    |conv1d_0_weights_V_2_0_U  |conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R  |        0|  18|   5|    0|    16|   18|     1|          288|
    +--------------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                     |                                             |        0|  71|  20|    0|    64|   71|     4|         1136|
    +--------------------------+---------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1271_1_fu_283_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_2_fu_302_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln1271_fu_256_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln1347_17_fu_649_p2    |         +|   0|  0|  50|          43|          43|
    |add_ln1347_18_fu_505_p2    |         +|   0|  0|  49|          42|          42|
    |add_ln1347_19_fu_644_p2    |         +|   0|  0|  49|          42|          42|
    |add_ln1347_fu_510_p2       |         +|   0|  0|  50|          43|          43|
    |add_ln25_fu_230_p2         |         +|   0|  0|  18|          11|           1|
    |add_ln27_fu_333_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln37_fu_327_p2         |         +|   0|  0|  18|          11|          11|
    |p_Val2_17_fu_795_p2        |         +|   0|  0|  31|          24|          24|
    |ret_V_fu_781_p2            |         +|   0|  0|  32|          25|          25|
    |and_ln895_17_fu_562_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln895_18_fu_701_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln895_fu_423_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln896_16_fu_568_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln896_17_fu_707_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln896_fu_429_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln898_17_fu_602_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln898_18_fu_741_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln898_fu_462_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_205           |       and|   0|  0|   2|           1|           1|
    |overflow_fu_815_p2         |       and|   0|  0|   2|           1|           1|
    |underflow_fu_843_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1649_fu_875_p2      |      icmp|   0|  0|  16|          24|           1|
    |icmp_ln25_fu_224_p2        |      icmp|   0|  0|  11|          11|           9|
    |icmp_ln27_fu_242_p2        |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln900_17_fu_450_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln900_18_fu_590_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln900_19_fu_729_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln900_fu_831_p2       |      icmp|   0|  0|  16|          23|           1|
    |or_ln346_18_fu_608_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln346_19_fu_755_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln346_20_fu_857_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln346_fu_468_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln895_1_fu_550_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln895_2_fu_689_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln895_fu_411_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln898_18_fu_456_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln898_19_fu_735_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln898_20_fu_837_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln898_fu_596_p2         |        or|   0|  0|   2|           1|           1|
    |lhs_fu_761_p3              |    select|   0|  0|  24|           1|          24|
    |select_ln20_fu_881_p3      |    select|   0|  0|  22|           1|          23|
    |select_ln25_1_fu_262_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_2_fu_289_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_3_fu_308_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_fu_248_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln346_37_fu_482_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln346_38_fu_614_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln346_39_fu_622_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln346_40_fu_747_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln346_42_fu_849_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln346_fu_474_p3     |    select|   0|  0|  24|           1|          23|
    |x_V_fu_863_p3              |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_17_fu_417_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_18_fu_556_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_19_fu_695_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln895_fu_809_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln896_18_fu_435_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln896_19_fu_574_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln896_20_fu_713_p2     |       xor|   0|  0|   2|           2|           1|
    |xor_ln896_fu_821_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 758|         448|         529|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_100                              |   9|          2|    7|         14|
    |indvar_flatten_fu_104                 |   9|          2|   11|         22|
    |input_0_address0                      |  14|          3|    7|         21|
    |j_fu_96                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 136|         30|   60|        128|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_965                      |  11|   0|   11|          0|
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |conv1d_0_weights_V_2_0_load_reg_1010  |  18|   0|   18|          0|
    |i_fu_100                              |   7|   0|    7|          0|
    |icmp_ln25_reg_941                     |   1|   0|    1|          0|
    |icmp_ln25_reg_941_pp0_iter1_reg       |   1|   0|    1|          0|
    |indvar_flatten_fu_104                 |  11|   0|   11|          0|
    |j_cast_reg_960                        |   5|   0|   64|         59|
    |j_cast_reg_960_pp0_iter1_reg          |   5|   0|   64|         59|
    |j_fu_96                               |   5|   0|    5|          0|
    |select_ln20_reg_1035                  |  23|   0|   23|          0|
    |select_ln25_3_reg_955                 |   7|   0|    7|          0|
    |select_ln346_39_reg_1025              |  24|   0|   24|          0|
    |add_ln37_reg_965                      |  64|  32|   11|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 191|  32|  256|        118|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|input_0_address0   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   24|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   24|   ap_memory|       input_0|         array|
|output_r_address0  |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   23|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

