
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 2000000
Simulation Instructions: 5000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs dpc3_traces/603.bwaves_s-3699B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy

Warmup complete CPU 0 instructions: 2000003 cycles: 592071 (Simulation time: 0 hr 1 min 30 sec) 

Finished CPU 0 instructions: 5000001 cycles: 7974572 cumulative IPC: 0.626993 (Simulation time: 0 hr 5 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.626993 instructions: 5000001 cycles: 7974572
ITLB TOTAL     ACCESS:     968184  HIT:     968184  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:     968184  HIT:     968184  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:    1077498	FORWARD:          0	MERGED:     109315	TO_CACHE:     968183

ITLB_Dead_block_count 0 0
ITLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
ITLB_interactions 0 0 0
ITLB_positive 0 0 0
ITLB_negative 0 0 0
ITLB_neutral 0 0 0 0 0 0
DTLB TOTAL     ACCESS:     779777  HIT:     779777  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
DTLB LOAD TRANSLATION ACCESS:     779777  HIT:     779777  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: -nan cycles
DTLB RQ	ACCESS:    1017322	FORWARD:          0	MERGED:     237544	TO_CACHE:     779778

DTLB_Dead_block_count 0 0
DTLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
DTLB_interactions 0 0 0
DTLB_positive 0 0 0
DTLB_negative 0 0 0
DTLB_neutral 0 0 0 0 0 0
STLB TOTAL     ACCESS:      14652  HIT:      14652  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      14652  HIT:      14652  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: -nan cycles
STLB RQ	ACCESS:      34012	FORWARD:          0	MERGED:      19360	TO_CACHE:      14652

STLB_Dead_block_count 0 0
STLB_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
STLB_interactions 0 0 0
STLB_positive 0 0 0
STLB_negative 0 0 0
STLB_neutral 0 0 0 0 0 0
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:    1051062  HIT:    1050992  MISS:         70  HIT %:    99.9933  MISS %: 0.00665993   MPKI: 0.014
L1D LOAD      ACCESS:     849135  HIT:     849130  MISS:          5  HIT %:    99.9994  MISS %: 0.000588835   MPKI: 0.001
L1D RFO       ACCESS:     167915  HIT:     167871  MISS:         44  HIT %:    99.9738  MISS %:  0.0262037   MPKI: 0.0088
L1D PREFETCH  ACCESS:      34012  HIT:      33991  MISS:         21  HIT %:    99.9383  MISS %:  0.0617429   MPKI: 0.0042
L1D PREFETCH  REQUESTED:      68087  ISSUED:      68078  USEFUL:          3  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          3 PREFETCH ISSUED TO LOWER LEVEL:         21  ACCURACY: 14.2857
L1D TIMELY PREFETCHES:          3 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 21 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 173.886 cycles
L1D RQ	ACCESS:    1266435	FORWARD:          0	MERGED:     416872	TO_CACHE:     849143
L1D WQ	ACCESS:     169241	FORWARD:        474	MERGED:       1062	TO_CACHE:     168179
L1D PQ	ACCESS:      34066	FORWARD:          0	MERGED:          0	TO_CACHE:      34012

L1D_Dead_block_count 0 5
L1D_inaccurate_prefetch_count 0 21
Interactions: positive negative neutral
L1D_interactions 0 0 21
L1D_positive 0 0 0
L1D_negative 0 0 0
L1D_neutral 21 0 0 0 0 0
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 47795
L1D ROI Sum of L1D PQ occupancy: 457996
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    1077498  HIT:    1077498  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:    1077498  HIT:    1077498  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:    1824794	FORWARD:          0	MERGED:     747296	TO_CACHE:    1077498

L1I_Dead_block_count 0 0
L1I_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
L1I_interactions 0 0 0
L1I_positive 0 0 0
L1I_negative 0 0 0
L1I_neutral 0 0 0 0 0 0
BTB TOTAL     ACCESS:     698256  HIT:     695097  MISS:       3159  HIT %:    99.5476  MISS %:   0.452413   MPKI: 0.6318
BTB BRANCH_DIRECT_JUMP	ACCESS:      52650  HIT:      52613  MISS:         37
BTB BRANCH_INDIRECT	ACCESS:       4218  HIT:       4200  MISS:         18
BTB BRANCH_CONDITIONAL	ACCESS:     630532  HIT:     630397  MISS:        135
BTB BRANCH_DIRECT_CALL	ACCESS:       5428  HIT:       5370  MISS:         58
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:       5428  HIT:       2517  MISS:       2911
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:         77  HIT:          7  MISS:         70  HIT %:    9.09091  MISS %:    90.9091   MPKI: 0.014
L2C LOAD      ACCESS:          5  HIT:          4  MISS:          1  HIT %:         80  MISS %:         20   MPKI: 0.0002
L2C DATA LOAD MPKI: 0.0002
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:         44  HIT:          0  MISS:         44  HIT %:          0  MISS %:        100   MPKI: 0.0088
L2C PREFETCH  ACCESS:         28  HIT:          3  MISS:         25  HIT %:    10.7143  MISS %:    89.2857   MPKI: 0.005
L2C DATA PREFETCH MPKI: 0.005
L2C INSTRUCTION PREFETCH MPKI: 0
L2C PREFETCH  REQUESTED:          9  ISSUED:          9  USEFUL:          4  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          4 PREFETCH ISSUED TO LOWER LEVEL:         25  ACCURACY: 16
L2C TIMELY PREFETCHES:          4 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 7 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 173.771 cycles
L2C RQ	ACCESS:         49	FORWARD:          0	MERGED:          0	TO_CACHE:         49
L2C PQ	ACCESS:         30	FORWARD:          0	MERGED:          1	TO_CACHE:         29

L2C_Dead_block_count 37 8
L2C_inaccurate_prefetch_count 0 25
Interactions: positive negative neutral
L2C_interactions 0 0 25
L2C_positive 0 0 0
L2C_negative 0 0 0
L2C_neutral 25 0 0 0 0 0
L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL5_Dead_block_count 0 0
PSCL5_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL5_interactions 0 0 0
PSCL5_positive 0 0 0
PSCL5_negative 0 0 0
PSCL5_neutral 0 0 0 0 0 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4_Dead_block_count 0 0
PSCL4_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL4_interactions 0 0 0
PSCL4_positive 0 0 0
PSCL4_negative 0 0 0
PSCL4_neutral 0 0 0 0 0 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3_Dead_block_count 0 0
PSCL3_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL3_interactions 0 0 0
PSCL3_positive 0 0 0
PSCL3_negative 0 0 0
PSCL3_neutral 0 0 0 0 0 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2_Dead_block_count 0 0
PSCL2_inaccurate_prefetch_count 0 0
Interactions: positive negative neutral
PSCL2_interactions 0 0 0
PSCL2_positive 0 0 0
PSCL2_negative 0 0 0
PSCL2_neutral 0 0 0 0 0 0
LLC TOTAL     ACCESS:         70  HIT:          0  MISS:         70  HIT %:          0  MISS %:        100   MPKI: 0.014
LLC LOAD      ACCESS:          1  HIT:          0  MISS:          1  HIT %:          0  MISS %:        100   MPKI: 0.0002
LLC RFO       ACCESS:         44  HIT:          0  MISS:         44  HIT %:          0  MISS %:        100   MPKI: 0.0088
LLC PREFETCH  ACCESS:         25  HIT:          0  MISS:         25  HIT %:          0  MISS %:        100   MPKI: 0.005
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:         25  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 143.771 cycles
LLC RQ	ACCESS:         45	FORWARD:          0	MERGED:          0	TO_CACHE:         45
LLC PQ	ACCESS:         25	FORWARD:          0	MERGED:          0	TO_CACHE:         25

LLC_Dead_block_count 41 4
LLC_inaccurate_prefetch_count 0 25
Interactions: positive negative neutral
LLC_interactions 0 0 25
LLC_positive 0 0 0
LLC_negative 0 0 0
LLC_neutral 25 0 0 0 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 3910
Loads Generated: 1270347
Loads sent to L1D: 1266435
Stores Generated: 169241
Stores sent to L1D: 169241
Major fault: 0 Minor fault: 44
Allocated PAGES: 44

stream: 
stream:times selected: 319585
stream:pref_filled: 84
stream:pref_useful: 45
stream:pref_late: 0
stream:misses: 0
stream:misses_by_poll: 0

CS: 
CS:times selected: 103573
CS:pref_filled: 1
CS:pref_useful: 1
CS:pref_late: 0
CS:misses: 2
CS:misses_by_poll: 0

CPLX: 
CPLX:times selected: 215842
CPLX:pref_filled: 91
CPLX:pref_useful: 21
CPLX:pref_late: 0
CPLX:misses: 7
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 1549
NL:pref_filled: 0
NL:pref_useful: 0
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 640549
total_filled: 21
total_useful: 3
total_late: 0
total_polluted: 0
total_misses_after_warmup: 10
conflicts: 4181
Degree Incremented Times: 0
Degree Decremented Times: 0

L1 IP Table Write Accesses: 840777
L1 IP Table Read Accesses: 836596
L1 RST Write Accesses: 226326
L1 RST Read Accesses: 452652
L1 CSPT Write Accesses: 226326
L1 CSPT Read Accesses: 649394
L1 RR Filter Tag Write Accesses: 34075
L1 RR Filter Tag Read Accesses: 31089205
L1 IP Table Tag Write Accesses: 849140
L1 IP Table Tag Read Accesses: 849140
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 3293444
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 1864150
test: 11403
L2 IP Table Read Accesses: 41
L2 IP Table Write Accesses: 46
L2 IP Table Tag Read Accesses: 25
L2 IP Table Tag Write Accesses: 25

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         22  ROW_BUFFER_MISS:         48
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 7969344
0banks busy for write cycles: 0
1banks busy for read cycles: 3009
1banks busy for write cycles: 0
2banks busy for read cycles: 1479
2banks busy for write cycles: 0
3banks busy for read cycles: 651
3banks busy for write cycles: 0
4banks busy for read cycles: 70
4banks busy for write cycles: 0
5banks busy for read cycles: 20
5banks busy for write cycles: 0
6banks busy for read cycles: 0
6banks busy for write cycles: 0
7banks busy for read cycles: 0
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 87.3118% MPKI: 18.3776 Average ROB Occupancy at Mispredict: 23.3533
Branch types
NOT_BRANCH: 4275810 85.5162%
BRANCH_DIRECT_JUMP: 52650 1.053%
BRANCH_INDIRECT: 4218 0.08436%
BRANCH_CONDITIONAL: 656475 13.1295%
BRANCH_DIRECT_CALL: 5428 0.10856%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 5428 0.10856%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         3         0         0        21     68078     68087
@Sumon_Early_by_class_L1D         0         1         1         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         3
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         1
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         1
@Sumon_Late_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@sumon_overall_L2C         4         0         0        25         9         9
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         4
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 44
