# Digital Circuit Design
Lecturer: 單智君\
Semester: 2022 Spring
## Content
Spec, report and code.
- lab0: iverilog, gtkwave, vivado
- lab1: simple verilog circuit, testbench
- lab2: gate-level modeling, dataflow modeling, behavioral modeling
- lab3: synchronous sequential circuit