// Seed: 3531109206
module module_0 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3,
    output supply0 id_4,
    input uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11
);
  assign id_4 = 1;
  wire id_13, id_14, id_15;
  module_0(
      id_4, id_11, id_4, id_4, id_4, id_2
  );
endmodule
