Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 21 11:47:17 2023
| Host         : DESKTOP-9L1N67Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  124         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (240)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: prescaler1/sPSE_OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prescaler3/sPSE_OUT_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (240)
--------------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  255          inf        0.000                      0                  255           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           255 Endpoints
Min Delay           255 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.638ns  (logic 4.368ns (50.574%)  route 4.269ns (49.426%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[3]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[3]/Q
                         net (fo=5, routed)           1.166     1.622    Inst_visualizer/Inst_display/bcd_reg_n_0_[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.154     1.776 r  Inst_visualizer/Inst_display/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.104     4.879    seven_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.638 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.638    seven_seg[5]
    R10                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/AN_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.516ns  (logic 3.974ns (46.660%)  route 4.542ns (53.340%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDPE                         0.000     0.000 r  Inst_visualizer/Inst_display/AN_reg[6]/C
    SLICE_X1Y91          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/AN_reg[6]/Q
                         net (fo=1, routed)           4.542     4.998    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.516 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.516    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.075ns  (logic 4.157ns (51.483%)  route 3.918ns (48.517%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_visualizer/Inst_display/bcd_reg[1]/Q
                         net (fo=6, routed)           0.975     1.431    Inst_visualizer/Inst_display/bcd_reg_n_0_[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     1.555 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.943     4.498    seven_seg_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.075 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.075    seven_seg[6]
    T10                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.072ns  (logic 4.134ns (51.219%)  route 3.937ns (48.781%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE                         0.000     0.000 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=14, routed)          0.868     1.324    Inst_fsm/curr_state[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     1.448 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.069     4.517    LED_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.554     8.072 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.072    LED[1]
    V14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.375ns (55.430%)  route 3.518ns (44.570%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[1]/Q
                         net (fo=6, routed)           0.975     1.431    Inst_visualizer/Inst_display/bcd_reg_n_0_[1]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.150     1.581 r  Inst_visualizer/Inst_display/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.543     4.124    seven_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.892 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.892    seven_seg[1]
    T11                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.130ns (53.099%)  route 3.648ns (46.901%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  Inst_visualizer/Inst_display/bcd_reg[1]/Q
                         net (fo=6, routed)           0.975     1.431    Inst_visualizer/Inst_display/bcd_reg_n_0_[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     1.555 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.673     4.228    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.778 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.778    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.252ns (57.470%)  route 3.146ns (42.530%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           1.011     1.430    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.299     1.729 r  Inst_visualizer/Inst_display/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.135     3.864    seven_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.398 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.398    seven_seg[2]
    P15                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.366ns  (logic 4.491ns (60.975%)  route 2.875ns (39.025%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           1.011     1.430    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.327     1.757 r  Inst_visualizer/Inst_display/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.621    seven_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     7.366 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.366    seven_seg[0]
    L18                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.339ns  (logic 4.073ns (55.502%)  route 3.265ns (44.498%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[3]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[3]/Q
                         net (fo=5, routed)           1.166     1.622    Inst_visualizer/Inst_display/bcd_reg_n_0_[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     1.746 r  Inst_visualizer/Inst_display/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.100     3.845    seven_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.339 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.339    seven_seg[4]
    K16                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.332ns  (logic 4.132ns (56.349%)  route 3.201ns (43.651%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE                         0.000     0.000 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=14, routed)          0.868     1.324    Inst_fsm/curr_state[1]
    SLICE_X0Y88          LUT2 (Prop_lut2_I1_O)        0.124     1.448 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.332     3.781    LED_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.332 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.332    LED[0]
    V15                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg[0]/Q
                         net (fo=1, routed)           0.112     0.253    Inst_gestor_entradas/Inst_SYNCHRNZR/sreg0_reg_n_0_[0]
    SLICE_X2Y83          SRL16E                                       r  Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.164ns (57.717%)  route 0.120ns (42.283%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[0]/Q
                         net (fo=3, routed)           0.120     0.284    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1[0]
    SLICE_X1Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fsm/btn_memo_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE                         0.000     0.000 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fsm/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=14, routed)          0.111     0.252    Inst_fsm/curr_state[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.045     0.297 r  Inst_fsm/btn_memo[1]_i_1/O
                         net (fo=1, routed)           0.000     0.297    Inst_fsm/btn_memo[1]_i_1_n_0
    SLICE_X2Y89          FDCE                                         r  Inst_fsm/btn_memo_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.620%)  route 0.142ns (46.380%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/C
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[0]/Q
                         net (fo=3, routed)           0.142     0.306    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2[0]
    SLICE_X4Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.409%)  route 0.177ns (55.591%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg[0]/Q
                         net (fo=1, routed)           0.177     0.318    Inst_gestor_entradas/Inst_SYNCHRNZR/sreg2_reg_n_0_[0]
    SLICE_X2Y83          SRL16E                                       r  Inst_gestor_entradas/Inst_SYNCHRNZR/SYNC_OUT_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_counter/q_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.255%)  route 0.133ns (41.745%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  Inst_fsm/FSM_sequential_curr_state_reg[2]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fsm/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=13, routed)          0.133     0.274    Inst_counter/curr_state[2]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.319 r  Inst_counter/q_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    Inst_counter/q_i[2]_i_1_n_0
    SLICE_X1Y88          FDCE                                         r  Inst_counter/q_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.208%)  route 0.193ns (57.792%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[1]/C
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[1]/Q
                         net (fo=3, routed)           0.193     0.334    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3[1]
    SLICE_X3Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.151%)  route 0.194ns (57.849%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/C
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[1]/Q
                         net (fo=3, routed)           0.194     0.335    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1[1]
    SLICE_X1Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.165%)  route 0.210ns (59.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[1]/Q
                         net (fo=3, routed)           0.210     0.351    Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0[1]
    SLICE_X3Y83          FDRE                                         r  Inst_gestor_entradas/Inst_EDGEDTCTR/sreg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/anodo_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_visualizer/Inst_display/anodo_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/anodo_count_reg[0]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_visualizer/Inst_display/anodo_count_reg[0]/Q
                         net (fo=14, routed)          0.170     0.311    Inst_visualizer/Inst_display/anodo_count_reg[0]_0
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  Inst_visualizer/Inst_display/anodo_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    Inst_visualizer/Inst_display/anodo_count[0]_i_1_n_0
    SLICE_X3Y89          FDCE                                         r  Inst_visualizer/Inst_display/anodo_count_reg[0]/D
  -------------------------------------------------------------------    -------------------





