/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Ping-Hsun Wu <ping-hsun.wu@mediatek.com>
 */

#ifndef __MMSYS_CONFIG_H__
#define __MMSYS_CONFIG_H__

#include "mmsys_reg_base.h"

#define MMSYS_INTEN                            (0x000)
#define MMSYS_INTSTA                           (0x004)
#define MMSYS_MISC                             (0x0F0)
#define MMSYS_MODULE_DBG                       (0x0F4)
#define MMSYS_EMI_REQ_CTL                      (0x0F8)
#define MMSYS_RPT                              (0x0FC)
#define MMSYS_CG_CON0                          (0x100)
#define MMSYS_CG_SET0                          (0x104)
#define MMSYS_CG_CLR0                          (0x108)
#define MMSYS_CG_CON1                          (0x110)
#define MMSYS_CG_SET1                          (0x114)
#define MMSYS_CG_CLR1                          (0x118)
#define MMSYS_CG_CON2                          (0x120)
#define MMSYS_CG_SET2                          (0x124)
#define MMSYS_CG_CLR2                          (0x128)
#define MMSYS_CG_CON3                          (0x130)
#define MMSYS_CG_SET3                          (0x134)
#define MMSYS_CG_CLR3                          (0x138)
#define MMSYS_CG_CON4                          (0x140)
#define MMSYS_CG_SET4                          (0x144)
#define MMSYS_CG_CLR4                          (0x148)
#define MMSYS_HW_DCM_1ST_DIS0                  (0x150)
#define MMSYS_HW_DCM_1ST_DIS_SET0              (0x154)
#define MMSYS_HW_DCM_1ST_DIS_CLR0              (0x158)
#define MMSYS_HW_DCM_1ST_DIS1                  (0x160)
#define MMSYS_HW_DCM_1ST_DIS_SET1              (0x164)
#define MMSYS_HW_DCM_1ST_DIS_CLR1              (0x168)
#define MMSYS_HW_DCM_1ST_DIS2                  (0x170)
#define MMSYS_HW_DCM_1ST_DIS_SET2              (0x174)
#define MMSYS_HW_DCM_1ST_DIS_CLR2              (0x178)
#define MMSYS_HW_DCM_1ST_DIS3                  (0x180)
#define MMSYS_HW_DCM_1ST_DIS_SET3              (0x184)
#define MMSYS_HW_DCM_1ST_DIS_CLR3              (0x188)
#define MMSYS_HW_DCM_1ST_DIS4                  (0x190)
#define MMSYS_HW_DCM_1ST_DIS_SET4              (0x194)
#define MMSYS_HW_DCM_1ST_DIS_CLR4              (0x198)
#define MMSYS_HW_DCM_2ND_DIS0                  (0x1a0)
#define MMSYS_HW_DCM_2ND_DIS_SET0              (0x1a4)
#define MMSYS_HW_DCM_2ND_DIS_CLR0              (0x1a8)
#define MMSYS_HW_DCM_2ND_DIS1                  (0x1b0)
#define MMSYS_HW_DCM_2ND_DIS_SET1              (0x1b4)
#define MMSYS_HW_DCM_2ND_DIS_CLR1              (0x1b8)
#define MMSYS_HW_DCM_2ND_DIS2                  (0x1c0)
#define MMSYS_HW_DCM_2ND_DIS_SET2              (0x1c4)
#define MMSYS_HW_DCM_2ND_DIS_CLR2              (0x1c8)
#define MMSYS_HW_DCM_2ND_DIS3                  (0x1d0)
#define MMSYS_HW_DCM_2ND_DIS_SET3              (0x1d4)
#define MMSYS_HW_DCM_2ND_DIS_CLR3              (0x1d8)
#define MMSYS_HW_DCM_2ND_DIS4                  (0x1e0)
#define MMSYS_HW_DCM_2ND_DIS_SET4              (0x1e4)
#define MMSYS_HW_DCM_2ND_DIS_CLR4              (0x1e8)
#define MMSYS_SW0_RST_B                        (0x700)
#define MMSYS_SW1_RST_B                        (0x704)
#define MMSYS_SW2_RST_B                        (0x708)
#define MMSYS_SW3_RST_B                        (0x70c)
#define MMSYS_SW4_RST_B                        (0x710)
#define MMSYS_LCM_RST_B                        (0x1f0)
#define MMSYS_PROC_TRACK_EMI_BUSY_CON          (0x1f4)
#define MDP_FAKE_ENG0_EN                       (0x200)
#define MDP_FAKE_ENG0_RST                      (0x204)
#define MDP_FAKE_ENG0_CON0                     (0x208)
#define MDP_FAKE_ENG0_CON1                     (0x20C)
#define MDP_FAKE_ENG0_RD_ADDR                  (0x210)
#define MDP_FAKE_ENG0_WR_ADDR                  (0x214)
#define MDP_FAKE_ENG0_STATE                    (0x218)
#define MDP_FAKE_ENG1_EN                       (0x220)
#define MDP_FAKE_ENG1_RST                      (0x224)
#define MDP_FAKE_ENG1_CON0                     (0x228)
#define MDP_FAKE_ENG1_CON1                     (0x22C)
#define MDP_FAKE_ENG1_RD_ADDR                  (0x230)
#define MDP_FAKE_ENG1_WR_ADDR                  (0x234)
#define MDP_FAKE_ENG1_STATE                    (0x238)
#define MMSYS_APMCU_GALS_ctrl                  (0x240)
#define MMSYS_DEBUG_OUT_SEL                    (0x300)
#define MMSYS_DUMMY0                           (0x400)
#define MMSYS_DUMMY1                           (0x404)
#define MMSYS_DUMMY2                           (0x408)
#define MMSYS_DUMMY3                           (0x40C)
#define MMSYS_MBIST_CON                        (0x600)
#define MMSYS_MBIST_DONE0                      (0x604)
#define MMSYS_MBIST_DONE1                      (0x608)
#define MMSYS_MBIST_HOLDB                      (0x60C)
#define MMSYS_MBIST_MODE0                      (0x610)
#define MMSYS_MBIST_MODE1                      (0x614)
#define MMSYS_MBIST_DIAG_SCANOUT0              (0x618)
#define MMSYS_MBIST_DIAG_SCANOUT1              (0x61C)
#define MMSYS_MBIST_FAIL0                      (0x620)
#define MMSYS_MBIST_FAIL1                      (0x624)
#define MMSYS_MBIST_FAIL2                      (0x628)
#define MMSYS_MBIST_FAIL3                      (0x62C)
#define MMSYS_MBIST_DEBUG                      (0x630)
#define MMSYS_MBIST_PRE_FUSE                   (0x638)
#define MMSYS_MBIST_BSEL0                      (0x640)
#define MMSYS_MBIST_BSEL1                      (0x644)
#define MMSYS_MBIST_HDEN0                      (0x660)
#define MMSYS_MBIST_HDEN1                      (0x664)
#define MMSYS_MBIST_HDEN2                      (0x668)
#define MMSYS_MBIST_HDEN3                      (0x66C)
#define MMSYS_MBIST_DREQ0                      (0x670)
#define MMSYS_MBIST_DREQ1                      (0x674)
#define MMSYS_MBIST_DREQ2                      (0x678)
#define MMSYS_MBIST_DREQ3                      (0x67C)
#define MMSYS_MBIST_DELSEL0                    (0x680)
#define MMSYS_MBIST_DELSEL1                    (0x684)
#define MMSYS_MBIST_DELSEL2                    (0x688)
#define MMSYS_MBIST_DELSEL3                    (0x68C)
#define MMSYS_MBIST_DELSEL4                    (0x690)
#define MMSYS_MBIST_DELSEL5                    (0x694)
#define MMSYS_MBIST_DELSEL6                    (0x698)
#define MMSYS_MBIST_DELSEL7                    (0x69C)
#define MMSYS_MBIST_DELSEL8                    (0x6A0)
#define MMSYS_MBIST_DELSEL9                    (0x6B0)
#define MMSYS_MBIST_DELSEL10                   (0x6B4)
#define MMSYS_MBIST_DELSEL11                   (0x6B8)
#define MMSYS_MBIST_DELSEL12                   (0x6BC)
#define MMSYS_MBIST_DELSEL13                   (0x6C0)
#define MMSYS_MBIST_DELSEL14                   (0x6C4)
#define MMSYS_MBIST_DELSEL15                   (0x6C8)
#define MMSYS_MBIST_DELSEL16                   (0x720)
#define MMSYS_MBIST_DELSEL17                   (0x724)
#define MMSYS_MBIST_DELSEL18                   (0x728)
#define MMSYS_MBIST_DELSEL19                   (0x72C)
#define MMSYS_MBIST_DELSEL20                   (0x730)
#define MMSYS_MBIST_DELSEL21                   (0x734)
#define MMSYS_MBIST_DELSEL22                   (0x738)
#define MMSYS_MBIST_DELSEL23                   (0x73C)
#define MMSYS_MBIST_DELSEL24                   (0x740)
#define MMSYS_MBIST_DELSEL25                   (0x744)
#define MMSYS_MBIST_DELSEL26                   (0x748)
#define MMSYS_MBIST_DELSEL27                   (0x74C)
#define MMSYS_MBIST_DELSEL28                   (0x750)
#define MMSYS_MBIST_DELSEL29                   (0x754)
#define MMSYS_MBIST_RP_RST_B                   (0x6D0)
#define MMSYS_MBIST_RP_FAIL0                   (0x6E0)
#define MMSYS_MBIST_RP_FAIL1                   (0x6E4)
#define MMSYS_MBIST_RP_FAIL2                   (0x6E8)
#define MMSYS_MBIST_RP_FAIL3                   (0x6EC)
#define MMSYS_MBIST_RP_OK0                     (0x6F0)
#define MMSYS_MBIST_RP_OK1                     (0x6F4)
#define MMSYS_MBIST_RP_OK2                     (0x6F8)
#define MMSYS_MBIST_RP_OK3                     (0x6FC)
#define MMSYS_SMI_BIST                         (0x804)
#define MMSYS_SMI_TX_IDLE                      (0x808)
#define MMSYS_SMI_LARB_GREQ                    (0x8DC)
#define MMSYS_HRT_WEIGHT_READ                  (0x8F0)
#define MMSYS_PWR_METER_CTL0                   (0x900)
#define MMSYS_PWR_METER_CTL1                   (0x904)
#define MDP_DL_RELAY0_CFG_WD                   (0x920)
#define MDP_DL_RELAY1_CFG_WD                   (0x924)
#define MDP_DL_RELAY2_CFG_WD                   (0x928)
#define MDP_DL_RELAY3_CFG_WD                   (0x92c)
#define MDP_DL_RELAY0_CFG_RD                   (0x930)
#define MDP_DL_RELAY1_CFG_RD                   (0x934)
#define MDP_DL_RELAY2_CFG_RD                   (0x938)
#define MDP_DL_RELAY3_CFG_RD                   (0x93C)
#define MDP_DL_ASYNC_CFG_RD0                   (0x940)
#define MDP_DL_ASYNC_CFG_RD1                   (0x948)
#define MDP_DL_ASYNC1_CFG_RD0                  (0x950)
#define MDP_DL_ASYNC1_CFG_RD1                  (0x954)
#define MDP_DL_ASYNC2_CFG_RD0                  (0x960)
#define MDP_DL_ASYNC2_CFG_RD1                  (0x964)
#define MDP_DL_ASYNC3_CFG_RD0                  (0x970)
#define MDP_DL_ASYNC3_CFG_RD1                  (0x974)
#define MMSYS_BUF_UNDERRUN                     (0xE00)
#define MMSYS_BUF_UNDERRUN_ID                  (0xE04)
#define MMSYS_MOUT_RST                         (0xF00)
#define ISP0_MOUT_EN                           (0xF10)
#define ISP1_MOUT_EN                           (0xF14)
#define MDP_RDMA0_MOUT_EN                      (0xF20)
#define MDP_RDMA1_MOUT_EN                      (0xF24)
#define MDP_PQ0_SEL_IN                         (0xF30)
#define MDP_PQ1_SEL_IN                         (0xF34)
#define MDP_WROT0_SEL_IN                       (0xF70)
#define MDP_WROT1_SEL_IN                       (0xF74)
#define MMSYS_MOUT_MASK0                       (0xFD0)
#define MMSYS_MOUT_MASK1                       (0xFD4)
#define MMSYS_MOUT_MASK2                       (0xFD8)
#define MMSYS_DL_VALID0                        (0xFE0)
#define MMSYS_DL_VALID1                        (0xFE4)
#define MMSYS_DL_VALID2                        (0xFE8)
#define MMSYS_DL_READY0                        (0xFF0)
#define MMSYS_DL_READY1                        (0xFF4)
#define MMSYS_DL_READY2                        (0xFF8)
#define MMSYS_FUSE_0                           (0x770)
#define MMSYS_FUSE_1                           (0x774)
#define MMSYS_FUSE_2                           (0x778)
#define MMSYS_FUSE_3                           (0x77C)
#define MMSYS_FUSE_4                           (0x780)
#define MMSYS_FUSE_5                           (0x784)
#define MMSYS_FUSE_6                           (0x788)
#define MMSYS_FUSE_7                           (0x78C)
#define MMSYS_FUSE_8                           (0x790)
#define MMSYS_FUSE_9                           (0x794)
#define MMSYS_FUSE_10                          (0x798)
#define MMSYS_FUSE_11                          (0x79C)
#define MMSYS_FUSE_12                          (0x7A0)
#define MMSYS_FUSE_13                          (0x7A4)
#define MMSYS_FUSE_14                          (0x7A8)
#define MMSYS_FUSE_15                          (0x7AC)
#define MMSYS_FUSE_16                          (0x7B0)
#define MMSYS_FUSE_CTRL                        (0x7B4)
#define MMSYS_USE_DEFAULT_DELSEL               (0x6D4)


#define MMSYS_SW0_RST_B_MASK          (0xFFFFFFFF)
#define MMSYS_SW1_RST_B_MASK          (0xFFFFFFFF)
#define MMSYS_SW2_RST_B_MASK          (0xFFFFFFFF)
#define MMSYS_SW3_RST_B_MASK          (0xFFFFFFFF)
#define MMSYS_SW4_RST_B_MASK          (0xFFFFFFFF)
#define MDP_COLOR_IN_SOUT_SEL_MASK    (0x0F)
#define MDP_COLOR_OUT_SEL_IN_MASK     (0x0FFFF)
#define DISP_COLOR_OUT_SEL_IN_MASK    (0xFFFFFFFF)
#define MDP_ASYNC_CFG_WD_MASK         (0xFFFFFFFF)
#define MDP_ASYNC_IPU_CFG_WD_MASK     (0xFFFFFFFF)

#endif  // __MMSYS_CONFIG_H__
