{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 20 10:33:46 2016 " "Info: Processing started: Sun Mar 20 10:33:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr processor.v(14) " "Info (10281): Verilog HDL Declaration information at processor.v(14): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info (12023): Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Info (12023): Found entity 1: upcount" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Info (12023): Found entity 2: dec3to8" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Info (12023): Found entity 3: regn" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Info (12023): Found entity 4: ALU" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Info (12023): Found entity 5: PC" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info (12023): Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info (12023): Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusWiresm proc.v(477) " "Warning (10236): Verilog HDL Implicit Net warning at proc.v(477): created implicit net for \"BusWiresm\"" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at processor.v(24): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info (12127): Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] processor.v(6) " "Warning (10034): Output port \"LEDR\[16\]\" at processor.v(6) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..3\] processor.v(5) " "Warning (10034): Output port \"LEDG\[8..3\]\" at processor.v(5) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:p " "Info (12128): Elaborating entity \"proc\" for hierarchy \"proc:p\"" {  } { { "processor.v" "p" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG proc.v(214) " "Warning (10235): Verilog HDL Always Construct warning at proc.v(214): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusSel proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"BusSel\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"RAin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"RGin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDRin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"ADDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUTin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"DOUTin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(482) " "Info (10264): Verilog HDL Case Statement information at proc.v(482): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D proc.v(52) " "Info (10041): Inferred latch for \"W_D\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUTin proc.v(52) " "Info (10041): Inferred latch for \"DOUTin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRin proc.v(52) " "Info (10041): Inferred latch for \"ADDRin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc proc.v(52) " "Info (10041): Inferred latch for \"incr_pc\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub proc.v(52) " "Info (10041): Inferred latch for \"AddSub\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGin proc.v(52) " "Info (10041): Inferred latch for \"RGin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAin proc.v(52) " "Info (10041): Inferred latch for \"RAin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[0\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[1\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[2\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[3\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[3\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[4\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[4\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[5\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[5\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[6\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[6\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[7\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[7\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[0\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[0\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[1\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[1\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[2\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[2\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[3\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[3\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[4\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[4\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[5\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[5\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[6\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[6\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[7\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[7\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[8\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[8\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[9\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[9\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.v(52) " "Info (10041): Inferred latch for \"IRin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:p\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"proc:p\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:p\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"proc:p\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:p\|regn:reg_0 " "Info (12128): Elaborating entity \"regn\" for hierarchy \"proc:p\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:p\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"proc:p\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:p\|ALU:alu " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"proc:p\|ALU:alu\"" {  } { { "proc.v" "alu" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC proc:p\|PC:reg_7 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"proc:p\|PC:reg_7\"" {  } { { "proc.v" "reg_7" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:comb_3 " "Info (12128): Elaborating entity \"memory\" for hierarchy \"memory:comb_3\"" {  } { { "processor.v" "comb_3" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:comb_3\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"memory:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:comb_3\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"memory:comb_3\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:comb_3\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"memory:comb_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Info (12134): Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1fc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fc1 " "Info (12023): Found entity 1: altsyncram_1fc1" {  } { { "db/altsyncram_1fc1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/db/altsyncram_1fc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fc1 memory:comb_3\|altsyncram:altsyncram_component\|altsyncram_1fc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_1fc1\" for hierarchy \"memory:comb_3\|altsyncram:altsyncram_component\|altsyncram_1fc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|W_D " "Warning (13012): Latch proc:p\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[2\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|IRin " "Warning (13012): Latch proc:p\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[2\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[0\] " "Warning (13012): Latch proc:p\|BusSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[1\] " "Warning (13012): Latch proc:p\|BusSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[2\] " "Warning (13012): Latch proc:p\|BusSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[3\] " "Warning (13012): Latch proc:p\|BusSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[4\] " "Warning (13012): Latch proc:p\|BusSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[5\] " "Warning (13012): Latch proc:p\|BusSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[6\] " "Warning (13012): Latch proc:p\|BusSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[7\] " "Warning (13012): Latch proc:p\|BusSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[8\] " "Warning (13012): Latch proc:p\|BusSel\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|BusSel\[9\] " "Warning (13012): Latch proc:p\|BusSel\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|DOUTin " "Warning (13012): Latch proc:p\|DOUTin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|ADDRin " "Warning (13012): Latch proc:p\|ADDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|AddSub " "Warning (13012): Latch proc:p\|AddSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|RGin " "Warning (13012): Latch proc:p\|RGin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[7\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[7\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|incr_pc " "Warning (13012): Latch proc:p\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[0\] " "Warning (13012): Latch proc:p\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[1\] " "Warning (13012): Latch proc:p\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[2\] " "Warning (13012): Latch proc:p\|Rin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[3\] " "Warning (13012): Latch proc:p\|Rin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[4\] " "Warning (13012): Latch proc:p\|Rin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[5\] " "Warning (13012): Latch proc:p\|Rin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[6\] " "Warning (13012): Latch proc:p\|Rin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|Rin\[7\] " "Warning (13012): Latch proc:p\|Rin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:p\|RAin " "Warning (13012): Latch proc:p\|RAin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/proc.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Warning (21074): Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part3/processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "527 " "Info (21057): Implemented 527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info (21059): Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "461 " "Info (21061): Implemented 461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info (21064): Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "332 " "Info: Peak virtual memory: 332 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 20 10:33:49 2016 " "Info: Processing ended: Sun Mar 20 10:33:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
