// Seed: 3299296769
module module_0 (
    output id_0,
    output wor id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8
);
  type_15(
      1, id_3
  );
  assign id_1[1] = id_2;
  logic id_9;
endmodule
