

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

15 non-gated/non-generated clock tree(s) driving 3423 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
0 instances converted, 4 sequential instances remain driven by gated/generated clocks

====================================================== Non-Gated/Non-Generated Clocks =======================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                          
---------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_clkdiv.CLKOUT                                 CLKDIV                 200        Pout_vs_dn[4:0]                          
@KP:ckid0_2       u_tmds_pll.pll_inst.CLKOUT                      PLL                    4          DVI_TX_Top_inst.rgb2dvi_inst.u_OSER10_clk
@KP:ckid0_3       ENCRYPTED                                       CLKDIV                 2084       ENCRYPTED                                
@KP:ckid0_4       I_clk                                           port                   314        run_cnt[25:0]                            
@KP:ckid0_5       ENCRYPTED                                       DHCEN                  60         ENCRYPTED                                
@KP:ckid0_6       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_7       ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_8       ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_9       ENCRYPTED                                       DQS                    8          ENCRYPTED                                
@KP:ckid0_10      ENCRYPTED                                       DQS                    9          ENCRYPTED                                
@KP:ckid0_11      ENCRYPTED                                       DQS                    1          ENCRYPTED                                
@KP:ckid0_12      CSI2RAW8_inst.pll.pll_inst.CLKOUT               PLL                    320        CSI2RAW8_inst.u_raw8_lane2.lv_pclk       
@KP:ckid0_13      CSI2RAW8_inst.DPHY_RX_TOP_inst.clk_byte_out     DPHY_RX_TOP            136        CSI2RAW8_inst.term_en                    
@KP:ckid0_14      ENCRYPTED                                       CLKDIV                 267        ENCRYPTED                                
@KP:ckid0_15      ENCRYPTED                                       DHCEN                  2          ENCRYPTED                                
=============================================================================================================================================
============================================================= Gated/Generated Clocks =============================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_16      ENCRYPTED           TLVDS_IBUF             4                      ENCRYPTED           Derived clock on input (not legal for GCC)
==================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

