
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1031.922 ; gain = 233.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/top.sv:4]
INFO: [Synth 8-6157] synthesizing module 'move_gen_WP' [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/move_gen_WP.sv:4]
	Parameter FILE_A bound to: 64'b0000000100000001000000010000000100000001000000010000000100000001 
	Parameter FILE_H bound to: 64'b1000000010000000100000001000000010000000100000001000000010000000 
	Parameter RANK_4 bound to: 64'b0000000000000000000000000000000011111111000000000000000000000000 
	Parameter RANK_6 bound to: 64'b0000000000000000111111110000000000000000000000000000000000000000 
	Parameter RANK_8 bound to: 64'b1111111100000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'move_gen_WP' (1#1) [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/move_gen_WP.sv:4]
WARNING: [Synth 8-689] width (65) of port connection 'FILE_EP' does not match port width (64) of module 'move_gen_WP' [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/top.sv:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/top.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'top' (2#1) [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/sources_1/new/top.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.395 ; gain = 307.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.395 ; gain = 307.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.395 ; gain = 307.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1105.395 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/constrs_1/new/nexys4_ddr.xdc]
Finished Parsing XDC File [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/constrs_1/new/nexys4_ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.srcs/constrs_1/new/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1206.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1206.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module move_gen_WP 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[63]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[62]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[62]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[61]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[61]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[60]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[60]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[59]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[59]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[58]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[58]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[57]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[57]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[56]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[56]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[55]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[54]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[54]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[53]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[53]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[52]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[52]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[51]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[51]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[50]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[50]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[49]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[49]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[48]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[48]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[47]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[47]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[39]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[39]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[38]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[38]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[37]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[37]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[36]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[36]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[35]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[35]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[34]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[34]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[33]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[33]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[32]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[32]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[31]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[31]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[30]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[30]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[29]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[29]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[28]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[28]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[27]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[27]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[26]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[26]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[25]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[25]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[24]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[24]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[23]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[23]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[22]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[22]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[21]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[21]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[20]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[20]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[19]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[19]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[18]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[18]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[17]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[17]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[16]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[16]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[15]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[15]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[14]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[14]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[13]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[13]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[12]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[12]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[11]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[11]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[10]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[10]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[9]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[9]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[8]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[8]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[7]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[7]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[6]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[6]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[5]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[5]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[4]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[4]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[3]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[3]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[2]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[2]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[1]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[1]' (FDR) to 'move_gen_WP_0/PAWN_LEFT_EP_reg[0]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_LEFT_EP_reg[0]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[63]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[62]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[61]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[60]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[59]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[58]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[57]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[56]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[55]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[54]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[53]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[52]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[51]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[50]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[49]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[48]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[40]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[39]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[38]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[37]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[36]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[35]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[34]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[33]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[32]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[31]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[30]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[29]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[28]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[27]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[26]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[25]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[24]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[23]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[22]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[21]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[20]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[19]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[18]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[17]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[16]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[15]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Synth 8-3886] merging instance 'move_gen_WP_0/PAWN_RIGHT_EP_reg[14]' (FDR) to 'move_gen_WP_0/PAWN_FORWARD_PROMOTION_reg[55]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\move_gen_WP_0/PAWN_RIGHT_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1206.504 ; gain = 408.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     6|
|3     |LUT2  |    10|
|4     |LUT3  |     7|
|5     |LUT4  |     1|
|6     |LUT5  |    10|
|7     |LUT6  |    12|
|8     |MUXF7 |     2|
|9     |MUXF8 |     1|
|10    |FDRE  |    33|
|11    |IBUF  |    17|
|12    |OBUF  |     2|
+------+------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |   102|
|2     |  move_gen_WP_0 |move_gen_WP |    68|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 1212.219 ; gain = 312.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1212.219 ; gain = 413.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1224.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1227.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1227.535 ; gain = 728.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1227.535 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/seanj/OneDrive/Documents/ChessEngine/chess/chess.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 19 14:13:09 2021...
