//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPBDEV_KBC_H_INC_
#define ___ARAPBDEV_KBC_H_INC_
#define APBDEV_KBC_NUM_ROWS     11
#define APBDEV_KBC_NUM_COLS     8
#define APBDEV_KBC_MAX_ENT      8
#define APBDEV_KBC_REG_WIDTH_BYTES      4
#define APBDEV_KBC_FIFO_DEPTH   10

// Register APBDEV_KBC_CONTROL_0
#define APBDEV_KBC_CONTROL_0                    _MK_ADDR_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_SECURE                     0x0
#define APBDEV_KBC_CONTROL_0_WORD_COUNT                         0x1
#define APBDEV_KBC_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x10000)
#define APBDEV_KBC_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x7ffff)
#define APBDEV_KBC_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x7ffff)
#define APBDEV_KBC_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x7ffff)
#define APBDEV_KBC_CONTROL_0_EN_SHIFT                   _MK_SHIFT_CONST(0)
#define APBDEV_KBC_CONTROL_0_EN_FIELD                   _MK_FIELD_CONST(0x1, APBDEV_KBC_CONTROL_0_EN_SHIFT)
#define APBDEV_KBC_CONTROL_0_EN_RANGE                   0:0
#define APBDEV_KBC_CONTROL_0_EN_WOFFSET                 0x0
#define APBDEV_KBC_CONTROL_0_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APBDEV_KBC_CONTROL_0_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_CONTROL_0_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APBDEV_KBC_CONTROL_0_KP_INT_EN_SHIFT                    _MK_SHIFT_CONST(1)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_KBC_CONTROL_0_KP_INT_EN_SHIFT)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_RANGE                    1:1
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_WOFFSET                  0x0
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_DISABLE                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_CONTROL_0_KP_INT_EN_ENABLE                   _MK_ENUM_CONST(1)

#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_SHIFT)
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_RANGE                      2:2
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_WOFFSET                    0x0
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_OVF_INT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_SHIFT)
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_RANGE                      3:3
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_WOFFSET                    0x0
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_CNT_INT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_CONTROL_0_DBC_CNT_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_KBC_CONTROL_0_DBC_CNT_FIELD                      _MK_FIELD_CONST(0x3ff, APBDEV_KBC_CONTROL_0_DBC_CNT_SHIFT)
#define APBDEV_KBC_CONTROL_0_DBC_CNT_RANGE                      13:4
#define APBDEV_KBC_CONTROL_0_DBC_CNT_WOFFSET                    0x0
#define APBDEV_KBC_CONTROL_0_DBC_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_DBC_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define APBDEV_KBC_CONTROL_0_DBC_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_DBC_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_SHIFT                  _MK_SHIFT_CONST(14)
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_FIELD                  _MK_FIELD_CONST(0xf, APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_SHIFT)
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_RANGE                  17:14
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_WOFFSET                        0x0
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_DEFAULT                        _MK_MASK_CONST(0x4)
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_TH_CNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_CONTROL_0_FIFO_MODE_SHIFT                    _MK_SHIFT_CONST(18)
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_KBC_CONTROL_0_FIFO_MODE_SHIFT)
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_RANGE                    18:18
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_WOFFSET                  0x0
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_CONTROL_0_FIFO_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_INT_0
#define APBDEV_KBC_INT_0                        _MK_ADDR_CONST(0x4)
#define APBDEV_KBC_INT_0_SECURE                         0x0
#define APBDEV_KBC_INT_0_WORD_COUNT                     0x1
#define APBDEV_KBC_INT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define APBDEV_KBC_INT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_KBC_INT_0_WRITE_MASK                     _MK_MASK_CONST(0x7)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_KBC_INT_0_KP_INT_STATUS_SHIFT)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_RANGE                    0:0
#define APBDEV_KBC_INT_0_KP_INT_STATUS_WOFFSET                  0x0
#define APBDEV_KBC_INT_0_KP_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_KP_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_SHIFT)
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_RANGE                      1:1
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_WOFFSET                    0x0
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_FIFO_OVF_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_SHIFT                      _MK_SHIFT_CONST(2)
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_SHIFT)
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_RANGE                      2:2
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_WOFFSET                    0x0
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_FIFO_CNT_INT_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_INT_0_KBC_ST_STATUS_SHIFT                    _MK_SHIFT_CONST(3)
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_FIELD                    _MK_FIELD_CONST(0x1, APBDEV_KBC_INT_0_KBC_ST_STATUS_SHIFT)
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_RANGE                    3:3
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_WOFFSET                  0x0
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_KBC_ST_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APBDEV_KBC_INT_0_AV_FIFO_CNT_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_INT_0_AV_FIFO_CNT_SHIFT)
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_RANGE                      7:4
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_WOFFSET                    0x0
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INT_0_AV_FIFO_CNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_ROW_CFG0_0
#define APBDEV_KBC_ROW_CFG0_0                   _MK_ADDR_CONST(0x8)
#define APBDEV_KBC_ROW_CFG0_0_SECURE                    0x0
#define APBDEV_KBC_ROW_CFG0_0_WORD_COUNT                        0x1
#define APBDEV_KBC_ROW_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_RANGE                       0:0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_RANGE                      4:1
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_0_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_SHIFT                       _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_RANGE                       5:5
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_RANGE                      9:6
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_1_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_RANGE                       10:10
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_RANGE                      14:11
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_2_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_RANGE                       15:15
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_RANGE                      19:16
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_3_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_SHIFT                       _MK_SHIFT_CONST(20)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_RANGE                       20:20
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_RANGE                      24:21
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_4_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_SHIFT                       _MK_SHIFT_CONST(25)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_RANGE                       25:25
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(26)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_RANGE                      29:26
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG0_0_GPIO_5_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_ROW_CFG1_0
#define APBDEV_KBC_ROW_CFG1_0                   _MK_ADDR_CONST(0xc)
#define APBDEV_KBC_ROW_CFG1_0_SECURE                    0x0
#define APBDEV_KBC_ROW_CFG1_0_WORD_COUNT                        0x1
#define APBDEV_KBC_ROW_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_RANGE                       0:0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_RANGE                      4:1
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_6_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_SHIFT                       _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_RANGE                       5:5
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_RANGE                      9:6
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_7_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_SHIFT                       _MK_SHIFT_CONST(10)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_RANGE                       10:10
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_RANGE                      14:11
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_8_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_SHIFT                       _MK_SHIFT_CONST(15)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_RANGE                       15:15
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_WOFFSET                     0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_RANGE                      19:16
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_9_ROW_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_RANGE                      20:20
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(21)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_RANGE                     24:21
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_10_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_SHIFT                      _MK_SHIFT_CONST(25)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_RANGE                      25:25
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(26)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_RANGE                     29:26
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG1_0_GPIO_11_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_ROW_CFG2_0
#define APBDEV_KBC_ROW_CFG2_0                   _MK_ADDR_CONST(0x10)
#define APBDEV_KBC_ROW_CFG2_0_SECURE                    0x0
#define APBDEV_KBC_ROW_CFG2_0_WORD_COUNT                        0x1
#define APBDEV_KBC_ROW_CFG2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_RESET_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG2_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_RANGE                      0:0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_RANGE                     4:1
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_12_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_RANGE                      5:5
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_RANGE                     9:6
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_13_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_SHIFT                      _MK_SHIFT_CONST(10)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_RANGE                      10:10
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(11)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_RANGE                     14:11
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_14_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_SHIFT                      _MK_SHIFT_CONST(15)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_RANGE                      15:15
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(16)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_RANGE                     19:16
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_15_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_RANGE                      20:20
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(21)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_RANGE                     24:21
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_16_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_SHIFT                      _MK_SHIFT_CONST(25)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_RANGE                      25:25
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(26)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_RANGE                     29:26
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG2_0_GPIO_17_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_ROW_CFG3_0
#define APBDEV_KBC_ROW_CFG3_0                   _MK_ADDR_CONST(0x14)
#define APBDEV_KBC_ROW_CFG3_0_SECURE                    0x0
#define APBDEV_KBC_ROW_CFG3_0_WORD_COUNT                        0x1
#define APBDEV_KBC_ROW_CFG3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define APBDEV_KBC_ROW_CFG3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define APBDEV_KBC_ROW_CFG3_0_WRITE_MASK                        _MK_MASK_CONST(0x1f)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_SHIFT)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_RANGE                      0:0
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_WOFFSET                    0x0
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_FIELD                     _MK_FIELD_CONST(0xf, APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_SHIFT)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_RANGE                     4:1
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_WOFFSET                   0x0
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW_CFG3_0_GPIO_18_ROW_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_COL_CFG0_0
#define APBDEV_KBC_COL_CFG0_0                   _MK_ADDR_CONST(0x18)
#define APBDEV_KBC_COL_CFG0_0_SECURE                    0x0
#define APBDEV_KBC_COL_CFG0_0_WORD_COUNT                        0x1
#define APBDEV_KBC_COL_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_RANGE                       0:0
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_RANGE                      3:1
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_0_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_RANGE                       4:4
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_RANGE                      7:5
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_1_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_SHIFT                       _MK_SHIFT_CONST(8)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_RANGE                       8:8
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_SHIFT                      _MK_SHIFT_CONST(9)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_RANGE                      11:9
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_2_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_SHIFT                       _MK_SHIFT_CONST(12)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_RANGE                       12:12
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_SHIFT                      _MK_SHIFT_CONST(13)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_RANGE                      15:13
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_3_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_SHIFT                       _MK_SHIFT_CONST(16)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_RANGE                       16:16
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_SHIFT                      _MK_SHIFT_CONST(17)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_RANGE                      19:17
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_4_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_SHIFT                       _MK_SHIFT_CONST(20)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_RANGE                       20:20
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_SHIFT                      _MK_SHIFT_CONST(21)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_RANGE                      23:21
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_5_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_SHIFT                       _MK_SHIFT_CONST(24)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_RANGE                       24:24
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_SHIFT                      _MK_SHIFT_CONST(25)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_RANGE                      27:25
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_6_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_SHIFT                       _MK_SHIFT_CONST(28)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_RANGE                       28:28
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_SHIFT                      _MK_SHIFT_CONST(29)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_RANGE                      31:29
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG0_0_GPIO_7_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_COL_CFG1_0
#define APBDEV_KBC_COL_CFG1_0                   _MK_ADDR_CONST(0x1c)
#define APBDEV_KBC_COL_CFG1_0_SECURE                    0x0
#define APBDEV_KBC_COL_CFG1_0_WORD_COUNT                        0x1
#define APBDEV_KBC_COL_CFG1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_RANGE                       0:0
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_SHIFT                      _MK_SHIFT_CONST(1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_RANGE                      3:1
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_8_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_SHIFT                       _MK_SHIFT_CONST(4)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_FIELD                       _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_RANGE                       4:4
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_WOFFSET                     0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_NOT_MAPPED                  _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_EN_MAPPED                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_SHIFT                      _MK_SHIFT_CONST(5)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_RANGE                      7:5
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_9_COL_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_RANGE                      8:8
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_SHIFT                     _MK_SHIFT_CONST(9)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_RANGE                     11:9
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_10_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_SHIFT                      _MK_SHIFT_CONST(12)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_RANGE                      12:12
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_SHIFT                     _MK_SHIFT_CONST(13)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_RANGE                     15:13
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_11_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_RANGE                      16:16
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_SHIFT                     _MK_SHIFT_CONST(17)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_RANGE                     19:17
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_12_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_SHIFT                      _MK_SHIFT_CONST(20)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_RANGE                      20:20
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_SHIFT                     _MK_SHIFT_CONST(21)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_RANGE                     23:21
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_13_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_RANGE                      24:24
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_SHIFT                     _MK_SHIFT_CONST(25)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_RANGE                     27:25
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_14_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_SHIFT                      _MK_SHIFT_CONST(28)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_RANGE                      28:28
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_SHIFT                     _MK_SHIFT_CONST(29)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_RANGE                     31:29
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG1_0_GPIO_15_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_COL_CFG2_0
#define APBDEV_KBC_COL_CFG2_0                   _MK_ADDR_CONST(0x20)
#define APBDEV_KBC_COL_CFG2_0_SECURE                    0x0
#define APBDEV_KBC_COL_CFG2_0_WORD_COUNT                        0x1
#define APBDEV_KBC_COL_CFG2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define APBDEV_KBC_COL_CFG2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define APBDEV_KBC_COL_CFG2_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_RANGE                      0:0
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_SHIFT                     _MK_SHIFT_CONST(1)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_RANGE                     3:1
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_16_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_SHIFT                      _MK_SHIFT_CONST(4)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_RANGE                      4:4
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_SHIFT                     _MK_SHIFT_CONST(5)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_RANGE                     7:5
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_17_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_FIELD                      _MK_FIELD_CONST(0x1, APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_RANGE                      8:8
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_WOFFSET                    0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_NOT_MAPPED                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_EN_MAPPED                     _MK_ENUM_CONST(1)

#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_SHIFT                     _MK_SHIFT_CONST(9)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_FIELD                     _MK_FIELD_CONST(0x7, APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_SHIFT)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_RANGE                     11:9
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_WOFFSET                   0x0
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_COL_CFG2_0_GPIO_18_COL_NUM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_TO_CNT_0
#define APBDEV_KBC_TO_CNT_0                     _MK_ADDR_CONST(0x24)
#define APBDEV_KBC_TO_CNT_0_SECURE                      0x0
#define APBDEV_KBC_TO_CNT_0_WORD_COUNT                  0x1
#define APBDEV_KBC_TO_CNT_0_RESET_VAL                   _MK_MASK_CONST(0x27100)
#define APBDEV_KBC_TO_CNT_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_TO_CNT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_TO_CNT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_TO_CNT_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_TO_CNT_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_SHIFT                    _MK_SHIFT_CONST(0)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_FIELD                    _MK_FIELD_CONST(0xfffff, APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_SHIFT)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_RANGE                    19:0
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_WOFFSET                  0x0
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_DEFAULT                  _MK_MASK_CONST(0x27100)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_DEFAULT_MASK                     _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_TO_CNT_0_TO_CNT_VAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_INIT_DLY_0
#define APBDEV_KBC_INIT_DLY_0                   _MK_ADDR_CONST(0x28)
#define APBDEV_KBC_INIT_DLY_0_SECURE                    0x0
#define APBDEV_KBC_INIT_DLY_0_WORD_COUNT                        0x1
#define APBDEV_KBC_INIT_DLY_0_RESET_VAL                         _MK_MASK_CONST(0x400)
#define APBDEV_KBC_INIT_DLY_0_RESET_MASK                        _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_INIT_DLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INIT_DLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INIT_DLY_0_READ_MASK                         _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_INIT_DLY_0_WRITE_MASK                        _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_FIELD                        _MK_FIELD_CONST(0xfffff, APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_SHIFT)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_RANGE                        19:0
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_WOFFSET                      0x0
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_DEFAULT                      _MK_MASK_CONST(0x400)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_INIT_DLY_0_INIT_DLY_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_RPT_DLY_0
#define APBDEV_KBC_RPT_DLY_0                    _MK_ADDR_CONST(0x2c)
#define APBDEV_KBC_RPT_DLY_0_SECURE                     0x0
#define APBDEV_KBC_RPT_DLY_0_WORD_COUNT                         0x1
#define APBDEV_KBC_RPT_DLY_0_RESET_VAL                  _MK_MASK_CONST(0x400)
#define APBDEV_KBC_RPT_DLY_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_RPT_DLY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_RPT_DLY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_RPT_DLY_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_RPT_DLY_0_WRITE_MASK                         _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_FIELD                  _MK_FIELD_CONST(0xfffff, APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_SHIFT)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_RANGE                  19:0
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_WOFFSET                        0x0
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_DEFAULT                        _MK_MASK_CONST(0x400)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_DEFAULT_MASK                   _MK_MASK_CONST(0xfffff)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_RPT_DLY_0_RPT_DLY_VAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_KP_ENT0_0
#define APBDEV_KBC_KP_ENT0_0                    _MK_ADDR_CONST(0x30)
#define APBDEV_KBC_KP_ENT0_0_SECURE                     0x0
#define APBDEV_KBC_KP_ENT0_0_WORD_COUNT                         0x1
#define APBDEV_KBC_KP_ENT0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_KP_ENT0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_KP_ENT0_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_RANGE                      2:0
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_RANGE                      6:3
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_RANGE                  7:7
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_RANGE                      10:8
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_RANGE                      14:11
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_SHIFT                  _MK_SHIFT_CONST(15)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_RANGE                  15:15
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_RANGE                      18:16
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_SHIFT                      _MK_SHIFT_CONST(19)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_RANGE                      22:19
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_SHIFT                  _MK_SHIFT_CONST(23)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_RANGE                  23:23
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_RANGE                      26:24
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_COL_NUM_ENT3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_RANGE                      30:27
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_ROW_NUM_ENT3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_SHIFT)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_RANGE                  31:31
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT0_0_KP_NEW_ENT3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_KP_ENT1_0
#define APBDEV_KBC_KP_ENT1_0                    _MK_ADDR_CONST(0x34)
#define APBDEV_KBC_KP_ENT1_0_SECURE                     0x0
#define APBDEV_KBC_KP_ENT1_0_WORD_COUNT                         0x1
#define APBDEV_KBC_KP_ENT1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_KP_ENT1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_KP_ENT1_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_RANGE                      2:0
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_SHIFT                      _MK_SHIFT_CONST(3)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_RANGE                      6:3
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_RANGE                  7:7
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_RANGE                      10:8
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_SHIFT                      _MK_SHIFT_CONST(11)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_RANGE                      14:11
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_SHIFT                  _MK_SHIFT_CONST(15)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_RANGE                  15:15
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_RANGE                      18:16
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_SHIFT                      _MK_SHIFT_CONST(19)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_RANGE                      22:19
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_SHIFT                  _MK_SHIFT_CONST(23)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_RANGE                  23:23
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_FIELD                      _MK_FIELD_CONST(0x7, APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_RANGE                      26:24
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_COL_NUM_ENT7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_SHIFT                      _MK_SHIFT_CONST(27)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_FIELD                      _MK_FIELD_CONST(0xf, APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_RANGE                      30:27
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_WOFFSET                    0x0
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_ROW_NUM_ENT7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_SHIFT                  _MK_SHIFT_CONST(31)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_SHIFT)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_RANGE                  31:31
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_WOFFSET                        0x0
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_KP_ENT1_0_KP_NEW_ENT7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APBDEV_KBC_ROW0_MASK_0
#define APBDEV_KBC_ROW0_MASK_0                  _MK_ADDR_CONST(0x38)
#define APBDEV_KBC_ROW0_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW0_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW0_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW0_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW0_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW0_MASK_0_KBC_ROW0_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW1_MASK_0
#define APBDEV_KBC_ROW1_MASK_0                  _MK_ADDR_CONST(0x3c)
#define APBDEV_KBC_ROW1_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW1_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW1_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW1_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW1_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW1_MASK_0_KBC_ROW1_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW2_MASK_0
#define APBDEV_KBC_ROW2_MASK_0                  _MK_ADDR_CONST(0x40)
#define APBDEV_KBC_ROW2_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW2_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW2_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW2_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW2_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW2_MASK_0_KBC_ROW2_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW3_MASK_0
#define APBDEV_KBC_ROW3_MASK_0                  _MK_ADDR_CONST(0x44)
#define APBDEV_KBC_ROW3_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW3_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW3_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW3_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW3_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW3_MASK_0_KBC_ROW3_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW4_MASK_0
#define APBDEV_KBC_ROW4_MASK_0                  _MK_ADDR_CONST(0x48)
#define APBDEV_KBC_ROW4_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW4_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW4_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW4_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW4_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW4_MASK_0_KBC_ROW4_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW5_MASK_0
#define APBDEV_KBC_ROW5_MASK_0                  _MK_ADDR_CONST(0x4c)
#define APBDEV_KBC_ROW5_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW5_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW5_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW5_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW5_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW5_MASK_0_KBC_ROW5_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW6_MASK_0
#define APBDEV_KBC_ROW6_MASK_0                  _MK_ADDR_CONST(0x50)
#define APBDEV_KBC_ROW6_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW6_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW6_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW6_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW6_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW6_MASK_0_KBC_ROW6_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW7_MASK_0
#define APBDEV_KBC_ROW7_MASK_0                  _MK_ADDR_CONST(0x54)
#define APBDEV_KBC_ROW7_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW7_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW7_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW7_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW7_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW7_MASK_0_KBC_ROW7_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW8_MASK_0
#define APBDEV_KBC_ROW8_MASK_0                  _MK_ADDR_CONST(0x58)
#define APBDEV_KBC_ROW8_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW8_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW8_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW8_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW8_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW8_MASK_0_KBC_ROW8_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW9_MASK_0
#define APBDEV_KBC_ROW9_MASK_0                  _MK_ADDR_CONST(0x5c)
#define APBDEV_KBC_ROW9_MASK_0_SECURE                   0x0
#define APBDEV_KBC_ROW9_MASK_0_WORD_COUNT                       0x1
#define APBDEV_KBC_ROW9_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW9_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW9_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_RANGE                  0:0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL0_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_RANGE                  1:1
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL1_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_RANGE                  2:2
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL2_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_RANGE                  3:3
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL3_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_RANGE                  4:4
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL4_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_RANGE                  5:5
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL5_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_RANGE                  6:6
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL6_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_RANGE                  7:7
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_WOFFSET                        0x0
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_ENABLE                 _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW9_MASK_0_KBC_ROW9_COL7_MASK_ENABLE_DISABLE                        _MK_ENUM_CONST(1)


// Register APBDEV_KBC_ROW10_MASK_0
#define APBDEV_KBC_ROW10_MASK_0                 _MK_ADDR_CONST(0x60)
#define APBDEV_KBC_ROW10_MASK_0_SECURE                  0x0
#define APBDEV_KBC_ROW10_MASK_0_WORD_COUNT                      0x1
#define APBDEV_KBC_ROW10_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW10_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW10_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_RANGE                        0:0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL0_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_RANGE                        1:1
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL1_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_RANGE                        2:2
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL2_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(3)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_RANGE                        3:3
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL3_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(4)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_RANGE                        4:4
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL4_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_RANGE                        5:5
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL5_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(6)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_RANGE                        6:6
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL6_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)

#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_SHIFT                        _MK_SHIFT_CONST(7)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_SHIFT)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_RANGE                        7:7
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_WOFFSET                      0x0
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_ENABLE                       _MK_ENUM_CONST(0)
#define APBDEV_KBC_ROW10_MASK_0_KBC_ROW10_COL7_MASK_ENABLE_DISABLE                      _MK_ENUM_CONST(1)


// Reserved address 100 [0x64]

// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Register APBDEV_KBC_SPARE_CTLR_0
#define APBDEV_KBC_SPARE_CTLR_0                 _MK_ADDR_CONST(0x78)
#define APBDEV_KBC_SPARE_CTLR_0_SECURE                  0x0
#define APBDEV_KBC_SPARE_CTLR_0_WORD_COUNT                      0x1
#define APBDEV_KBC_SPARE_CTLR_0_RESET_VAL                       _MK_MASK_CONST(0xffff0000)
#define APBDEV_KBC_SPARE_CTLR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_SPARE_CTLR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_SPARE_CTLR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_SHIFT                      _MK_SHIFT_CONST(24)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_SHIFT)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_RANGE                      31:24
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_WOFFSET                    0x0
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_DEFAULT                    _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_SHIFT                      _MK_SHIFT_CONST(16)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_SHIFT)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_RANGE                      23:16
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_WOFFSET                    0x0
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_DEFAULT                    _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_SHIFT                      _MK_SHIFT_CONST(8)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_SHIFT)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_RANGE                      15:8
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_WOFFSET                    0x0
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_SHIFT                      _MK_SHIFT_CONST(0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_FIELD                      _MK_FIELD_CONST(0xff, APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_SHIFT)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_RANGE                      7:0
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_WOFFSET                    0x0
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_DEFAULT                    _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APBDEV_KBC_SPARE_CTLR_0_SPARE_CONTROL_REGISTER_BYTE1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARAPBDEV_KBC_REGS(_op_) \
_op_(APBDEV_KBC_CONTROL_0) \
_op_(APBDEV_KBC_INT_0) \
_op_(APBDEV_KBC_ROW_CFG0_0) \
_op_(APBDEV_KBC_ROW_CFG1_0) \
_op_(APBDEV_KBC_ROW_CFG2_0) \
_op_(APBDEV_KBC_ROW_CFG3_0) \
_op_(APBDEV_KBC_COL_CFG0_0) \
_op_(APBDEV_KBC_COL_CFG1_0) \
_op_(APBDEV_KBC_COL_CFG2_0) \
_op_(APBDEV_KBC_TO_CNT_0) \
_op_(APBDEV_KBC_INIT_DLY_0) \
_op_(APBDEV_KBC_RPT_DLY_0) \
_op_(APBDEV_KBC_KP_ENT0_0) \
_op_(APBDEV_KBC_KP_ENT1_0) \
_op_(APBDEV_KBC_ROW0_MASK_0) \
_op_(APBDEV_KBC_ROW1_MASK_0) \
_op_(APBDEV_KBC_ROW2_MASK_0) \
_op_(APBDEV_KBC_ROW3_MASK_0) \
_op_(APBDEV_KBC_ROW4_MASK_0) \
_op_(APBDEV_KBC_ROW5_MASK_0) \
_op_(APBDEV_KBC_ROW6_MASK_0) \
_op_(APBDEV_KBC_ROW7_MASK_0) \
_op_(APBDEV_KBC_ROW8_MASK_0) \
_op_(APBDEV_KBC_ROW9_MASK_0) \
_op_(APBDEV_KBC_ROW10_MASK_0) \
_op_(APBDEV_KBC_SPARE_CTLR_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APBDEV_KBC 0x00000000

//
// ARAPBDEV_KBC REGISTER BANKS
//

#define APBDEV_KBC0_FIRST_REG 0x0000 // APBDEV_KBC_CONTROL_0
#define APBDEV_KBC0_LAST_REG 0x0060 // APBDEV_KBC_ROW10_MASK_0
#define APBDEV_KBC1_FIRST_REG 0x0078 // APBDEV_KBC_SPARE_CTLR_0
#define APBDEV_KBC1_LAST_REG 0x0078 // APBDEV_KBC_SPARE_CTLR_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPBDEV_KBC_H_INC_
