
subFresh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ee4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d4  0800a078  0800a078  0000b078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a94c  0800a94c  0000c1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a94c  0800a94c  0000b94c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a954  0800a954  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a954  0800a954  0000b954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a958  0800a958  0000b958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a95c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e0  200001e0  0800ab3c  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  0800ab3c  0000c5c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000154fd  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c4  00000000  00000000  0002170d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001460  00000000  00000000  00023fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001050  00000000  00000000  00025438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000226a5  00000000  00000000  00026488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c83  00000000  00000000  00048b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0f9d  00000000  00000000  0005f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013074d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006800  00000000  00000000  00130790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  00136f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a05c 	.word	0x0800a05c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800a05c 	.word	0x0800a05c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <pwm_val_increase>:
	__HAL_TIM_SET_COMPARE(&htim2, channel, MIN_PWM_VAL);
	HAL_Delay(5000);
	printf("thruster initialized \r\n");
}

void pwm_val_increase(){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	if(PWM_VAL_SET < MAX_PWM_VAL){
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <pwm_val_increase+0x2c>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b09      	ldr	r3, [pc, #36]	@ (8000f04 <pwm_val_increase+0x30>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	da04      	bge.n	8000eee <pwm_val_increase+0x1a>
		PWM_VAL_SET++;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <pwm_val_increase+0x2c>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	3301      	adds	r3, #1
 8000eea:	4a05      	ldr	r2, [pc, #20]	@ (8000f00 <pwm_val_increase+0x2c>)
 8000eec:	6013      	str	r3, [r2, #0]
	}
	printf("PWM val increased to %d \r\n", PWM_VAL_SET);
 8000eee:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <pwm_val_increase+0x2c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4804      	ldr	r0, [pc, #16]	@ (8000f08 <pwm_val_increase+0x34>)
 8000ef6:	f007 f8d5 	bl	80080a4 <iprintf>
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000008 	.word	0x20000008
 8000f04:	20000004 	.word	0x20000004
 8000f08:	0800a090 	.word	0x0800a090

08000f0c <pwm_val_decrease>:

void pwm_val_decrease(){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
	if(PWM_VAL_SET > MIN_PWM_VAL){
 8000f10:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <pwm_val_decrease+0x2c>)
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	4b09      	ldr	r3, [pc, #36]	@ (8000f3c <pwm_val_decrease+0x30>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	dd04      	ble.n	8000f26 <pwm_val_decrease+0x1a>
		PWM_VAL_SET--;
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <pwm_val_decrease+0x2c>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	3b01      	subs	r3, #1
 8000f22:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <pwm_val_decrease+0x2c>)
 8000f24:	6013      	str	r3, [r2, #0]
	}
	printf("PWM val decreased to %d \r\n", PWM_VAL_SET);
 8000f26:	4b04      	ldr	r3, [pc, #16]	@ (8000f38 <pwm_val_decrease+0x2c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4804      	ldr	r0, [pc, #16]	@ (8000f40 <pwm_val_decrease+0x34>)
 8000f2e:	f007 f8b9 	bl	80080a4 <iprintf>
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	0800a0ac 	.word	0x0800a0ac

08000f44 <init_thruster>:
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, MIN_PWM_VAL);
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MIN_PWM_VAL);
	HAL_Delay(5000);
}

void init_thruster(int thruster) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	//uint32_t channel;
	//int PWM_Val;
	if(thruster){
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d005      	beq.n	8000f5e <init_thruster+0x1a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, MIN_PWM_VAL);
 8000f52:	4b09      	ldr	r3, [pc, #36]	@ (8000f78 <init_thruster+0x34>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <init_thruster+0x38>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f5c:	e004      	b.n	8000f68 <init_thruster+0x24>
		//channel = TIM_CHANNEL_3; //right thruster
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MIN_PWM_VAL);
 8000f5e:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <init_thruster+0x34>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b07      	ldr	r3, [pc, #28]	@ (8000f80 <init_thruster+0x3c>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	639a      	str	r2, [r3, #56]	@ 0x38
		//channel = TIM_CHANNEL_2; //left thruster
	}
	HAL_Delay(5000);
 8000f68:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000f6c:	f001 fc40 	bl	80027f0 <HAL_Delay>
}
 8000f70:	bf00      	nop
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000248 	.word	0x20000248
 8000f80:	200001fc 	.word	0x200001fc

08000f84 <set_thruster>:

void set_thruster(int thruster) {
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
	if(thruster){
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d005      	beq.n	8000f9e <set_thruster+0x1a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_VAL_SET);
 8000f92:	4b08      	ldr	r3, [pc, #32]	@ (8000fb4 <set_thruster+0x30>)
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	4b08      	ldr	r3, [pc, #32]	@ (8000fb8 <set_thruster+0x34>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, PWM_VAL_SET);
	}
	return;
 8000f9c:	e005      	b.n	8000faa <set_thruster+0x26>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, PWM_VAL_SET);
 8000f9e:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <set_thruster+0x30>)
 8000fa0:	681a      	ldr	r2, [r3, #0]
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <set_thruster+0x38>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	639a      	str	r2, [r3, #56]	@ 0x38
	return;
 8000fa8:	bf00      	nop
}
 8000faa:	370c      	adds	r7, #12
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	20000008 	.word	0x20000008
 8000fb8:	20000248 	.word	0x20000248
 8000fbc:	200001fc 	.word	0x200001fc

08000fc0 <stop_thruster>:
		HAL_Delay(1000);
	}
}


void stop_thruster(int thruster) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	if(thruster){
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d005      	beq.n	8000fda <stop_thruster+0x1a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, MIN_PWM_VAL);
 8000fce:	4b08      	ldr	r3, [pc, #32]	@ (8000ff0 <stop_thruster+0x30>)
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <stop_thruster+0x34>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else{
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MIN_PWM_VAL);
	}
	return;
 8000fd8:	e005      	b.n	8000fe6 <stop_thruster+0x26>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, MIN_PWM_VAL);
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <stop_thruster+0x30>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <stop_thruster+0x38>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	639a      	str	r2, [r3, #56]	@ 0x38
	return;
 8000fe4:	bf00      	nop
}
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	20000000 	.word	0x20000000
 8000ff4:	20000248 	.word	0x20000248
 8000ff8:	200001fc 	.word	0x200001fc

08000ffc <goUp>:
 *  Created on: Mar 21, 2025
 *      Author: elainamn
 */


void goUp() {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(GPIOX, GPIO_PIN_XX,  pin_state);
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001006:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800100a:	f002 fce1 	bl	80039d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800100e:	2201      	movs	r2, #1
 8001010:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001014:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001018:	f002 fcda 	bl	80039d0 <HAL_GPIO_WritePin>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}

08001020 <goDown>:

void goDown() {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800102a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800102e:	f002 fccf 	bl	80039d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001038:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103c:	f002 fcc8 	bl	80039d0 <HAL_GPIO_WritePin>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}

08001044 <stop>:

void stop() {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800104e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001052:	f002 fcbd 	bl	80039d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f002 fcb6 	bl	80039d0 <HAL_GPIO_WritePin>
}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}

08001068 <HAL_CAN_RxFifo0MsgPendingCallback>:
int datacheck;

uint8_t sensorPacket[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001070:	4b08      	ldr	r3, [pc, #32]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8001072:	4a09      	ldr	r2, [pc, #36]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8001074:	2100      	movs	r1, #0
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f001 feb7 	bl	8002dea <HAL_CAN_GetRxMessage>
	//printf("triggered\n");

	if(RxHeader.StdId == 0x128)
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f5b3 7f94 	cmp.w	r3, #296	@ 0x128
 8001084:	d102      	bne.n	800108c <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
	{
		//printf("match\n");
		datacheck = 1;
 8001086:	4b05      	ldr	r3, [pc, #20]	@ (800109c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8001088:	2201      	movs	r2, #1
 800108a:	601a      	str	r2, [r3, #0]
	}
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000318 	.word	0x20000318
 8001098:	200002d4 	.word	0x200002d4
 800109c:	2000032c 	.word	0x2000032c

080010a0 <can_setup>:

void can_setup(){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
	 canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80010a6:	4b23      	ldr	r3, [pc, #140]	@ (8001134 <can_setup+0x94>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	621a      	str	r2, [r3, #32]
	 canfilterconfig.FilterBank = 5;  // which filter bank to use from the assigned ones
 80010ac:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <can_setup+0x94>)
 80010ae:	2205      	movs	r2, #5
 80010b0:	615a      	str	r2, [r3, #20]
	 canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <can_setup+0x94>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
	 canfilterconfig.FilterIdHigh = 0x128<<5;
 80010b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <can_setup+0x94>)
 80010ba:	f44f 5214 	mov.w	r2, #9472	@ 0x2500
 80010be:	601a      	str	r2, [r3, #0]
	 canfilterconfig.FilterIdLow = 0;
 80010c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <can_setup+0x94>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	605a      	str	r2, [r3, #4]
	 canfilterconfig.FilterMaskIdHigh = 0x128<<5;
 80010c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001134 <can_setup+0x94>)
 80010c8:	f44f 5214 	mov.w	r2, #9472	@ 0x2500
 80010cc:	609a      	str	r2, [r3, #8]
	 canfilterconfig.FilterMaskIdLow = 0x0000;
 80010ce:	4b19      	ldr	r3, [pc, #100]	@ (8001134 <can_setup+0x94>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
	 canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010d4:	4b17      	ldr	r3, [pc, #92]	@ (8001134 <can_setup+0x94>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	619a      	str	r2, [r3, #24]
	 canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010da:	4b16      	ldr	r3, [pc, #88]	@ (8001134 <can_setup+0x94>)
 80010dc:	2201      	movs	r2, #1
 80010de:	61da      	str	r2, [r3, #28]
	 canfilterconfig.SlaveStartFilterBank = 10;  // how many filters to assign to the CAN1 (master can)
 80010e0:	4b14      	ldr	r3, [pc, #80]	@ (8001134 <can_setup+0x94>)
 80010e2:	220a      	movs	r2, #10
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24


	 HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80010e6:	4913      	ldr	r1, [pc, #76]	@ (8001134 <can_setup+0x94>)
 80010e8:	4813      	ldr	r0, [pc, #76]	@ (8001138 <can_setup+0x98>)
 80010ea:	f001 fca0 	bl	8002a2e <HAL_CAN_ConfigFilter>


	 //using standard ID (don't need extended)
	 TxHeader.IDE = CAN_ID_STD;
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <can_setup+0x9c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	609a      	str	r2, [r3, #8]

	 //ID of transmitter
	 TxHeader.StdId = 0x256;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <can_setup+0x9c>)
 80010f6:	f240 2256 	movw	r2, #598	@ 0x256
 80010fa:	601a      	str	r2, [r3, #0]

	 //Set it to send a data frame
	 TxHeader.RTR = CAN_RTR_DATA;
 80010fc:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <can_setup+0x9c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]

	 //length of message
	 TxHeader.DLC = 8;
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <can_setup+0x9c>)
 8001104:	2208      	movs	r2, #8
 8001106:	611a      	str	r2, [r3, #16]

	 TxData[0] = 0x69;
 8001108:	4b0d      	ldr	r3, [pc, #52]	@ (8001140 <can_setup+0xa0>)
 800110a:	2269      	movs	r2, #105	@ 0x69
 800110c:	701a      	strb	r2, [r3, #0]

	HAL_CAN_Start(&hcan1);
 800110e:	480a      	ldr	r0, [pc, #40]	@ (8001138 <can_setup+0x98>)
 8001110:	f001 fd57 	bl	8002bc2 <HAL_CAN_Start>

	HAL_StatusTypeDef activate_return = HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001114:	2102      	movs	r1, #2
 8001116:	4808      	ldr	r0, [pc, #32]	@ (8001138 <can_setup+0x98>)
 8001118:	f001 ff89 	bl	800302e <HAL_CAN_ActivateNotification>
 800111c:	4603      	mov	r3, r0
 800111e:	71fb      	strb	r3, [r7, #7]

	printf("notification output: %d\n", activate_return);
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	4619      	mov	r1, r3
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <can_setup+0xa4>)
 8001126:	f006 ffbd 	bl	80080a4 <iprintf>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	200002f0 	.word	0x200002f0
 8001138:	20000294 	.word	0x20000294
 800113c:	200002bc 	.word	0x200002bc
 8001140:	20000320 	.word	0x20000320
 8001144:	0800a0d8 	.word	0x0800a0d8

08001148 <read_control_from_CAN>:

uint8_t read_control_from_CAN(){
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
	//  printf("reading = %d\r\n", RxHeader.StdId);
	  static uint8_t control = 0;
	  if(datacheck)
 800114c:	4b08      	ldr	r3, [pc, #32]	@ (8001170 <read_control_from_CAN+0x28>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d006      	beq.n	8001162 <read_control_from_CAN+0x1a>
	  {
		  control = RxData[0];
 8001154:	4b07      	ldr	r3, [pc, #28]	@ (8001174 <read_control_from_CAN+0x2c>)
 8001156:	781a      	ldrb	r2, [r3, #0]
 8001158:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <read_control_from_CAN+0x30>)
 800115a:	701a      	strb	r2, [r3, #0]
		  datacheck = 0;
 800115c:	4b04      	ldr	r3, [pc, #16]	@ (8001170 <read_control_from_CAN+0x28>)
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
	  }
	  //printf("controller command is  = %d\r\n", control);
	  return control;
 8001162:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <read_control_from_CAN+0x30>)
 8001164:	781b      	ldrb	r3, [r3, #0]
}
 8001166:	4618      	mov	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	2000032c 	.word	0x2000032c
 8001174:	20000318 	.word	0x20000318
 8001178:	20000468 	.word	0x20000468

0800117c <transmit_sensor_packet>:

void transmit_sensor_packet(uint16_t gyroReading, uint32_t presTempReading, uint16_t flowReading){
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	6039      	str	r1, [r7, #0]
 8001186:	80fb      	strh	r3, [r7, #6]
 8001188:	4613      	mov	r3, r2
 800118a:	80bb      	strh	r3, [r7, #4]
	// Gyro
	uint8_t gyroMSB, gyroLSB;
	gyroMSB = (gyroReading >> 8) & 0xFF;
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b29b      	uxth	r3, r3
 8001192:	75fb      	strb	r3, [r7, #23]
	gyroLSB = gyroReading & 0xFF;
 8001194:	88fb      	ldrh	r3, [r7, #6]
 8001196:	75bb      	strb	r3, [r7, #22]

	printf("gyro MSB is  = %d\r\n", gyroMSB);
 8001198:	7dfb      	ldrb	r3, [r7, #23]
 800119a:	4619      	mov	r1, r3
 800119c:	4825      	ldr	r0, [pc, #148]	@ (8001234 <transmit_sensor_packet+0xb8>)
 800119e:	f006 ff81 	bl	80080a4 <iprintf>
	printf("gyro LSB is  = %d\r\n", gyroLSB);
 80011a2:	7dbb      	ldrb	r3, [r7, #22]
 80011a4:	4619      	mov	r1, r3
 80011a6:	4824      	ldr	r0, [pc, #144]	@ (8001238 <transmit_sensor_packet+0xbc>)
 80011a8:	f006 ff7c 	bl	80080a4 <iprintf>

	TxData[0] = gyroMSB;
 80011ac:	4a23      	ldr	r2, [pc, #140]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011ae:	7dfb      	ldrb	r3, [r7, #23]
 80011b0:	7013      	strb	r3, [r2, #0]
	TxData[1] = gyroLSB;
 80011b2:	4a22      	ldr	r2, [pc, #136]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011b4:	7dbb      	ldrb	r3, [r7, #22]
 80011b6:	7053      	strb	r3, [r2, #1]

	// Pressure sensor
	uint16_t pres, temp;
	pres = (presTempReading >> 16) & 0xFFFF;
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	0c1b      	lsrs	r3, r3, #16
 80011bc:	82bb      	strh	r3, [r7, #20]
	temp = presTempReading & 0xFFFF;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	827b      	strh	r3, [r7, #18]

	uint8_t presLSB, presMSB, tempLSB, tempMSB;
	presMSB = (pres >> 8) & 0xFF;
 80011c2:	8abb      	ldrh	r3, [r7, #20]
 80011c4:	0a1b      	lsrs	r3, r3, #8
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	747b      	strb	r3, [r7, #17]
	presLSB = pres & 0xFF;
 80011ca:	8abb      	ldrh	r3, [r7, #20]
 80011cc:	743b      	strb	r3, [r7, #16]
	tempMSB = (temp >> 8) & 0xFF;
 80011ce:	8a7b      	ldrh	r3, [r7, #18]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	73fb      	strb	r3, [r7, #15]
	tempLSB = temp & 0xFF;
 80011d6:	8a7b      	ldrh	r3, [r7, #18]
 80011d8:	73bb      	strb	r3, [r7, #14]

	TxData[2] = presMSB;
 80011da:	4a18      	ldr	r2, [pc, #96]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011dc:	7c7b      	ldrb	r3, [r7, #17]
 80011de:	7093      	strb	r3, [r2, #2]
	TxData[3] = presLSB;
 80011e0:	4a16      	ldr	r2, [pc, #88]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011e2:	7c3b      	ldrb	r3, [r7, #16]
 80011e4:	70d3      	strb	r3, [r2, #3]
	TxData[4] = tempMSB;
 80011e6:	4a15      	ldr	r2, [pc, #84]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	7113      	strb	r3, [r2, #4]
	TxData[5] = tempLSB;
 80011ec:	4a13      	ldr	r2, [pc, #76]	@ (800123c <transmit_sensor_packet+0xc0>)
 80011ee:	7bbb      	ldrb	r3, [r7, #14]
 80011f0:	7153      	strb	r3, [r2, #5]

	// Flow sensor
	uint8_t flowMSB, flowLSB;

	flowMSB = (flowReading >> 8) & 0xFF;
 80011f2:	88bb      	ldrh	r3, [r7, #4]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	737b      	strb	r3, [r7, #13]
	flowLSB = flowReading & 0xFF;
 80011fa:	88bb      	ldrh	r3, [r7, #4]
 80011fc:	733b      	strb	r3, [r7, #12]

	TxData[6] = flowMSB;
 80011fe:	4a0f      	ldr	r2, [pc, #60]	@ (800123c <transmit_sensor_packet+0xc0>)
 8001200:	7b7b      	ldrb	r3, [r7, #13]
 8001202:	7193      	strb	r3, [r2, #6]
	TxData[7] = flowLSB;
 8001204:	4a0d      	ldr	r2, [pc, #52]	@ (800123c <transmit_sensor_packet+0xc0>)
 8001206:	7b3b      	ldrb	r3, [r7, #12]
 8001208:	71d3      	strb	r3, [r2, #7]

	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 800120a:	4b0d      	ldr	r3, [pc, #52]	@ (8001240 <transmit_sensor_packet+0xc4>)
 800120c:	4a0b      	ldr	r2, [pc, #44]	@ (800123c <transmit_sensor_packet+0xc0>)
 800120e:	490d      	ldr	r1, [pc, #52]	@ (8001244 <transmit_sensor_packet+0xc8>)
 8001210:	480d      	ldr	r0, [pc, #52]	@ (8001248 <transmit_sensor_packet+0xcc>)
 8001212:	f001 fd1a 	bl	8002c4a <HAL_CAN_AddTxMessage>
	printf("HAL CAN Transmit Result: %d\r\n", HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox));
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <transmit_sensor_packet+0xc4>)
 8001218:	4a08      	ldr	r2, [pc, #32]	@ (800123c <transmit_sensor_packet+0xc0>)
 800121a:	490a      	ldr	r1, [pc, #40]	@ (8001244 <transmit_sensor_packet+0xc8>)
 800121c:	480a      	ldr	r0, [pc, #40]	@ (8001248 <transmit_sensor_packet+0xcc>)
 800121e:	f001 fd14 	bl	8002c4a <HAL_CAN_AddTxMessage>
 8001222:	4603      	mov	r3, r0
 8001224:	4619      	mov	r1, r3
 8001226:	4809      	ldr	r0, [pc, #36]	@ (800124c <transmit_sensor_packet+0xd0>)
 8001228:	f006 ff3c 	bl	80080a4 <iprintf>
}
 800122c:	bf00      	nop
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	0800a0f4 	.word	0x0800a0f4
 8001238:	0800a108 	.word	0x0800a108
 800123c:	20000320 	.word	0x20000320
 8001240:	20000328 	.word	0x20000328
 8001244:	200002bc 	.word	0x200002bc
 8001248:	20000294 	.word	0x20000294
 800124c:	0800a11c 	.word	0x0800a11c

08001250 <controlThrusterStateCAN>:

void controlThrusterStateCAN(uint8_t controllerCommand){
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
	// turn right
	if(controllerCommand & 0b1){
 800125a:	79fb      	ldrb	r3, [r7, #7]
 800125c:	f003 0301 	and.w	r3, r3, #1
 8001260:	2b00      	cmp	r3, #0
 8001262:	d009      	beq.n	8001278 <controlThrusterStateCAN+0x28>
			printf("turn right (activate left thruster) \r\n");
 8001264:	481a      	ldr	r0, [pc, #104]	@ (80012d0 <controlThrusterStateCAN+0x80>)
 8001266:	f006 ff85 	bl	8008174 <puts>
			set_thruster(0);
 800126a:	2000      	movs	r0, #0
 800126c:	f7ff fe8a 	bl	8000f84 <set_thruster>
			stop_thruster(1);
 8001270:	2001      	movs	r0, #1
 8001272:	f7ff fea5 	bl	8000fc0 <stop_thruster>
	else {
		stop_thruster(0);
		stop_thruster(1);
	}

}
 8001276:	e027      	b.n	80012c8 <controlThrusterStateCAN+0x78>
	else if((controllerCommand >> 1) & 0b1){
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	085b      	lsrs	r3, r3, #1
 800127c:	b2db      	uxtb	r3, r3
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d009      	beq.n	800129a <controlThrusterStateCAN+0x4a>
		printf("turn right (activate right thruster) \r\n");
 8001286:	4813      	ldr	r0, [pc, #76]	@ (80012d4 <controlThrusterStateCAN+0x84>)
 8001288:	f006 ff74 	bl	8008174 <puts>
		set_thruster(1);
 800128c:	2001      	movs	r0, #1
 800128e:	f7ff fe79 	bl	8000f84 <set_thruster>
		stop_thruster(0);
 8001292:	2000      	movs	r0, #0
 8001294:	f7ff fe94 	bl	8000fc0 <stop_thruster>
}
 8001298:	e016      	b.n	80012c8 <controlThrusterStateCAN+0x78>
	else if((controllerCommand >> 3) & 0b1){
 800129a:	79fb      	ldrb	r3, [r7, #7]
 800129c:	08db      	lsrs	r3, r3, #3
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	f003 0301 	and.w	r3, r3, #1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d009      	beq.n	80012bc <controlThrusterStateCAN+0x6c>
		printf("forwards \r\n");
 80012a8:	480b      	ldr	r0, [pc, #44]	@ (80012d8 <controlThrusterStateCAN+0x88>)
 80012aa:	f006 ff63 	bl	8008174 <puts>
		set_thruster(0);
 80012ae:	2000      	movs	r0, #0
 80012b0:	f7ff fe68 	bl	8000f84 <set_thruster>
		set_thruster(1);
 80012b4:	2001      	movs	r0, #1
 80012b6:	f7ff fe65 	bl	8000f84 <set_thruster>
}
 80012ba:	e005      	b.n	80012c8 <controlThrusterStateCAN+0x78>
		stop_thruster(0);
 80012bc:	2000      	movs	r0, #0
 80012be:	f7ff fe7f 	bl	8000fc0 <stop_thruster>
		stop_thruster(1);
 80012c2:	2001      	movs	r0, #1
 80012c4:	f7ff fe7c 	bl	8000fc0 <stop_thruster>
}
 80012c8:	bf00      	nop
 80012ca:	3708      	adds	r7, #8
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	0800a13c 	.word	0x0800a13c
 80012d4:	0800a164 	.word	0x0800a164
 80012d8:	0800a18c 	.word	0x0800a18c

080012dc <controlThrusterSpeedCAN>:

void controlThrusterSpeedCAN(uint8_t controllerCommand) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
	// decrease speed
	if(((controllerCommand >> 5) & 0b1) && !((controllerCommand >> 4) & 0b1)){
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	095b      	lsrs	r3, r3, #5
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	f003 0301 	and.w	r3, r3, #1
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d009      	beq.n	8001308 <controlThrusterSpeedCAN+0x2c>
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	091b      	lsrs	r3, r3, #4
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d102      	bne.n	8001308 <controlThrusterSpeedCAN+0x2c>
		pwm_val_decrease();
 8001302:	f7ff fe03 	bl	8000f0c <pwm_val_decrease>
	}
	// increase speed
	else if(((controllerCommand >> 4) & 0b1) && !((controllerCommand >> 5) & 0b1)){
		pwm_val_increase();
	}
}
 8001306:	e00f      	b.n	8001328 <controlThrusterSpeedCAN+0x4c>
	else if(((controllerCommand >> 4) & 0b1) && !((controllerCommand >> 5) & 0b1)){
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	091b      	lsrs	r3, r3, #4
 800130c:	b2db      	uxtb	r3, r3
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	2b00      	cmp	r3, #0
 8001314:	d008      	beq.n	8001328 <controlThrusterSpeedCAN+0x4c>
 8001316:	79fb      	ldrb	r3, [r7, #7]
 8001318:	095b      	lsrs	r3, r3, #5
 800131a:	b2db      	uxtb	r3, r3
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	2b00      	cmp	r3, #0
 8001322:	d101      	bne.n	8001328 <controlThrusterSpeedCAN+0x4c>
		pwm_val_increase();
 8001324:	f7ff fdd6 	bl	8000ed4 <pwm_val_increase>
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}

08001330 <controlLinearActuatorCAN>:


void controlLinearActuatorCAN(uint8_t controllerCommand) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
	// decrease speed
		if((controllerCommand >> 7) & 0b1 && !((controllerCommand >> 6) & 0b1)){//up
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	09db      	lsrs	r3, r3, #7
 800133e:	b2db      	uxtb	r3, r3
 8001340:	f003 0301 	and.w	r3, r3, #1
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00b      	beq.n	8001360 <controlLinearActuatorCAN+0x30>
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	099b      	lsrs	r3, r3, #6
 800134c:	b2db      	uxtb	r3, r3
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d104      	bne.n	8001360 <controlLinearActuatorCAN+0x30>
			printf("syringe up\r\n");
 8001356:	4815      	ldr	r0, [pc, #84]	@ (80013ac <controlLinearActuatorCAN+0x7c>)
 8001358:	f006 ff0c 	bl	8008174 <puts>
			goUp();
 800135c:	f7ff fe4e 	bl	8000ffc <goUp>
		 }
		 if(!((controllerCommand >> 7) & 0b1) && (controllerCommand >> 6) & 0b1){//down
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	09db      	lsrs	r3, r3, #7
 8001364:	b2db      	uxtb	r3, r3
 8001366:	f003 0301 	and.w	r3, r3, #1
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10b      	bne.n	8001386 <controlLinearActuatorCAN+0x56>
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	099b      	lsrs	r3, r3, #6
 8001372:	b2db      	uxtb	r3, r3
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	2b00      	cmp	r3, #0
 800137a:	d004      	beq.n	8001386 <controlLinearActuatorCAN+0x56>
			 printf("syringe down\r\n");
 800137c:	480c      	ldr	r0, [pc, #48]	@ (80013b0 <controlLinearActuatorCAN+0x80>)
 800137e:	f006 fef9 	bl	8008174 <puts>
			 goDown();
 8001382:	f7ff fe4d 	bl	8001020 <goDown>
		 }
		 if(!((controllerCommand >> 7) & 0b1) && !((controllerCommand >> 6)) & 0b1){//down
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	09db      	lsrs	r3, r3, #7
 800138a:	b2db      	uxtb	r3, r3
 800138c:	f003 0301 	and.w	r3, r3, #1
 8001390:	2b00      	cmp	r3, #0
 8001392:	d106      	bne.n	80013a2 <controlLinearActuatorCAN+0x72>
 8001394:	79fb      	ldrb	r3, [r7, #7]
 8001396:	099b      	lsrs	r3, r3, #6
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <controlLinearActuatorCAN+0x72>
			 stop();
 800139e:	f7ff fe51 	bl	8001044 <stop>
		 }
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	0800a198 	.word	0x0800a198
 80013b0:	0800a1a4 	.word	0x0800a1a4

080013b4 <diagnose_gyro>:
#define HEADING_ADDR 0x1A

extern I2C_HandleTypeDef hi2c1;


void diagnose_gyro(HAL_StatusTypeDef ret, char* message) {
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	6039      	str	r1, [r7, #0]
 80013be:	71fb      	strb	r3, [r7, #7]
	if (ret != HAL_OK) {
 80013c0:	79fb      	ldrb	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d053      	beq.n	800146e <diagnose_gyro+0xba>
		printf(message);
 80013c6:	6838      	ldr	r0, [r7, #0]
 80013c8:	f006 fe6c 	bl	80080a4 <iprintf>
		printf("\r\n");
 80013cc:	482a      	ldr	r0, [pc, #168]	@ (8001478 <diagnose_gyro+0xc4>)
 80013ce:	f006 fed1 	bl	8008174 <puts>
		 uint32_t errorCode = HAL_I2C_GetError(&hi2c1);
 80013d2:	482a      	ldr	r0, [pc, #168]	@ (800147c <diagnose_gyro+0xc8>)
 80013d4:	f002 fdbe 	bl	8003f54 <HAL_I2C_GetError>
 80013d8:	60f8      	str	r0, [r7, #12]

		 if (errorCode == HAL_I2C_ERROR_NONE) {
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d103      	bne.n	80013e8 <diagnose_gyro+0x34>
			 printf("No Error\r\n");
 80013e0:	4827      	ldr	r0, [pc, #156]	@ (8001480 <diagnose_gyro+0xcc>)
 80013e2:	f006 fec7 	bl	8008174 <puts>
		 } else {
			 printf("Unknown Error: 0x%08lX\r\n", errorCode);
		 }

	  }
}
 80013e6:	e042      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_BERR) {
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d003      	beq.n	80013fa <diagnose_gyro+0x46>
			 printf("Bus Error\r\n");
 80013f2:	4824      	ldr	r0, [pc, #144]	@ (8001484 <diagnose_gyro+0xd0>)
 80013f4:	f006 febe 	bl	8008174 <puts>
}
 80013f8:	e039      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_ARLO) {
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	f003 0302 	and.w	r3, r3, #2
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <diagnose_gyro+0x58>
			 printf("Arbitration Lost Error\r\n");
 8001404:	4820      	ldr	r0, [pc, #128]	@ (8001488 <diagnose_gyro+0xd4>)
 8001406:	f006 feb5 	bl	8008174 <puts>
}
 800140a:	e030      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_AF) {
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <diagnose_gyro+0x6a>
			 printf("Acknowledge Failure Error\r\n");
 8001416:	481d      	ldr	r0, [pc, #116]	@ (800148c <diagnose_gyro+0xd8>)
 8001418:	f006 feac 	bl	8008174 <puts>
}
 800141c:	e027      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_OVR) {
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f003 0308 	and.w	r3, r3, #8
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <diagnose_gyro+0x7c>
			 printf("Overrun/Underrun Error\r\n");
 8001428:	4819      	ldr	r0, [pc, #100]	@ (8001490 <diagnose_gyro+0xdc>)
 800142a:	f006 fea3 	bl	8008174 <puts>
}
 800142e:	e01e      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_DMA) {
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <diagnose_gyro+0x8e>
			 printf("DMA Transfer Error\r\n");
 800143a:	4816      	ldr	r0, [pc, #88]	@ (8001494 <diagnose_gyro+0xe0>)
 800143c:	f006 fe9a 	bl	8008174 <puts>
}
 8001440:	e015      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_TIMEOUT) {
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	f003 0320 	and.w	r3, r3, #32
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <diagnose_gyro+0xa0>
			 printf("Timeout Error\r\n");
 800144c:	4812      	ldr	r0, [pc, #72]	@ (8001498 <diagnose_gyro+0xe4>)
 800144e:	f006 fe91 	bl	8008174 <puts>
}
 8001452:	e00c      	b.n	800146e <diagnose_gyro+0xba>
		 } else if (errorCode & HAL_I2C_ERROR_SIZE) {
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800145a:	2b00      	cmp	r3, #0
 800145c:	d003      	beq.n	8001466 <diagnose_gyro+0xb2>
			 printf("Size Management Error\r\n");
 800145e:	480f      	ldr	r0, [pc, #60]	@ (800149c <diagnose_gyro+0xe8>)
 8001460:	f006 fe88 	bl	8008174 <puts>
}
 8001464:	e003      	b.n	800146e <diagnose_gyro+0xba>
			 printf("Unknown Error: 0x%08lX\r\n", errorCode);
 8001466:	68f9      	ldr	r1, [r7, #12]
 8001468:	480d      	ldr	r0, [pc, #52]	@ (80014a0 <diagnose_gyro+0xec>)
 800146a:	f006 fe1b 	bl	80080a4 <iprintf>
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	0800a1b4 	.word	0x0800a1b4
 800147c:	20000340 	.word	0x20000340
 8001480:	0800a1b8 	.word	0x0800a1b8
 8001484:	0800a1c4 	.word	0x0800a1c4
 8001488:	0800a1d0 	.word	0x0800a1d0
 800148c:	0800a1e8 	.word	0x0800a1e8
 8001490:	0800a204 	.word	0x0800a204
 8001494:	0800a21c 	.word	0x0800a21c
 8001498:	0800a230 	.word	0x0800a230
 800149c:	0800a240 	.word	0x0800a240
 80014a0:	0800a258 	.word	0x0800a258

080014a4 <gyro_init>:

void gyro_init() {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af02      	add	r7, sp, #8
	uint8_t buf[2];
	HAL_StatusTypeDef ret;

	printf("\r\n\r\n-------GYRO INIT-------\r\n");
 80014aa:	4817      	ldr	r0, [pc, #92]	@ (8001508 <gyro_init+0x64>)
 80014ac:	f006 fe62 	bl	8008174 <puts>


	// set operating mode ---------------------------------------
	buf[0] = OPR_MODE_ADDR;
 80014b0:	233d      	movs	r3, #61	@ 0x3d
 80014b2:	713b      	strb	r3, [r7, #4]
	buf[1] = IMU_FUSION_MODE;
 80014b4:	2308      	movs	r3, #8
 80014b6:	717b      	strb	r3, [r7, #5]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 2, 1000);
 80014b8:	1d3a      	adds	r2, r7, #4
 80014ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014be:	9300      	str	r3, [sp, #0]
 80014c0:	2302      	movs	r3, #2
 80014c2:	2150      	movs	r1, #80	@ 0x50
 80014c4:	4811      	ldr	r0, [pc, #68]	@ (800150c <gyro_init+0x68>)
 80014c6:	f002 fb37 	bl	8003b38 <HAL_I2C_Master_Transmit>
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
	diagnose_gyro(ret, "error setting op mode");
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	490f      	ldr	r1, [pc, #60]	@ (8001510 <gyro_init+0x6c>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff ff6e 	bl	80013b4 <diagnose_gyro>

	// set unit  ---------------------------------------
	buf[0] = UNIT_SELECT_ADDR;
 80014d8:	233b      	movs	r3, #59	@ 0x3b
 80014da:	713b      	strb	r3, [r7, #4]
	buf[1] = UNIT_SELECT_DEGREES;
 80014dc:	2300      	movs	r3, #0
 80014de:	717b      	strb	r3, [r7, #5]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 2, 1000);
 80014e0:	1d3a      	adds	r2, r7, #4
 80014e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014e6:	9300      	str	r3, [sp, #0]
 80014e8:	2302      	movs	r3, #2
 80014ea:	2150      	movs	r1, #80	@ 0x50
 80014ec:	4807      	ldr	r0, [pc, #28]	@ (800150c <gyro_init+0x68>)
 80014ee:	f002 fb23 	bl	8003b38 <HAL_I2C_Master_Transmit>
 80014f2:	4603      	mov	r3, r0
 80014f4:	71fb      	strb	r3, [r7, #7]

	diagnose_gyro(ret, "error setting unit");
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	4906      	ldr	r1, [pc, #24]	@ (8001514 <gyro_init+0x70>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff ff5a 	bl	80013b4 <diagnose_gyro>

	return;
 8001500:	bf00      	nop
}
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	0800a274 	.word	0x0800a274
 800150c:	20000340 	.word	0x20000340
 8001510:	0800a294 	.word	0x0800a294
 8001514:	0800a2ac 	.word	0x0800a2ac

08001518 <gyroGetReading>:


	return;
}

uint16_t gyroGetReading() {
 8001518:	b580      	push	{r7, lr}
 800151a:	b084      	sub	sp, #16
 800151c:	af02      	add	r7, sp, #8
	HAL_StatusTypeDef ret;
	uint16_t heading;
	uint16_t heading_calibrated;

	// I2C
	buf[0] = HEADING_ADDR;
 800151e:	231a      	movs	r3, #26
 8001520:	703b      	strb	r3, [r7, #0]
	ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 1, 1000);
 8001522:	463a      	mov	r2, r7
 8001524:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	2301      	movs	r3, #1
 800152c:	2150      	movs	r1, #80	@ 0x50
 800152e:	4810      	ldr	r0, [pc, #64]	@ (8001570 <gyroGetReading+0x58>)
 8001530:	f002 fb02 	bl	8003b38 <HAL_I2C_Master_Transmit>
 8001534:	4603      	mov	r3, r0
 8001536:	71fb      	strb	r3, [r7, #7]
	ret = HAL_I2C_Master_Receive(&hi2c1, GYRO_ADDR, buf, 2, 1000);
 8001538:	463a      	mov	r2, r7
 800153a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2302      	movs	r3, #2
 8001542:	2150      	movs	r1, #80	@ 0x50
 8001544:	480a      	ldr	r0, [pc, #40]	@ (8001570 <gyroGetReading+0x58>)
 8001546:	f002 fc0f 	bl	8003d68 <HAL_I2C_Master_Receive>
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]

	// Concatenate the data and calculate the heading
	heading = (uint16_t)buf[0] | ((uint16_t)buf[1] << 8);
 800154e:	783b      	ldrb	r3, [r7, #0]
 8001550:	b21a      	sxth	r2, r3
 8001552:	787b      	ldrb	r3, [r7, #1]
 8001554:	b21b      	sxth	r3, r3
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	b21b      	sxth	r3, r3
 800155a:	4313      	orrs	r3, r2
 800155c:	b21b      	sxth	r3, r3
 800155e:	80bb      	strh	r3, [r7, #4]
	heading_calibrated = heading/16;
 8001560:	88bb      	ldrh	r3, [r7, #4]
 8001562:	091b      	lsrs	r3, r3, #4
 8001564:	807b      	strh	r3, [r7, #2]
	return heading_calibrated;
 8001566:	887b      	ldrh	r3, [r7, #2]

}
 8001568:	4618      	mov	r0, r3
 800156a:	3708      	adds	r7, #8
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000340 	.word	0x20000340

08001574 <i2c_check>:
//                                                //
//        Helper functions for debugging          //
//                                                //
////////////////////////////////////////////////////

void i2c_check (HAL_StatusTypeDef ret, char* message) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
	if (ret != HAL_OK) {
 8001580:	79fb      	ldrb	r3, [r7, #7]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d004      	beq.n	8001590 <i2c_check+0x1c>
		printf("Pressure Sensor Error: %s\r\n", message);
 8001586:	6839      	ldr	r1, [r7, #0]
 8001588:	4805      	ldr	r0, [pc, #20]	@ (80015a0 <i2c_check+0x2c>)
 800158a:	f006 fd8b 	bl	80080a4 <iprintf>
	} else {
		printf("Success: %s\r\n", message);
	}
}
 800158e:	e003      	b.n	8001598 <i2c_check+0x24>
		printf("Success: %s\r\n", message);
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <i2c_check+0x30>)
 8001594:	f006 fd86 	bl	80080a4 <iprintf>
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	0800a2e8 	.word	0x0800a2e8
 80015a4:	0800a304 	.word	0x0800a304

080015a8 <clear_buf>:
	printf("buf[0]: "); print_binary_uint8(buf[0]); printf("\r\n");
	printf("buf[1]: "); print_binary_uint8(buf[1]); printf("\r\n");
	printf("buf[2]: "); print_binary_uint8(buf[2]); printf("\r\n");
}

void clear_buf(uint8_t *buf) {
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
	memset(buf, 0, 3 * sizeof(*buf));
 80015b0:	2203      	movs	r2, #3
 80015b2:	2100      	movs	r1, #0
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f006 febd 	bl	8008334 <memset>
}
 80015ba:	bf00      	nop
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <diagnose_pressure>:

void diagnose_pressure(HAL_StatusTypeDef ret) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b084      	sub	sp, #16
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
	if(ret == HAL_BUSY){
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d102      	bne.n	80015da <diagnose_pressure+0x16>
		printf("hal_busy\r\n");
 80015d4:	4833      	ldr	r0, [pc, #204]	@ (80016a4 <diagnose_pressure+0xe0>)
 80015d6:	f006 fdcd 	bl	8008174 <puts>
	}
	if(ret == HAL_TIMEOUT){
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b03      	cmp	r3, #3
 80015de:	d102      	bne.n	80015e6 <diagnose_pressure+0x22>
			printf("hal_timeout\r\n");
 80015e0:	4831      	ldr	r0, [pc, #196]	@ (80016a8 <diagnose_pressure+0xe4>)
 80015e2:	f006 fdc7 	bl	8008174 <puts>
	}
	if(ret == HAL_ERROR){
 80015e6:	79fb      	ldrb	r3, [r7, #7]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d102      	bne.n	80015f2 <diagnose_pressure+0x2e>
			printf("hal_error\r\n");
 80015ec:	482f      	ldr	r0, [pc, #188]	@ (80016ac <diagnose_pressure+0xe8>)
 80015ee:	f006 fdc1 	bl	8008174 <puts>
	}
	if (ret == HAL_ERROR) {
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d150      	bne.n	800169a <diagnose_pressure+0xd6>
		printf("\r\n");
 80015f8:	482d      	ldr	r0, [pc, #180]	@ (80016b0 <diagnose_pressure+0xec>)
 80015fa:	f006 fdbb 	bl	8008174 <puts>
		 uint32_t errorCode = HAL_I2C_GetError(&hi2c1);
 80015fe:	482d      	ldr	r0, [pc, #180]	@ (80016b4 <diagnose_pressure+0xf0>)
 8001600:	f002 fca8 	bl	8003f54 <HAL_I2C_GetError>
 8001604:	60f8      	str	r0, [r7, #12]

		 if (errorCode == HAL_I2C_ERROR_NONE) {
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d103      	bne.n	8001614 <diagnose_pressure+0x50>
			 printf("No Error\r\n");
 800160c:	482a      	ldr	r0, [pc, #168]	@ (80016b8 <diagnose_pressure+0xf4>)
 800160e:	f006 fdb1 	bl	8008174 <puts>
		 } else {
			 printf("Unknown Error: 0x%08lX\r\n", errorCode);
		 }

	  }
}
 8001612:	e042      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_BERR) {
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <diagnose_pressure+0x62>
			 printf("Bus Error\r\n");
 800161e:	4827      	ldr	r0, [pc, #156]	@ (80016bc <diagnose_pressure+0xf8>)
 8001620:	f006 fda8 	bl	8008174 <puts>
}
 8001624:	e039      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_ARLO) {
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <diagnose_pressure+0x74>
			 printf("Arbitration Lost Error\r\n");
 8001630:	4823      	ldr	r0, [pc, #140]	@ (80016c0 <diagnose_pressure+0xfc>)
 8001632:	f006 fd9f 	bl	8008174 <puts>
}
 8001636:	e030      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_AF) {
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	f003 0304 	and.w	r3, r3, #4
 800163e:	2b00      	cmp	r3, #0
 8001640:	d003      	beq.n	800164a <diagnose_pressure+0x86>
			 printf("Acknowledge Failure Error\r\n");
 8001642:	4820      	ldr	r0, [pc, #128]	@ (80016c4 <diagnose_pressure+0x100>)
 8001644:	f006 fd96 	bl	8008174 <puts>
}
 8001648:	e027      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_OVR) {
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	f003 0308 	and.w	r3, r3, #8
 8001650:	2b00      	cmp	r3, #0
 8001652:	d003      	beq.n	800165c <diagnose_pressure+0x98>
			 printf("Overrun/Underrun Error\r\n");
 8001654:	481c      	ldr	r0, [pc, #112]	@ (80016c8 <diagnose_pressure+0x104>)
 8001656:	f006 fd8d 	bl	8008174 <puts>
}
 800165a:	e01e      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_DMA) {
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f003 0310 	and.w	r3, r3, #16
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <diagnose_pressure+0xaa>
			 printf("DMA Transfer Error\r\n");
 8001666:	4819      	ldr	r0, [pc, #100]	@ (80016cc <diagnose_pressure+0x108>)
 8001668:	f006 fd84 	bl	8008174 <puts>
}
 800166c:	e015      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_TIMEOUT) {
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	f003 0320 	and.w	r3, r3, #32
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <diagnose_pressure+0xbc>
			 printf("Timeout Error\r\n");
 8001678:	4815      	ldr	r0, [pc, #84]	@ (80016d0 <diagnose_pressure+0x10c>)
 800167a:	f006 fd7b 	bl	8008174 <puts>
}
 800167e:	e00c      	b.n	800169a <diagnose_pressure+0xd6>
		 } else if (errorCode & HAL_I2C_ERROR_SIZE) {
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001686:	2b00      	cmp	r3, #0
 8001688:	d003      	beq.n	8001692 <diagnose_pressure+0xce>
			 printf("Size Management Error\r\n");
 800168a:	4812      	ldr	r0, [pc, #72]	@ (80016d4 <diagnose_pressure+0x110>)
 800168c:	f006 fd72 	bl	8008174 <puts>
}
 8001690:	e003      	b.n	800169a <diagnose_pressure+0xd6>
			 printf("Unknown Error: 0x%08lX\r\n", errorCode);
 8001692:	68f9      	ldr	r1, [r7, #12]
 8001694:	4810      	ldr	r0, [pc, #64]	@ (80016d8 <diagnose_pressure+0x114>)
 8001696:	f006 fd05 	bl	80080a4 <iprintf>
}
 800169a:	bf00      	nop
 800169c:	3710      	adds	r7, #16
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	0800a3cc 	.word	0x0800a3cc
 80016a8:	0800a3d8 	.word	0x0800a3d8
 80016ac:	0800a3e8 	.word	0x0800a3e8
 80016b0:	0800a1b4 	.word	0x0800a1b4
 80016b4:	20000340 	.word	0x20000340
 80016b8:	0800a1b8 	.word	0x0800a1b8
 80016bc:	0800a1c4 	.word	0x0800a1c4
 80016c0:	0800a1d0 	.word	0x0800a1d0
 80016c4:	0800a1e8 	.word	0x0800a1e8
 80016c8:	0800a204 	.word	0x0800a204
 80016cc:	0800a21c 	.word	0x0800a21c
 80016d0:	0800a230 	.word	0x0800a230
 80016d4:	0800a240 	.word	0x0800a240
 80016d8:	0800a258 	.word	0x0800a258

080016dc <pressure_temp_Init>:
//             Sensor Calibration                 //
//                                                //
////////////////////////////////////////////////////


void pressure_temp_Init(void) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af02      	add	r7, sp, #8

	HAL_StatusTypeDef ret;
	uint8_t buf[3];
	clear_buf(buf);
 80016e2:	1d3b      	adds	r3, r7, #4
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff5f 	bl	80015a8 <clear_buf>

	printf("\r\n\r\n-----Begin Pressure Sensor-----\r\n");
 80016ea:	4811      	ldr	r0, [pc, #68]	@ (8001730 <pressure_temp_Init+0x54>)
 80016ec:	f006 fd42 	bl	8008174 <puts>

	//reset (needed to reconfigure on boot) ---------------------
	HAL_Delay(200);
 80016f0:	20c8      	movs	r0, #200	@ 0xc8
 80016f2:	f001 f87d 	bl	80027f0 <HAL_Delay>
	buf[0] = 0x1E;//reset command
 80016f6:	231e      	movs	r3, #30
 80016f8:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 80016fa:	1d3a      	adds	r2, r7, #4
 80016fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2301      	movs	r3, #1
 8001704:	21ec      	movs	r1, #236	@ 0xec
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <pressure_temp_Init+0x58>)
 8001708:	f002 fa16 	bl	8003b38 <HAL_I2C_Master_Transmit>
 800170c:	4603      	mov	r3, r0
 800170e:	71fb      	strb	r3, [r7, #7]
	diagnose_pressure(ret);
 8001710:	79fb      	ldrb	r3, [r7, #7]
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff ff56 	bl	80015c4 <diagnose_pressure>
	i2c_check(ret, "reset command");
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	4907      	ldr	r1, [pc, #28]	@ (8001738 <pressure_temp_Init+0x5c>)
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff29 	bl	8001574 <i2c_check>
	HAL_Delay(200);
 8001722:	20c8      	movs	r0, #200	@ 0xc8
 8001724:	f001 f864 	bl	80027f0 <HAL_Delay>

}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	0800a3f4 	.word	0x0800a3f4
 8001734:	20000340 	.word	0x20000340
 8001738:	0800a41c 	.word	0x0800a41c

0800173c <pressure_temp_calibrate>:


void pressure_temp_calibrate(void) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af02      	add	r7, sp, #8

	HAL_StatusTypeDef ret;
	uint8_t buf[3];
	clear_buf(buf);
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff ff2f 	bl	80015a8 <clear_buf>

	printf("Calibrating Pressure Sensor...\r\n");
 800174a:	48a2      	ldr	r0, [pc, #648]	@ (80019d4 <pressure_temp_calibrate+0x298>)
 800174c:	f006 fd12 	bl	8008174 <puts>

	//read PROM (calibration data) ------------------------------
	HAL_Delay(100);
 8001750:	2064      	movs	r0, #100	@ 0x64
 8001752:	f001 f84d 	bl	80027f0 <HAL_Delay>

	buf[0] = 0xA0; //PROM read command c0
 8001756:	23a0      	movs	r3, #160	@ 0xa0
 8001758:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 800175a:	1d3a      	adds	r2, r7, #4
 800175c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001760:	9300      	str	r3, [sp, #0]
 8001762:	2301      	movs	r3, #1
 8001764:	21ec      	movs	r1, #236	@ 0xec
 8001766:	489c      	ldr	r0, [pc, #624]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 8001768:	f002 f9e6 	bl	8003b38 <HAL_I2C_Master_Transmit>
 800176c:	4603      	mov	r3, r0
 800176e:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 8001770:	79fb      	ldrb	r3, [r7, #7]
 8001772:	499a      	ldr	r1, [pc, #616]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fefd 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 800177a:	1d3a      	adds	r2, r7, #4
 800177c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001780:	9300      	str	r3, [sp, #0]
 8001782:	2302      	movs	r3, #2
 8001784:	21ec      	movs	r1, #236	@ 0xec
 8001786:	4894      	ldr	r0, [pc, #592]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 8001788:	f002 faee 	bl	8003d68 <HAL_I2C_Master_Receive>
 800178c:	4603      	mov	r3, r0
 800178e:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c1");
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	4993      	ldr	r1, [pc, #588]	@ (80019e0 <pressure_temp_calibrate+0x2a4>)
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff feed 	bl	8001574 <i2c_check>
	prom.c0 =  ((uint16_t)buf[0] << 8)  | buf[1];  //C0
 800179a:	793b      	ldrb	r3, [r7, #4]
 800179c:	b21b      	sxth	r3, r3
 800179e:	021b      	lsls	r3, r3, #8
 80017a0:	b21a      	sxth	r2, r3
 80017a2:	797b      	ldrb	r3, [r7, #5]
 80017a4:	b21b      	sxth	r3, r3
 80017a6:	4313      	orrs	r3, r2
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	b29a      	uxth	r2, r3
 80017ac:	4b8d      	ldr	r3, [pc, #564]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 80017ae:	801a      	strh	r2, [r3, #0]

	buf[0] = 0xA2; //PROM read command c1
 80017b0:	23a2      	movs	r3, #162	@ 0xa2
 80017b2:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 80017b4:	1d3a      	adds	r2, r7, #4
 80017b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	2301      	movs	r3, #1
 80017be:	21ec      	movs	r1, #236	@ 0xec
 80017c0:	4885      	ldr	r0, [pc, #532]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 80017c2:	f002 f9b9 	bl	8003b38 <HAL_I2C_Master_Transmit>
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 80017ca:	79fb      	ldrb	r3, [r7, #7]
 80017cc:	4983      	ldr	r1, [pc, #524]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 80017ce:	4618      	mov	r0, r3
 80017d0:	f7ff fed0 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 80017d4:	1d3a      	adds	r2, r7, #4
 80017d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	2302      	movs	r3, #2
 80017de:	21ec      	movs	r1, #236	@ 0xec
 80017e0:	487d      	ldr	r0, [pc, #500]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 80017e2:	f002 fac1 	bl	8003d68 <HAL_I2C_Master_Receive>
 80017e6:	4603      	mov	r3, r0
 80017e8:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c1");
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	497c      	ldr	r1, [pc, #496]	@ (80019e0 <pressure_temp_calibrate+0x2a4>)
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff fec0 	bl	8001574 <i2c_check>
	prom.c1 =  ((uint16_t)buf[0] << 8)  | buf[1];  //C1
 80017f4:	793b      	ldrb	r3, [r7, #4]
 80017f6:	b21b      	sxth	r3, r3
 80017f8:	021b      	lsls	r3, r3, #8
 80017fa:	b21a      	sxth	r2, r3
 80017fc:	797b      	ldrb	r3, [r7, #5]
 80017fe:	b21b      	sxth	r3, r3
 8001800:	4313      	orrs	r3, r2
 8001802:	b21b      	sxth	r3, r3
 8001804:	b29a      	uxth	r2, r3
 8001806:	4b77      	ldr	r3, [pc, #476]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 8001808:	805a      	strh	r2, [r3, #2]

	buf[0] = 0xA4; //PROM read command c2
 800180a:	23a4      	movs	r3, #164	@ 0xa4
 800180c:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 800180e:	1d3a      	adds	r2, r7, #4
 8001810:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001814:	9300      	str	r3, [sp, #0]
 8001816:	2301      	movs	r3, #1
 8001818:	21ec      	movs	r1, #236	@ 0xec
 800181a:	486f      	ldr	r0, [pc, #444]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 800181c:	f002 f98c 	bl	8003b38 <HAL_I2C_Master_Transmit>
 8001820:	4603      	mov	r3, r0
 8001822:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 8001824:	79fb      	ldrb	r3, [r7, #7]
 8001826:	496d      	ldr	r1, [pc, #436]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fea3 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 800182e:	1d3a      	adds	r2, r7, #4
 8001830:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	2302      	movs	r3, #2
 8001838:	21ec      	movs	r1, #236	@ 0xec
 800183a:	4867      	ldr	r0, [pc, #412]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 800183c:	f002 fa94 	bl	8003d68 <HAL_I2C_Master_Receive>
 8001840:	4603      	mov	r3, r0
 8001842:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c2");
 8001844:	79fb      	ldrb	r3, [r7, #7]
 8001846:	4968      	ldr	r1, [pc, #416]	@ (80019e8 <pressure_temp_calibrate+0x2ac>)
 8001848:	4618      	mov	r0, r3
 800184a:	f7ff fe93 	bl	8001574 <i2c_check>
	prom.c2 =   ((uint16_t)buf[0] << 8)  | buf[1];  //C2
 800184e:	793b      	ldrb	r3, [r7, #4]
 8001850:	b21b      	sxth	r3, r3
 8001852:	021b      	lsls	r3, r3, #8
 8001854:	b21a      	sxth	r2, r3
 8001856:	797b      	ldrb	r3, [r7, #5]
 8001858:	b21b      	sxth	r3, r3
 800185a:	4313      	orrs	r3, r2
 800185c:	b21b      	sxth	r3, r3
 800185e:	b29a      	uxth	r2, r3
 8001860:	4b60      	ldr	r3, [pc, #384]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 8001862:	809a      	strh	r2, [r3, #4]

	buf[0] = 0xA6; //PROM read command c3
 8001864:	23a6      	movs	r3, #166	@ 0xa6
 8001866:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 8001868:	1d3a      	adds	r2, r7, #4
 800186a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	21ec      	movs	r1, #236	@ 0xec
 8001874:	4858      	ldr	r0, [pc, #352]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 8001876:	f002 f95f 	bl	8003b38 <HAL_I2C_Master_Transmit>
 800187a:	4603      	mov	r3, r0
 800187c:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 800187e:	79fb      	ldrb	r3, [r7, #7]
 8001880:	4956      	ldr	r1, [pc, #344]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fe76 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 8001888:	1d3a      	adds	r2, r7, #4
 800188a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	2302      	movs	r3, #2
 8001892:	21ec      	movs	r1, #236	@ 0xec
 8001894:	4850      	ldr	r0, [pc, #320]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 8001896:	f002 fa67 	bl	8003d68 <HAL_I2C_Master_Receive>
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c3");
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	4952      	ldr	r1, [pc, #328]	@ (80019ec <pressure_temp_calibrate+0x2b0>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fe66 	bl	8001574 <i2c_check>
	prom.c3 =      ((uint16_t)buf[0] << 8)  | buf[1];  //C3
 80018a8:	793b      	ldrb	r3, [r7, #4]
 80018aa:	b21b      	sxth	r3, r3
 80018ac:	021b      	lsls	r3, r3, #8
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	797b      	ldrb	r3, [r7, #5]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	4313      	orrs	r3, r2
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	4b4a      	ldr	r3, [pc, #296]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 80018bc:	80da      	strh	r2, [r3, #6]

	buf[0] = 0xA8; //PROM read command c4
 80018be:	23a8      	movs	r3, #168	@ 0xa8
 80018c0:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 80018c2:	1d3a      	adds	r2, r7, #4
 80018c4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2301      	movs	r3, #1
 80018cc:	21ec      	movs	r1, #236	@ 0xec
 80018ce:	4842      	ldr	r0, [pc, #264]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 80018d0:	f002 f932 	bl	8003b38 <HAL_I2C_Master_Transmit>
 80018d4:	4603      	mov	r3, r0
 80018d6:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	4940      	ldr	r1, [pc, #256]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 80018dc:	4618      	mov	r0, r3
 80018de:	f7ff fe49 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 80018e2:	1d3a      	adds	r2, r7, #4
 80018e4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	2302      	movs	r3, #2
 80018ec:	21ec      	movs	r1, #236	@ 0xec
 80018ee:	483a      	ldr	r0, [pc, #232]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 80018f0:	f002 fa3a 	bl	8003d68 <HAL_I2C_Master_Receive>
 80018f4:	4603      	mov	r3, r0
 80018f6:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c4");
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	493d      	ldr	r1, [pc, #244]	@ (80019f0 <pressure_temp_calibrate+0x2b4>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fe39 	bl	8001574 <i2c_check>
	prom.c4 =      ((uint16_t)buf[0] << 8)  | buf[1];  //C4
 8001902:	793b      	ldrb	r3, [r7, #4]
 8001904:	b21b      	sxth	r3, r3
 8001906:	021b      	lsls	r3, r3, #8
 8001908:	b21a      	sxth	r2, r3
 800190a:	797b      	ldrb	r3, [r7, #5]
 800190c:	b21b      	sxth	r3, r3
 800190e:	4313      	orrs	r3, r2
 8001910:	b21b      	sxth	r3, r3
 8001912:	b29a      	uxth	r2, r3
 8001914:	4b33      	ldr	r3, [pc, #204]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 8001916:	811a      	strh	r2, [r3, #8]

	buf[0] = 0xAA; //PROM read command c5
 8001918:	23aa      	movs	r3, #170	@ 0xaa
 800191a:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 800191c:	1d3a      	adds	r2, r7, #4
 800191e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001922:	9300      	str	r3, [sp, #0]
 8001924:	2301      	movs	r3, #1
 8001926:	21ec      	movs	r1, #236	@ 0xec
 8001928:	482b      	ldr	r0, [pc, #172]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 800192a:	f002 f905 	bl	8003b38 <HAL_I2C_Master_Transmit>
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	4929      	ldr	r1, [pc, #164]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff fe1c 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 800193c:	1d3a      	adds	r2, r7, #4
 800193e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	2302      	movs	r3, #2
 8001946:	21ec      	movs	r1, #236	@ 0xec
 8001948:	4823      	ldr	r0, [pc, #140]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 800194a:	f002 fa0d 	bl	8003d68 <HAL_I2C_Master_Receive>
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c5");
 8001952:	79fb      	ldrb	r3, [r7, #7]
 8001954:	4927      	ldr	r1, [pc, #156]	@ (80019f4 <pressure_temp_calibrate+0x2b8>)
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fe0c 	bl	8001574 <i2c_check>
	prom.c5 =    ((uint16_t)buf[0] << 8) | buf[1]; //C5
 800195c:	793b      	ldrb	r3, [r7, #4]
 800195e:	b21b      	sxth	r3, r3
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	b21a      	sxth	r2, r3
 8001964:	797b      	ldrb	r3, [r7, #5]
 8001966:	b21b      	sxth	r3, r3
 8001968:	4313      	orrs	r3, r2
 800196a:	b21b      	sxth	r3, r3
 800196c:	b29a      	uxth	r2, r3
 800196e:	4b1d      	ldr	r3, [pc, #116]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 8001970:	815a      	strh	r2, [r3, #10]

	buf[0] = 0xAC; //PROM read command c6
 8001972:	23ac      	movs	r3, #172	@ 0xac
 8001974:	713b      	strb	r3, [r7, #4]
	ret = HAL_I2C_Master_Transmit(&hi2c1, PRESSURE_ADDR, buf, 1, 1000 );
 8001976:	1d3a      	adds	r2, r7, #4
 8001978:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800197c:	9300      	str	r3, [sp, #0]
 800197e:	2301      	movs	r3, #1
 8001980:	21ec      	movs	r1, #236	@ 0xec
 8001982:	4815      	ldr	r0, [pc, #84]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 8001984:	f002 f8d8 	bl	8003b38 <HAL_I2C_Master_Transmit>
 8001988:	4603      	mov	r3, r0
 800198a:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "command to read PROM data");
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	4913      	ldr	r1, [pc, #76]	@ (80019dc <pressure_temp_calibrate+0x2a0>)
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fdef 	bl	8001574 <i2c_check>
	ret = HAL_I2C_Master_Receive(&hi2c1, PRESSURE_ADDR, buf, 2, 1000);
 8001996:	1d3a      	adds	r2, r7, #4
 8001998:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	2302      	movs	r3, #2
 80019a0:	21ec      	movs	r1, #236	@ 0xec
 80019a2:	480d      	ldr	r0, [pc, #52]	@ (80019d8 <pressure_temp_calibrate+0x29c>)
 80019a4:	f002 f9e0 	bl	8003d68 <HAL_I2C_Master_Receive>
 80019a8:	4603      	mov	r3, r0
 80019aa:	71fb      	strb	r3, [r7, #7]
	i2c_check(ret, "receiving PROM data - c6");
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	4912      	ldr	r1, [pc, #72]	@ (80019f8 <pressure_temp_calibrate+0x2bc>)
 80019b0:	4618      	mov	r0, r3
 80019b2:	f7ff fddf 	bl	8001574 <i2c_check>
	prom.c6 = ((uint16_t)buf[0] << 8) | buf[1]; //C6
 80019b6:	793b      	ldrb	r3, [r7, #4]
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	021b      	lsls	r3, r3, #8
 80019bc:	b21a      	sxth	r2, r3
 80019be:	797b      	ldrb	r3, [r7, #5]
 80019c0:	b21b      	sxth	r3, r3
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b21b      	sxth	r3, r3
 80019c6:	b29a      	uxth	r2, r3
 80019c8:	4b06      	ldr	r3, [pc, #24]	@ (80019e4 <pressure_temp_calibrate+0x2a8>)
 80019ca:	819a      	strh	r2, [r3, #12]

}
 80019cc:	bf00      	nop
 80019ce:	3708      	adds	r7, #8
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	0800a42c 	.word	0x0800a42c
 80019d8:	20000340 	.word	0x20000340
 80019dc:	0800a44c 	.word	0x0800a44c
 80019e0:	0800a468 	.word	0x0800a468
 80019e4:	20000330 	.word	0x20000330
 80019e8:	0800a484 	.word	0x0800a484
 80019ec:	0800a4a0 	.word	0x0800a4a0
 80019f0:	0800a4bc 	.word	0x0800a4bc
 80019f4:	0800a4d8 	.word	0x0800a4d8
 80019f8:	0800a4f4 	.word	0x0800a4f4

080019fc <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a0a      	ldr	r2, [pc, #40]	@ (8001a34 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d10d      	bne.n	8001a2a <HAL_TIM_PeriodElapsedCallback+0x2e>
        // Your periodic code here
    	//gyro_test();
    	//get_pressure_temp(&pres_temp);
    	//printf("pressure: %f\r\n", pres_temp.pressure); //in units of millibar (mbar)
     	//printf("temperature: %f\r\n", pres_temp.temperature); //in degrees celcius
    	uint16_t gyroReading = gyroGetReading();
 8001a0e:	f7ff fd83 	bl	8001518 <gyroGetReading>
 8001a12:	4603      	mov	r3, r0
 8001a14:	82fb      	strh	r3, [r7, #22]
    	uint32_t presTempReading = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	613b      	str	r3, [r7, #16]
    	uint16_t flowReading = 0;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	81fb      	strh	r3, [r7, #14]
    	//presTempReading = get_pressure_temp_CAN(&pres_temp); // uncomment when working
    	transmit_sensor_packet(gyroReading, presTempReading, flowReading);
 8001a1e:	89fa      	ldrh	r2, [r7, #14]
 8001a20:	8afb      	ldrh	r3, [r7, #22]
 8001a22:	6939      	ldr	r1, [r7, #16]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff fba9 	bl	800117c <transmit_sensor_packet>
    }
}
 8001a2a:	bf00      	nop
 8001a2c:	3718      	adds	r7, #24
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40001000 	.word	0x40001000

08001a38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a3e:	f000 fe62 	bl	8002706 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a42:	f000 f841 	bl	8001ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a46:	f000 fa91 	bl	8001f6c <MX_GPIO_Init>
  MX_TIM1_Init();
 8001a4a:	f000 f931 	bl	8001cb0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a4e:	f000 f9dd 	bl	8001e0c <MX_TIM2_Init>
  MX_CAN1_Init();
 8001a52:	f000 f88b 	bl	8001b6c <MX_CAN1_Init>
  MX_LPUART1_UART_Init();
 8001a56:	f000 f8ff 	bl	8001c58 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 8001a5a:	f000 f8bd 	bl	8001bd8 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001a5e:	f000 fa4d 	bl	8001efc <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //////// ---------------- THRUSTER INIT ------------------- ////////////
  //flash_thruster(0); DO NOT RUN
  //flash_thruster(1); DO NOT RUN
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001a62:	2104      	movs	r1, #4
 8001a64:	4815      	ldr	r0, [pc, #84]	@ (8001abc <main+0x84>)
 8001a66:	f004 f851 	bl	8005b0c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001a6a:	2108      	movs	r1, #8
 8001a6c:	4814      	ldr	r0, [pc, #80]	@ (8001ac0 <main+0x88>)
 8001a6e:	f004 f84d 	bl	8005b0c <HAL_TIM_PWM_Start>
  init_thruster(0);
 8001a72:	2000      	movs	r0, #0
 8001a74:	f7ff fa66 	bl	8000f44 <init_thruster>
  init_thruster(1);
 8001a78:	2001      	movs	r0, #1
 8001a7a:	f7ff fa63 	bl	8000f44 <init_thruster>
  /////////////////////////////////////////////////////////////////////////

  ////// ------------------ CAN INIT --------------------------/////////////
  can_setup();
 8001a7e:	f7ff fb0f 	bl	80010a0 <can_setup>
  //////////////////////////////////////////////////////////////////////////

  //////// -------------- PRESSURE SENSOR INIT ----------------- ////////////
  pressure_temp_Init();
 8001a82:	f7ff fe2b 	bl	80016dc <pressure_temp_Init>
  pressure_temp_calibrate();
 8001a86:	f7ff fe59 	bl	800173c <pressure_temp_calibrate>
  ///////////////////////////////////////////////////////////////////////////////

  ////// ------------------ GYRO INIT ------------------------- ///////////
  gyro_init();
 8001a8a:	f7ff fd0b 	bl	80014a4 <gyro_init>
  //////////////////////////////////////////////////////////////////////////

  ////////--------------TIM6 START ------------------------------/////////////
  HAL_TIM_Base_Start_IT(&htim6); // This must happen AFTER sensor initialization!!
 8001a8e:	480d      	ldr	r0, [pc, #52]	@ (8001ac4 <main+0x8c>)
 8001a90:	f003 ff86 	bl	80059a0 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t control =0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	control = read_control_from_CAN();
 8001a98:	f7ff fb56 	bl	8001148 <read_control_from_CAN>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	71fb      	strb	r3, [r7, #7]
	controlThrusterStateCAN(control);
 8001aa0:	79fb      	ldrb	r3, [r7, #7]
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff fbd4 	bl	8001250 <controlThrusterStateCAN>
	controlThrusterSpeedCAN(control);
 8001aa8:	79fb      	ldrb	r3, [r7, #7]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fc16 	bl	80012dc <controlThrusterSpeedCAN>
	controlLinearActuatorCAN(control);
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fc3c 	bl	8001330 <controlLinearActuatorCAN>
	control = read_control_from_CAN();
 8001ab8:	bf00      	nop
 8001aba:	e7ed      	b.n	8001a98 <main+0x60>
 8001abc:	200001fc 	.word	0x200001fc
 8001ac0:	20000248 	.word	0x20000248
 8001ac4:	2000041c 	.word	0x2000041c

08001ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b096      	sub	sp, #88	@ 0x58
 8001acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ace:	f107 0314 	add.w	r3, r7, #20
 8001ad2:	2244      	movs	r2, #68	@ 0x44
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f006 fc2c 	bl	8008334 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001adc:	463b      	mov	r3, r7
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
 8001ae6:	60da      	str	r2, [r3, #12]
 8001ae8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001aea:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001aee:	f002 fd89 	bl	8004604 <HAL_PWREx_ControlVoltageScaling>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001af8:	f000 fabe 	bl	8002078 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001afc:	2310      	movs	r3, #16
 8001afe:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b00:	2301      	movs	r3, #1
 8001b02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001b08:	2360      	movs	r3, #96	@ 0x60
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b10:	2301      	movs	r3, #1
 8001b12:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001b14:	2301      	movs	r3, #1
 8001b16:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001b18:	2310      	movs	r3, #16
 8001b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001b1c:	2307      	movs	r3, #7
 8001b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b24:	2302      	movs	r3, #2
 8001b26:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f002 fdbf 	bl	80046b0 <HAL_RCC_OscConfig>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001b38:	f000 fa9e 	bl	8002078 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b3c:	230f      	movs	r3, #15
 8001b3e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b40:	2303      	movs	r3, #3
 8001b42:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b50:	463b      	mov	r3, r7
 8001b52:	2101      	movs	r1, #1
 8001b54:	4618      	mov	r0, r3
 8001b56:	f003 f9bf 	bl	8004ed8 <HAL_RCC_ClockConfig>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001b60:	f000 fa8a 	bl	8002078 <Error_Handler>
  }
}
 8001b64:	bf00      	nop
 8001b66:	3758      	adds	r7, #88	@ 0x58
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b70:	4b17      	ldr	r3, [pc, #92]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b72:	4a18      	ldr	r2, [pc, #96]	@ (8001bd4 <MX_CAN1_Init+0x68>)
 8001b74:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 240;
 8001b76:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b78:	22f0      	movs	r2, #240	@ 0xf0
 8001b7a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b7c:	4b14      	ldr	r3, [pc, #80]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b8a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b8e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001b90:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b92:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b96:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b98:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bb0:	4b07      	ldr	r3, [pc, #28]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bbc:	4804      	ldr	r0, [pc, #16]	@ (8001bd0 <MX_CAN1_Init+0x64>)
 8001bbe:	f000 fe3b 	bl	8002838 <HAL_CAN_Init>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001bc8:	f000 fa56 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20000294 	.word	0x20000294
 8001bd4:	40006400 	.word	0x40006400

08001bd8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001bde:	4a1c      	ldr	r2, [pc, #112]	@ (8001c50 <MX_I2C1_Init+0x78>)
 8001be0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B07CB4;
 8001be2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001be4:	4a1b      	ldr	r2, [pc, #108]	@ (8001c54 <MX_I2C1_Init+0x7c>)
 8001be6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001be8:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bee:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bf4:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bfa:	4b14      	ldr	r3, [pc, #80]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c00:	4b12      	ldr	r3, [pc, #72]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c12:	480e      	ldr	r0, [pc, #56]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c14:	f001 fef4 	bl	8003a00 <HAL_I2C_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001c1e:	f000 fa2b 	bl	8002078 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c22:	2100      	movs	r1, #0
 8001c24:	4809      	ldr	r0, [pc, #36]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c26:	f002 fc47 	bl	80044b8 <HAL_I2CEx_ConfigAnalogFilter>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001c30:	f000 fa22 	bl	8002078 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001c34:	2100      	movs	r1, #0
 8001c36:	4805      	ldr	r0, [pc, #20]	@ (8001c4c <MX_I2C1_Init+0x74>)
 8001c38:	f002 fc89 	bl	800454e <HAL_I2CEx_ConfigDigitalFilter>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001c42:	f000 fa19 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000340 	.word	0x20000340
 8001c50:	40005400 	.word	0x40005400
 8001c54:	00b07cb4 	.word	0x00b07cb4

08001c58 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c5e:	4a13      	ldr	r2, [pc, #76]	@ (8001cac <MX_LPUART1_UART_Init+0x54>)
 8001c60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001c62:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c68:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001c70:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001c76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c7e:	220c      	movs	r2, #12
 8001c80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c82:	4b09      	ldr	r3, [pc, #36]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c88:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001c94:	4804      	ldr	r0, [pc, #16]	@ (8001ca8 <MX_LPUART1_UART_Init+0x50>)
 8001c96:	f004 ffcf 	bl	8006c38 <HAL_UART_Init>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8001ca0:	f000 f9ea 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001ca4:	bf00      	nop
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	20000394 	.word	0x20000394
 8001cac:	40008000 	.word	0x40008000

08001cb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b09a      	sub	sp, #104	@ 0x68
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cd0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
 8001ce0:	615a      	str	r2, [r3, #20]
 8001ce2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	222c      	movs	r2, #44	@ 0x2c
 8001ce8:	2100      	movs	r1, #0
 8001cea:	4618      	mov	r0, r3
 8001cec:	f006 fb22 	bl	8008334 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cf0:	4b44      	ldr	r3, [pc, #272]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001cf2:	4a45      	ldr	r2, [pc, #276]	@ (8001e08 <MX_TIM1_Init+0x158>)
 8001cf4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 399;
 8001cf6:	4b43      	ldr	r3, [pc, #268]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001cf8:	f240 128f 	movw	r2, #399	@ 0x18f
 8001cfc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfe:	4b41      	ldr	r3, [pc, #260]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1599;
 8001d04:	4b3f      	ldr	r3, [pc, #252]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d06:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001d0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0c:	4b3d      	ldr	r3, [pc, #244]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d12:	4b3c      	ldr	r3, [pc, #240]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d18:	4b3a      	ldr	r3, [pc, #232]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d1e:	4839      	ldr	r0, [pc, #228]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d20:	f003 fde6 	bl	80058f0 <HAL_TIM_Base_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8001d2a:	f000 f9a5 	bl	8002078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d32:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d34:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4832      	ldr	r0, [pc, #200]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d3c:	f004 f9e0 	bl	8006100 <HAL_TIM_ConfigClockSource>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 8001d46:	f000 f997 	bl	8002078 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d4a:	482e      	ldr	r0, [pc, #184]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d4c:	f003 fe7c 	bl	8005a48 <HAL_TIM_PWM_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d001      	beq.n	8001d5a <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001d56:	f000 f98f 	bl	8002078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d66:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4825      	ldr	r0, [pc, #148]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001d6e:	f004 fe67 	bl	8006a40 <HAL_TIMEx_MasterConfigSynchronization>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8001d78:	f000 f97e 	bl	8002078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d7c:	2360      	movs	r3, #96	@ 0x60
 8001d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001d80:	2300      	movs	r3, #0
 8001d82:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d84:	2300      	movs	r3, #0
 8001d86:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d94:	2300      	movs	r3, #0
 8001d96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d98:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001d9c:	2208      	movs	r2, #8
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4818      	ldr	r0, [pc, #96]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001da2:	f004 f899 	bl	8005ed8 <HAL_TIM_PWM_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8001dac:	f000 f964 	bl	8002078 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001dc8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001dd2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001dd6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001de0:	1d3b      	adds	r3, r7, #4
 8001de2:	4619      	mov	r1, r3
 8001de4:	4807      	ldr	r0, [pc, #28]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001de6:	f004 fe91 	bl	8006b0c <HAL_TIMEx_ConfigBreakDeadTime>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_TIM1_Init+0x144>
  {
    Error_Handler();
 8001df0:	f000 f942 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001df4:	4803      	ldr	r0, [pc, #12]	@ (8001e04 <MX_TIM1_Init+0x154>)
 8001df6:	f000 fad3 	bl	80023a0 <HAL_TIM_MspPostInit>

}
 8001dfa:	bf00      	nop
 8001dfc:	3768      	adds	r7, #104	@ 0x68
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	bf00      	nop
 8001e04:	20000248 	.word	0x20000248
 8001e08:	40012c00 	.word	0x40012c00

08001e0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08e      	sub	sp, #56	@ 0x38
 8001e10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e16:	2200      	movs	r2, #0
 8001e18:	601a      	str	r2, [r3, #0]
 8001e1a:	605a      	str	r2, [r3, #4]
 8001e1c:	609a      	str	r2, [r3, #8]
 8001e1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e20:	f107 031c 	add.w	r3, r7, #28
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
 8001e28:	605a      	str	r2, [r3, #4]
 8001e2a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	609a      	str	r2, [r3, #8]
 8001e36:	60da      	str	r2, [r3, #12]
 8001e38:	611a      	str	r2, [r3, #16]
 8001e3a:	615a      	str	r2, [r3, #20]
 8001e3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e40:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e44:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 399;
 8001e46:	4b2c      	ldr	r3, [pc, #176]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e48:	f240 128f 	movw	r2, #399	@ 0x18f
 8001e4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1599;
 8001e54:	4b28      	ldr	r3, [pc, #160]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e56:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001e5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5c:	4b26      	ldr	r3, [pc, #152]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e62:	4b25      	ldr	r3, [pc, #148]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e68:	4823      	ldr	r0, [pc, #140]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e6a:	f003 fd41 	bl	80058f0 <HAL_TIM_Base_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001e74:	f000 f900 	bl	8002078 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e7e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e82:	4619      	mov	r1, r3
 8001e84:	481c      	ldr	r0, [pc, #112]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e86:	f004 f93b 	bl	8006100 <HAL_TIM_ConfigClockSource>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8001e90:	f000 f8f2 	bl	8002078 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e94:	4818      	ldr	r0, [pc, #96]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001e96:	f003 fdd7 	bl	8005a48 <HAL_TIM_PWM_Init>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001ea0:	f000 f8ea 	bl	8002078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eac:	f107 031c 	add.w	r3, r7, #28
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4811      	ldr	r0, [pc, #68]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001eb4:	f004 fdc4 	bl	8006a40 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001ebe:	f000 f8db 	bl	8002078 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ec2:	2360      	movs	r3, #96	@ 0x60
 8001ec4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ed2:	463b      	mov	r3, r7
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4807      	ldr	r0, [pc, #28]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001eda:	f003 fffd 	bl	8005ed8 <HAL_TIM_PWM_ConfigChannel>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d001      	beq.n	8001ee8 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001ee4:	f000 f8c8 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001ee8:	4803      	ldr	r0, [pc, #12]	@ (8001ef8 <MX_TIM2_Init+0xec>)
 8001eea:	f000 fa59 	bl	80023a0 <HAL_TIM_MspPostInit>

}
 8001eee:	bf00      	nop
 8001ef0:	3738      	adds	r7, #56	@ 0x38
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200001fc 	.word	0x200001fc

08001efc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	2200      	movs	r2, #0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	605a      	str	r2, [r3, #4]
 8001f0a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001f0c:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f0e:	4a16      	ldr	r2, [pc, #88]	@ (8001f68 <MX_TIM6_Init+0x6c>)
 8001f10:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16999;
 8001f12:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f14:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001f18:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1a:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1599;
 8001f20:	4b10      	ldr	r3, [pc, #64]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f22:	f240 623f 	movw	r2, #1599	@ 0x63f
 8001f26:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f28:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001f2e:	480d      	ldr	r0, [pc, #52]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f30:	f003 fcde 	bl	80058f0 <HAL_TIM_Base_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001f3a:	f000 f89d 	bl	8002078 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001f46:	1d3b      	adds	r3, r7, #4
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4806      	ldr	r0, [pc, #24]	@ (8001f64 <MX_TIM6_Init+0x68>)
 8001f4c:	f004 fd78 	bl	8006a40 <HAL_TIMEx_MasterConfigSynchronization>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001f56:	f000 f88f 	bl	8002078 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	3710      	adds	r7, #16
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	2000041c 	.word	0x2000041c
 8001f68:	40001000 	.word	0x40001000

08001f6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b088      	sub	sp, #32
 8001f70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	609a      	str	r2, [r3, #8]
 8001f7e:	60da      	str	r2, [r3, #12]
 8001f80:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f82:	4b32      	ldr	r3, [pc, #200]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	4a31      	ldr	r2, [pc, #196]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001f88:	f043 0304 	orr.w	r3, r3, #4
 8001f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f92:	f003 0304 	and.w	r3, r3, #4
 8001f96:	60bb      	str	r3, [r7, #8]
 8001f98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9e:	4a2b      	ldr	r2, [pc, #172]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa6:	4b29      	ldr	r3, [pc, #164]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb2:	4b26      	ldr	r3, [pc, #152]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	4a25      	ldr	r2, [pc, #148]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001fb8:	f043 0302 	orr.w	r3, r3, #2
 8001fbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fbe:	4b23      	ldr	r3, [pc, #140]	@ (800204c <MX_GPIO_Init+0xe0>)
 8001fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	603b      	str	r3, [r7, #0]
 8001fc8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fd4:	f001 fcfc 	bl	80039d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2108      	movs	r1, #8
 8001fdc:	481c      	ldr	r0, [pc, #112]	@ (8002050 <MX_GPIO_Init+0xe4>)
 8001fde:	f001 fcf7 	bl	80039d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fe2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fe6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fec:	2301      	movs	r3, #1
 8001fee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ffe:	f001 fb7d 	bl	80036fc <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002006:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002010:	2303      	movs	r3, #3
 8002012:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002014:	2303      	movs	r3, #3
 8002016:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 030c 	add.w	r3, r7, #12
 800201c:	4619      	mov	r1, r3
 800201e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002022:	f001 fb6b 	bl	80036fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8002026:	2308      	movs	r3, #8
 8002028:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	4619      	mov	r1, r3
 800203c:	4804      	ldr	r0, [pc, #16]	@ (8002050 <MX_GPIO_Init+0xe4>)
 800203e:	f001 fb5d 	bl	80036fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002042:	bf00      	nop
 8002044:	3720      	adds	r7, #32
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40021000 	.word	0x40021000
 8002050:	48000400 	.word	0x48000400

08002054 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800205c:	1d39      	adds	r1, r7, #4
 800205e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002062:	2201      	movs	r2, #1
 8002064:	4803      	ldr	r0, [pc, #12]	@ (8002074 <__io_putchar+0x20>)
 8002066:	f004 fe35 	bl	8006cd4 <HAL_UART_Transmit>
  return ch;
 800206a:	687b      	ldr	r3, [r7, #4]
}
 800206c:	4618      	mov	r0, r3
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000394 	.word	0x20000394

08002078 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800207c:	b672      	cpsid	i
}
 800207e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002080:	bf00      	nop
 8002082:	e7fd      	b.n	8002080 <Error_Handler+0x8>

08002084 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002084:	b480      	push	{r7}
 8002086:	b083      	sub	sp, #12
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800208a:	4b0f      	ldr	r3, [pc, #60]	@ (80020c8 <HAL_MspInit+0x44>)
 800208c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800208e:	4a0e      	ldr	r2, [pc, #56]	@ (80020c8 <HAL_MspInit+0x44>)
 8002090:	f043 0301 	orr.w	r3, r3, #1
 8002094:	6613      	str	r3, [r2, #96]	@ 0x60
 8002096:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <HAL_MspInit+0x44>)
 8002098:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <HAL_MspInit+0x44>)
 80020a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a6:	4a08      	ldr	r2, [pc, #32]	@ (80020c8 <HAL_MspInit+0x44>)
 80020a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80020ae:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <HAL_MspInit+0x44>)
 80020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	603b      	str	r3, [r7, #0]
 80020b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ba:	bf00      	nop
 80020bc:	370c      	adds	r7, #12
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40021000 	.word	0x40021000

080020cc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b08a      	sub	sp, #40	@ 0x28
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 0314 	add.w	r3, r7, #20
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a2d      	ldr	r2, [pc, #180]	@ (80021a0 <HAL_CAN_MspInit+0xd4>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d153      	bne.n	8002196 <HAL_CAN_MspInit+0xca>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80020ee:	4b2d      	ldr	r3, [pc, #180]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 80020f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f2:	4a2c      	ldr	r2, [pc, #176]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 80020f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80020fa:	4b2a      	ldr	r3, [pc, #168]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002106:	4b27      	ldr	r3, [pc, #156]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 8002108:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800210a:	4a26      	ldr	r2, [pc, #152]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 800210c:	f043 0301 	orr.w	r3, r3, #1
 8002110:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002112:	4b24      	ldr	r3, [pc, #144]	@ (80021a4 <HAL_CAN_MspInit+0xd8>)
 8002114:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800211e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002122:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002124:	2302      	movs	r3, #2
 8002126:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002128:	2301      	movs	r3, #1
 800212a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212c:	2303      	movs	r3, #3
 800212e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002130:	2309      	movs	r3, #9
 8002132:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	4619      	mov	r1, r3
 800213a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800213e:	f001 fadd 	bl	80036fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002142:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002148:	2302      	movs	r3, #2
 800214a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002150:	2303      	movs	r3, #3
 8002152:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002154:	2309      	movs	r3, #9
 8002156:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	4619      	mov	r1, r3
 800215e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002162:	f001 facb 	bl	80036fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8002166:	2200      	movs	r2, #0
 8002168:	2100      	movs	r1, #0
 800216a:	2013      	movs	r0, #19
 800216c:	f001 fa8f 	bl	800368e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002170:	2013      	movs	r0, #19
 8002172:	f001 faa8 	bl	80036c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	2100      	movs	r1, #0
 800217a:	2014      	movs	r0, #20
 800217c:	f001 fa87 	bl	800368e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002180:	2014      	movs	r0, #20
 8002182:	f001 faa0 	bl	80036c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	2015      	movs	r0, #21
 800218c:	f001 fa7f 	bl	800368e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8002190:	2015      	movs	r0, #21
 8002192:	f001 fa98 	bl	80036c6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002196:	bf00      	nop
 8002198:	3728      	adds	r7, #40	@ 0x28
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40006400 	.word	0x40006400
 80021a4:	40021000 	.word	0x40021000

080021a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b09e      	sub	sp, #120	@ 0x78
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
 80021ba:	609a      	str	r2, [r3, #8]
 80021bc:	60da      	str	r2, [r3, #12]
 80021be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021c0:	f107 0310 	add.w	r3, r7, #16
 80021c4:	2254      	movs	r2, #84	@ 0x54
 80021c6:	2100      	movs	r1, #0
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 f8b3 	bl	8008334 <memset>
  if(hi2c->Instance==I2C1)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a1e      	ldr	r2, [pc, #120]	@ (800224c <HAL_I2C_MspInit+0xa4>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d135      	bne.n	8002244 <HAL_I2C_MspInit+0x9c>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80021d8:	2340      	movs	r3, #64	@ 0x40
 80021da:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021e0:	f107 0310 	add.w	r3, r7, #16
 80021e4:	4618      	mov	r0, r3
 80021e6:	f003 f89b 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021f0:	f7ff ff42 	bl	8002078 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f4:	4b16      	ldr	r3, [pc, #88]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 80021f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f8:	4a15      	ldr	r2, [pc, #84]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 80021fa:	f043 0302 	orr.w	r3, r3, #2
 80021fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002200:	4b13      	ldr	r3, [pc, #76]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 8002202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	60fb      	str	r3, [r7, #12]
 800220a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800220c:	23c0      	movs	r3, #192	@ 0xc0
 800220e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002210:	2312      	movs	r3, #18
 8002212:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002214:	2300      	movs	r3, #0
 8002216:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002218:	2303      	movs	r3, #3
 800221a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800221c:	2304      	movs	r3, #4
 800221e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002220:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002224:	4619      	mov	r1, r3
 8002226:	480b      	ldr	r0, [pc, #44]	@ (8002254 <HAL_I2C_MspInit+0xac>)
 8002228:	f001 fa68 	bl	80036fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	4a07      	ldr	r2, [pc, #28]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 8002232:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002236:	6593      	str	r3, [r2, #88]	@ 0x58
 8002238:	4b05      	ldr	r3, [pc, #20]	@ (8002250 <HAL_I2C_MspInit+0xa8>)
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002240:	60bb      	str	r3, [r7, #8]
 8002242:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002244:	bf00      	nop
 8002246:	3778      	adds	r7, #120	@ 0x78
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40005400 	.word	0x40005400
 8002250:	40021000 	.word	0x40021000
 8002254:	48000400 	.word	0x48000400

08002258 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b09e      	sub	sp, #120	@ 0x78
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002270:	f107 0310 	add.w	r3, r7, #16
 8002274:	2254      	movs	r2, #84	@ 0x54
 8002276:	2100      	movs	r1, #0
 8002278:	4618      	mov	r0, r3
 800227a:	f006 f85b 	bl	8008334 <memset>
  if(huart->Instance==LPUART1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1f      	ldr	r2, [pc, #124]	@ (8002300 <HAL_UART_MspInit+0xa8>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d136      	bne.n	80022f6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002288:	2320      	movs	r3, #32
 800228a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800228c:	2300      	movs	r3, #0
 800228e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002290:	f107 0310 	add.w	r3, r7, #16
 8002294:	4618      	mov	r0, r3
 8002296:	f003 f843 	bl	8005320 <HAL_RCCEx_PeriphCLKConfig>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022a0:	f7ff feea 	bl	8002078 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80022a4:	4b17      	ldr	r3, [pc, #92]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022a8:	4a16      	ldr	r2, [pc, #88]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80022b0:	4b14      	ldr	r3, [pc, #80]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	60fb      	str	r3, [r7, #12]
 80022ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022bc:	4b11      	ldr	r3, [pc, #68]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022c0:	4a10      	ldr	r2, [pc, #64]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022c8:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_UART_MspInit+0xac>)
 80022ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022cc:	f003 0301 	and.w	r3, r3, #1
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022d4:	230c      	movs	r3, #12
 80022d6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022d8:	2302      	movs	r3, #2
 80022da:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022dc:	2300      	movs	r3, #0
 80022de:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e0:	2303      	movs	r3, #3
 80022e2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80022e4:	2308      	movs	r3, #8
 80022e6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022ec:	4619      	mov	r1, r3
 80022ee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022f2:	f001 fa03 	bl	80036fc <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80022f6:	bf00      	nop
 80022f8:	3778      	adds	r7, #120	@ 0x78
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40008000 	.word	0x40008000
 8002304:	40021000 	.word	0x40021000

08002308 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1f      	ldr	r2, [pc, #124]	@ (8002394 <HAL_TIM_Base_MspInit+0x8c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d10c      	bne.n	8002334 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800231a:	4b1f      	ldr	r3, [pc, #124]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 800231c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231e:	4a1e      	ldr	r2, [pc, #120]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002320:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002324:	6613      	str	r3, [r2, #96]	@ 0x60
 8002326:	4b1c      	ldr	r3, [pc, #112]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002328:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800232e:	617b      	str	r3, [r7, #20]
 8002330:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002332:	e02a      	b.n	800238a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800233c:	d10c      	bne.n	8002358 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800233e:	4b16      	ldr	r3, [pc, #88]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002342:	4a15      	ldr	r2, [pc, #84]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6593      	str	r3, [r2, #88]	@ 0x58
 800234a:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]
}
 8002356:	e018      	b.n	800238a <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM6)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a0f      	ldr	r2, [pc, #60]	@ (800239c <HAL_TIM_Base_MspInit+0x94>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d113      	bne.n	800238a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002362:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002364:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002366:	4a0c      	ldr	r2, [pc, #48]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002368:	f043 0310 	orr.w	r3, r3, #16
 800236c:	6593      	str	r3, [r2, #88]	@ 0x58
 800236e:	4b0a      	ldr	r3, [pc, #40]	@ (8002398 <HAL_TIM_Base_MspInit+0x90>)
 8002370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002372:	f003 0310 	and.w	r3, r3, #16
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800237a:	2200      	movs	r2, #0
 800237c:	2100      	movs	r1, #0
 800237e:	2036      	movs	r0, #54	@ 0x36
 8002380:	f001 f985 	bl	800368e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002384:	2036      	movs	r0, #54	@ 0x36
 8002386:	f001 f99e 	bl	80036c6 <HAL_NVIC_EnableIRQ>
}
 800238a:	bf00      	nop
 800238c:	3718      	adds	r7, #24
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	40012c00 	.word	0x40012c00
 8002398:	40021000 	.word	0x40021000
 800239c:	40001000 	.word	0x40001000

080023a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b08a      	sub	sp, #40	@ 0x28
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a8:	f107 0314 	add.w	r3, r7, #20
 80023ac:	2200      	movs	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	605a      	str	r2, [r3, #4]
 80023b2:	609a      	str	r2, [r3, #8]
 80023b4:	60da      	str	r2, [r3, #12]
 80023b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a23      	ldr	r2, [pc, #140]	@ (800244c <HAL_TIM_MspPostInit+0xac>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d11e      	bne.n	8002400 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023c2:	4b23      	ldr	r3, [pc, #140]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023c6:	4a22      	ldr	r2, [pc, #136]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80023ce:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 80023d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	613b      	str	r3, [r7, #16]
 80023d8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80023da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023e0:	2302      	movs	r3, #2
 80023e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e4:	2300      	movs	r3, #0
 80023e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e8:	2300      	movs	r3, #0
 80023ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023ec:	2301      	movs	r3, #1
 80023ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f0:	f107 0314 	add.w	r3, r7, #20
 80023f4:	4619      	mov	r1, r3
 80023f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023fa:	f001 f97f 	bl	80036fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80023fe:	e021      	b.n	8002444 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002408:	d11c      	bne.n	8002444 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800240a:	4b11      	ldr	r3, [pc, #68]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 800240c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800240e:	4a10      	ldr	r2, [pc, #64]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002416:	4b0e      	ldr	r3, [pc, #56]	@ (8002450 <HAL_TIM_MspPostInit+0xb0>)
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002422:	2302      	movs	r3, #2
 8002424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002426:	2302      	movs	r3, #2
 8002428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242a:	2300      	movs	r3, #0
 800242c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242e:	2300      	movs	r3, #0
 8002430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002432:	2301      	movs	r3, #1
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002436:	f107 0314 	add.w	r3, r7, #20
 800243a:	4619      	mov	r1, r3
 800243c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002440:	f001 f95c 	bl	80036fc <HAL_GPIO_Init>
}
 8002444:	bf00      	nop
 8002446:	3728      	adds	r7, #40	@ 0x28
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	40012c00 	.word	0x40012c00
 8002450:	40021000 	.word	0x40021000

08002454 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002458:	bf00      	nop
 800245a:	e7fd      	b.n	8002458 <NMI_Handler+0x4>

0800245c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <HardFault_Handler+0x4>

08002464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002468:	bf00      	nop
 800246a:	e7fd      	b.n	8002468 <MemManage_Handler+0x4>

0800246c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002470:	bf00      	nop
 8002472:	e7fd      	b.n	8002470 <BusFault_Handler+0x4>

08002474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002478:	bf00      	nop
 800247a:	e7fd      	b.n	8002478 <UsageFault_Handler+0x4>

0800247c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800248a:	b480      	push	{r7}
 800248c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024aa:	f000 f981 	bl	80027b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024b8:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <CAN1_TX_IRQHandler+0x10>)
 80024ba:	f000 fdde 	bl	800307a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	20000294 	.word	0x20000294

080024c8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <CAN1_RX0_IRQHandler+0x10>)
 80024ce:	f000 fdd4 	bl	800307a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000294 	.word	0x20000294

080024dc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80024e0:	4802      	ldr	r0, [pc, #8]	@ (80024ec <CAN1_RX1_IRQHandler+0x10>)
 80024e2:	f000 fdca 	bl	800307a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000294 	.word	0x20000294

080024f0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <TIM6_DAC_IRQHandler+0x10>)
 80024f6:	f003 fbe7 	bl	8005cc8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	2000041c 	.word	0x2000041c

08002504 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return 1;
 8002508:	2301      	movs	r3, #1
}
 800250a:	4618      	mov	r0, r3
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <_kill>:

int _kill(int pid, int sig)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800251e:	f005 ff5b 	bl	80083d8 <__errno>
 8002522:	4603      	mov	r3, r0
 8002524:	2216      	movs	r2, #22
 8002526:	601a      	str	r2, [r3, #0]
  return -1;
 8002528:	f04f 33ff 	mov.w	r3, #4294967295
}
 800252c:	4618      	mov	r0, r3
 800252e:	3708      	adds	r7, #8
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}

08002534 <_exit>:

void _exit (int status)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800253c:	f04f 31ff 	mov.w	r1, #4294967295
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7ff ffe7 	bl	8002514 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002546:	bf00      	nop
 8002548:	e7fd      	b.n	8002546 <_exit+0x12>

0800254a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800254a:	b580      	push	{r7, lr}
 800254c:	b086      	sub	sp, #24
 800254e:	af00      	add	r7, sp, #0
 8002550:	60f8      	str	r0, [r7, #12]
 8002552:	60b9      	str	r1, [r7, #8]
 8002554:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	e00a      	b.n	8002572 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800255c:	f3af 8000 	nop.w
 8002560:	4601      	mov	r1, r0
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	60ba      	str	r2, [r7, #8]
 8002568:	b2ca      	uxtb	r2, r1
 800256a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	3301      	adds	r3, #1
 8002570:	617b      	str	r3, [r7, #20]
 8002572:	697a      	ldr	r2, [r7, #20]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	429a      	cmp	r2, r3
 8002578:	dbf0      	blt.n	800255c <_read+0x12>
  }

  return len;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b086      	sub	sp, #24
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	e009      	b.n	80025aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	1c5a      	adds	r2, r3, #1
 800259a:	60ba      	str	r2, [r7, #8]
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff fd58 	bl	8002054 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	3301      	adds	r3, #1
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	697a      	ldr	r2, [r7, #20]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	dbf1      	blt.n	8002596 <_write+0x12>
  }
  return len;
 80025b2:	687b      	ldr	r3, [r7, #4]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3718      	adds	r7, #24
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <_close>:

int _close(int file)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025e4:	605a      	str	r2, [r3, #4]
  return 0;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <_isatty>:

int _isatty(int file)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025fc:	2301      	movs	r3, #1
}
 80025fe:	4618      	mov	r0, r3
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800260a:	b480      	push	{r7}
 800260c:	b085      	sub	sp, #20
 800260e:	af00      	add	r7, sp, #0
 8002610:	60f8      	str	r0, [r7, #12]
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3714      	adds	r7, #20
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800262c:	4a14      	ldr	r2, [pc, #80]	@ (8002680 <_sbrk+0x5c>)
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <_sbrk+0x60>)
 8002630:	1ad3      	subs	r3, r2, r3
 8002632:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002638:	4b13      	ldr	r3, [pc, #76]	@ (8002688 <_sbrk+0x64>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d102      	bne.n	8002646 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002640:	4b11      	ldr	r3, [pc, #68]	@ (8002688 <_sbrk+0x64>)
 8002642:	4a12      	ldr	r2, [pc, #72]	@ (800268c <_sbrk+0x68>)
 8002644:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002646:	4b10      	ldr	r3, [pc, #64]	@ (8002688 <_sbrk+0x64>)
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	429a      	cmp	r2, r3
 8002652:	d207      	bcs.n	8002664 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002654:	f005 fec0 	bl	80083d8 <__errno>
 8002658:	4603      	mov	r3, r0
 800265a:	220c      	movs	r2, #12
 800265c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800265e:	f04f 33ff 	mov.w	r3, #4294967295
 8002662:	e009      	b.n	8002678 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002664:	4b08      	ldr	r3, [pc, #32]	@ (8002688 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800266a:	4b07      	ldr	r3, [pc, #28]	@ (8002688 <_sbrk+0x64>)
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4413      	add	r3, r2
 8002672:	4a05      	ldr	r2, [pc, #20]	@ (8002688 <_sbrk+0x64>)
 8002674:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002676:	68fb      	ldr	r3, [r7, #12]
}
 8002678:	4618      	mov	r0, r3
 800267a:	3718      	adds	r7, #24
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}
 8002680:	2000c000 	.word	0x2000c000
 8002684:	00000400 	.word	0x00000400
 8002688:	2000046c 	.word	0x2000046c
 800268c:	200005c0 	.word	0x200005c0

08002690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002694:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <SystemInit+0x20>)
 8002696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800269a:	4a05      	ldr	r2, [pc, #20]	@ (80026b0 <SystemInit+0x20>)
 800269c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80026a4:	bf00      	nop
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	e000ed00 	.word	0xe000ed00

080026b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026ec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026b8:	f7ff ffea 	bl	8002690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026bc:	480c      	ldr	r0, [pc, #48]	@ (80026f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80026be:	490d      	ldr	r1, [pc, #52]	@ (80026f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026c0:	4a0d      	ldr	r2, [pc, #52]	@ (80026f8 <LoopForever+0xe>)
  movs r3, #0
 80026c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026c4:	e002      	b.n	80026cc <LoopCopyDataInit>

080026c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ca:	3304      	adds	r3, #4

080026cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026d0:	d3f9      	bcc.n	80026c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026d2:	4a0a      	ldr	r2, [pc, #40]	@ (80026fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80026d4:	4c0a      	ldr	r4, [pc, #40]	@ (8002700 <LoopForever+0x16>)
  movs r3, #0
 80026d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d8:	e001      	b.n	80026de <LoopFillZerobss>

080026da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026dc:	3204      	adds	r2, #4

080026de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026e0:	d3fb      	bcc.n	80026da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026e2:	f005 fe7f 	bl	80083e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026e6:	f7ff f9a7 	bl	8001a38 <main>

080026ea <LoopForever>:

LoopForever:
    b LoopForever
 80026ea:	e7fe      	b.n	80026ea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026ec:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80026f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80026f8:	0800a95c 	.word	0x0800a95c
  ldr r2, =_sbss
 80026fc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002700:	200005c0 	.word	0x200005c0

08002704 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002704:	e7fe      	b.n	8002704 <ADC1_IRQHandler>

08002706 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800270c:	2300      	movs	r3, #0
 800270e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 ffb1 	bl	8003678 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002716:	2000      	movs	r0, #0
 8002718:	f000 f80e 	bl	8002738 <HAL_InitTick>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	71fb      	strb	r3, [r7, #7]
 8002726:	e001      	b.n	800272c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002728:	f7ff fcac 	bl	8002084 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800272c:	79fb      	ldrb	r3, [r7, #7]
}
 800272e:	4618      	mov	r0, r3
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002740:	2300      	movs	r3, #0
 8002742:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002744:	4b17      	ldr	r3, [pc, #92]	@ (80027a4 <HAL_InitTick+0x6c>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d023      	beq.n	8002794 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800274c:	4b16      	ldr	r3, [pc, #88]	@ (80027a8 <HAL_InitTick+0x70>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b14      	ldr	r3, [pc, #80]	@ (80027a4 <HAL_InitTick+0x6c>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	4619      	mov	r1, r3
 8002756:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800275a:	fbb3 f3f1 	udiv	r3, r3, r1
 800275e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002762:	4618      	mov	r0, r3
 8002764:	f000 ffbd 	bl	80036e2 <HAL_SYSTICK_Config>
 8002768:	4603      	mov	r3, r0
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10f      	bne.n	800278e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b0f      	cmp	r3, #15
 8002772:	d809      	bhi.n	8002788 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002774:	2200      	movs	r2, #0
 8002776:	6879      	ldr	r1, [r7, #4]
 8002778:	f04f 30ff 	mov.w	r0, #4294967295
 800277c:	f000 ff87 	bl	800368e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002780:	4a0a      	ldr	r2, [pc, #40]	@ (80027ac <HAL_InitTick+0x74>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6013      	str	r3, [r2, #0]
 8002786:	e007      	b.n	8002798 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	73fb      	strb	r3, [r7, #15]
 800278c:	e004      	b.n	8002798 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	73fb      	strb	r3, [r7, #15]
 8002792:	e001      	b.n	8002798 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002798:	7bfb      	ldrb	r3, [r7, #15]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20000014 	.word	0x20000014
 80027a8:	2000000c 	.word	0x2000000c
 80027ac:	20000010 	.word	0x20000010

080027b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027b4:	4b06      	ldr	r3, [pc, #24]	@ (80027d0 <HAL_IncTick+0x20>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	461a      	mov	r2, r3
 80027ba:	4b06      	ldr	r3, [pc, #24]	@ (80027d4 <HAL_IncTick+0x24>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4413      	add	r3, r2
 80027c0:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <HAL_IncTick+0x24>)
 80027c2:	6013      	str	r3, [r2, #0]
}
 80027c4:	bf00      	nop
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	20000014 	.word	0x20000014
 80027d4:	20000470 	.word	0x20000470

080027d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return uwTick;
 80027dc:	4b03      	ldr	r3, [pc, #12]	@ (80027ec <HAL_GetTick+0x14>)
 80027de:	681b      	ldr	r3, [r3, #0]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000470 	.word	0x20000470

080027f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff ffee 	bl	80027d8 <HAL_GetTick>
 80027fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002808:	d005      	beq.n	8002816 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800280a:	4b0a      	ldr	r3, [pc, #40]	@ (8002834 <HAL_Delay+0x44>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002816:	bf00      	nop
 8002818:	f7ff ffde 	bl	80027d8 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	68fa      	ldr	r2, [r7, #12]
 8002824:	429a      	cmp	r2, r3
 8002826:	d8f7      	bhi.n	8002818 <HAL_Delay+0x28>
  {
  }
}
 8002828:	bf00      	nop
 800282a:	bf00      	nop
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20000014 	.word	0x20000014

08002838 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e0ed      	b.n	8002a26 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b00      	cmp	r3, #0
 8002854:	d102      	bne.n	800285c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff fc38 	bl	80020cc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f042 0201 	orr.w	r2, r2, #1
 800286a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800286c:	f7ff ffb4 	bl	80027d8 <HAL_GetTick>
 8002870:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002872:	e012      	b.n	800289a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002874:	f7ff ffb0 	bl	80027d8 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b0a      	cmp	r3, #10
 8002880:	d90b      	bls.n	800289a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2205      	movs	r2, #5
 8002892:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e0c5      	b.n	8002a26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0e5      	beq.n	8002874 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 0202 	bic.w	r2, r2, #2
 80028b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028b8:	f7ff ff8e 	bl	80027d8 <HAL_GetTick>
 80028bc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028be:	e012      	b.n	80028e6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028c0:	f7ff ff8a 	bl	80027d8 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b0a      	cmp	r3, #10
 80028cc:	d90b      	bls.n	80028e6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2205      	movs	r2, #5
 80028de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e09f      	b.n	8002a26 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1e5      	bne.n	80028c0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	7e1b      	ldrb	r3, [r3, #24]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d108      	bne.n	800290e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800290a:	601a      	str	r2, [r3, #0]
 800290c:	e007      	b.n	800291e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800291c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7e5b      	ldrb	r3, [r3, #25]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d108      	bne.n	8002938 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002934:	601a      	str	r2, [r3, #0]
 8002936:	e007      	b.n	8002948 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002946:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	7e9b      	ldrb	r3, [r3, #26]
 800294c:	2b01      	cmp	r3, #1
 800294e:	d108      	bne.n	8002962 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f042 0220 	orr.w	r2, r2, #32
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	e007      	b.n	8002972 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0220 	bic.w	r2, r2, #32
 8002970:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	7edb      	ldrb	r3, [r3, #27]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d108      	bne.n	800298c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0210 	bic.w	r2, r2, #16
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	e007      	b.n	800299c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f042 0210 	orr.w	r2, r2, #16
 800299a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	7f1b      	ldrb	r3, [r3, #28]
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d108      	bne.n	80029b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f042 0208 	orr.w	r2, r2, #8
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	e007      	b.n	80029c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f022 0208 	bic.w	r2, r2, #8
 80029c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	7f5b      	ldrb	r3, [r3, #29]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d108      	bne.n	80029e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681a      	ldr	r2, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f042 0204 	orr.w	r2, r2, #4
 80029dc:	601a      	str	r2, [r3, #0]
 80029de:	e007      	b.n	80029f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0204 	bic.w	r2, r2, #4
 80029ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	431a      	orrs	r2, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	691b      	ldr	r3, [r3, #16]
 80029fe:	431a      	orrs	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	695b      	ldr	r3, [r3, #20]
 8002a04:	ea42 0103 	orr.w	r1, r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	1e5a      	subs	r2, r3, #1
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	430a      	orrs	r2, r1
 8002a14:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3710      	adds	r7, #16
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b087      	sub	sp, #28
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
 8002a36:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a44:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002a46:	7cfb      	ldrb	r3, [r7, #19]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d003      	beq.n	8002a54 <HAL_CAN_ConfigFilter+0x26>
 8002a4c:	7cfb      	ldrb	r3, [r7, #19]
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	f040 80aa 	bne.w	8002ba8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002a5a:	f043 0201 	orr.w	r2, r3, #1
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	f003 031f 	and.w	r3, r3, #31
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	401a      	ands	r2, r3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d123      	bne.n	8002ad6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	401a      	ands	r2, r3
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002ab0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	3248      	adds	r2, #72	@ 0x48
 8002ab6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002aca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002acc:	6979      	ldr	r1, [r7, #20]
 8002ace:	3348      	adds	r3, #72	@ 0x48
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	440b      	add	r3, r1
 8002ad4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d122      	bne.n	8002b24 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002afa:	683a      	ldr	r2, [r7, #0]
 8002afc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002afe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	3248      	adds	r2, #72	@ 0x48
 8002b04:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002b18:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002b1a:	6979      	ldr	r1, [r7, #20]
 8002b1c:	3348      	adds	r3, #72	@ 0x48
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	440b      	add	r3, r1
 8002b22:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d109      	bne.n	8002b40 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	43db      	mvns	r3, r3
 8002b36:	401a      	ands	r2, r3
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002b3e:	e007      	b.n	8002b50 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	431a      	orrs	r2, r3
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	691b      	ldr	r3, [r3, #16]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d109      	bne.n	8002b6c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	401a      	ands	r2, r3
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8002b6a:	e007      	b.n	8002b7c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	431a      	orrs	r2, r3
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d107      	bne.n	8002b94 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8002b9a:	f023 0201 	bic.w	r2, r3, #1
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	e006      	b.n	8002bb6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
  }
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	371c      	adds	r7, #28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d12e      	bne.n	8002c34 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2202      	movs	r2, #2
 8002bda:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 0201 	bic.w	r2, r2, #1
 8002bec:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002bee:	f7ff fdf3 	bl	80027d8 <HAL_GetTick>
 8002bf2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002bf4:	e012      	b.n	8002c1c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002bf6:	f7ff fdef 	bl	80027d8 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b0a      	cmp	r3, #10
 8002c02:	d90b      	bls.n	8002c1c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2205      	movs	r2, #5
 8002c14:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e012      	b.n	8002c42 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 0301 	and.w	r3, r3, #1
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1e5      	bne.n	8002bf6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e006      	b.n	8002c42 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c38:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
  }
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3710      	adds	r7, #16
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b089      	sub	sp, #36	@ 0x24
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	60f8      	str	r0, [r7, #12]
 8002c52:	60b9      	str	r1, [r7, #8]
 8002c54:	607a      	str	r2, [r7, #4]
 8002c56:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002c68:	7ffb      	ldrb	r3, [r7, #31]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d003      	beq.n	8002c76 <HAL_CAN_AddTxMessage+0x2c>
 8002c6e:	7ffb      	ldrb	r3, [r7, #31]
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	f040 80ad 	bne.w	8002dd0 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10a      	bne.n	8002c96 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d105      	bne.n	8002c96 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	f000 8095 	beq.w	8002dc0 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	0e1b      	lsrs	r3, r3, #24
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	409a      	lsls	r2, r3
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10d      	bne.n	8002cce <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002cbc:	68f9      	ldr	r1, [r7, #12]
 8002cbe:	6809      	ldr	r1, [r1, #0]
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	3318      	adds	r3, #24
 8002cc6:	011b      	lsls	r3, r3, #4
 8002cc8:	440b      	add	r3, r1
 8002cca:	601a      	str	r2, [r3, #0]
 8002ccc:	e00f      	b.n	8002cee <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cd8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002cde:	68f9      	ldr	r1, [r7, #12]
 8002ce0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002ce2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	3318      	adds	r3, #24
 8002ce8:	011b      	lsls	r3, r3, #4
 8002cea:	440b      	add	r3, r1
 8002cec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6819      	ldr	r1, [r3, #0]
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	691a      	ldr	r2, [r3, #16]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	3318      	adds	r3, #24
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	440b      	add	r3, r1
 8002cfe:	3304      	adds	r3, #4
 8002d00:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	7d1b      	ldrb	r3, [r3, #20]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d111      	bne.n	8002d2e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	3318      	adds	r3, #24
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	4413      	add	r3, r2
 8002d16:	3304      	adds	r3, #4
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	6811      	ldr	r1, [r2, #0]
 8002d1e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	3318      	adds	r3, #24
 8002d26:	011b      	lsls	r3, r3, #4
 8002d28:	440b      	add	r3, r1
 8002d2a:	3304      	adds	r3, #4
 8002d2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	3307      	adds	r3, #7
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	061a      	lsls	r2, r3, #24
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	3306      	adds	r3, #6
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	041b      	lsls	r3, r3, #16
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3305      	adds	r3, #5
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	021b      	lsls	r3, r3, #8
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	3204      	adds	r2, #4
 8002d4e:	7812      	ldrb	r2, [r2, #0]
 8002d50:	4610      	mov	r0, r2
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	6811      	ldr	r1, [r2, #0]
 8002d56:	ea43 0200 	orr.w	r2, r3, r0
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	440b      	add	r3, r1
 8002d60:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8002d64:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	3303      	adds	r3, #3
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	061a      	lsls	r2, r3, #24
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3302      	adds	r3, #2
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	041b      	lsls	r3, r3, #16
 8002d76:	431a      	orrs	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	3301      	adds	r3, #1
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	021b      	lsls	r3, r3, #8
 8002d80:	4313      	orrs	r3, r2
 8002d82:	687a      	ldr	r2, [r7, #4]
 8002d84:	7812      	ldrb	r2, [r2, #0]
 8002d86:	4610      	mov	r0, r2
 8002d88:	68fa      	ldr	r2, [r7, #12]
 8002d8a:	6811      	ldr	r1, [r2, #0]
 8002d8c:	ea43 0200 	orr.w	r2, r3, r0
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	440b      	add	r3, r1
 8002d96:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002d9a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	3318      	adds	r3, #24
 8002da4:	011b      	lsls	r3, r3, #4
 8002da6:	4413      	add	r3, r2
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	6811      	ldr	r1, [r2, #0]
 8002dae:	f043 0201 	orr.w	r2, r3, #1
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	3318      	adds	r3, #24
 8002db6:	011b      	lsls	r3, r3, #4
 8002db8:	440b      	add	r3, r1
 8002dba:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e00e      	b.n	8002dde <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e006      	b.n	8002dde <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
  }
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3724      	adds	r7, #36	@ 0x24
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr

08002dea <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002dea:	b480      	push	{r7}
 8002dec:	b087      	sub	sp, #28
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	60f8      	str	r0, [r7, #12]
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	607a      	str	r2, [r7, #4]
 8002df6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002dfe:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002e00:	7dfb      	ldrb	r3, [r7, #23]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d003      	beq.n	8002e0e <HAL_CAN_GetRxMessage+0x24>
 8002e06:	7dfb      	ldrb	r3, [r7, #23]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	f040 8103 	bne.w	8003014 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10e      	bne.n	8002e32 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d116      	bne.n	8002e50 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e26:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e0f7      	b.n	8003022 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f003 0303 	and.w	r3, r3, #3
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d107      	bne.n	8002e50 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e44:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e0e8      	b.n	8003022 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	331b      	adds	r3, #27
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	4413      	add	r3, r2
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0204 	and.w	r2, r3, #4
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10c      	bne.n	8002e88 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	331b      	adds	r3, #27
 8002e76:	011b      	lsls	r3, r3, #4
 8002e78:	4413      	add	r3, r2
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	0d5b      	lsrs	r3, r3, #21
 8002e7e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	e00b      	b.n	8002ea0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	331b      	adds	r3, #27
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	4413      	add	r3, r2
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	08db      	lsrs	r3, r3, #3
 8002e98:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	331b      	adds	r3, #27
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4413      	add	r3, r2
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0202 	and.w	r2, r3, #2
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	331b      	adds	r3, #27
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3304      	adds	r3, #4
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0308 	and.w	r3, r3, #8
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2208      	movs	r2, #8
 8002ed2:	611a      	str	r2, [r3, #16]
 8002ed4:	e00b      	b.n	8002eee <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	331b      	adds	r3, #27
 8002ede:	011b      	lsls	r3, r3, #4
 8002ee0:	4413      	add	r3, r2
 8002ee2:	3304      	adds	r3, #4
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 020f 	and.w	r2, r3, #15
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	331b      	adds	r3, #27
 8002ef6:	011b      	lsls	r3, r3, #4
 8002ef8:	4413      	add	r3, r2
 8002efa:	3304      	adds	r3, #4
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	0a1b      	lsrs	r3, r3, #8
 8002f00:	b2da      	uxtb	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	331b      	adds	r3, #27
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	4413      	add	r3, r2
 8002f12:	3304      	adds	r3, #4
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	0c1b      	lsrs	r3, r3, #16
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	b2da      	uxtb	r2, r3
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0a1a      	lsrs	r2, r3, #8
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	3301      	adds	r3, #1
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	0c1a      	lsrs	r2, r3, #16
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	3302      	adds	r3, #2
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	4413      	add	r3, r2
 8002f72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0e1a      	lsrs	r2, r3, #24
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	3303      	adds	r3, #3
 8002f7e:	b2d2      	uxtb	r2, r2
 8002f80:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	4413      	add	r3, r2
 8002f8c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002f90:	681a      	ldr	r2, [r3, #0]
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	3304      	adds	r3, #4
 8002f96:	b2d2      	uxtb	r2, r2
 8002f98:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	0a1a      	lsrs	r2, r3, #8
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	3305      	adds	r3, #5
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	4413      	add	r3, r2
 8002fbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	0c1a      	lsrs	r2, r3, #16
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	3306      	adds	r3, #6
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	011b      	lsls	r3, r3, #4
 8002fd6:	4413      	add	r3, r2
 8002fd8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	0e1a      	lsrs	r2, r3, #24
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	3307      	adds	r3, #7
 8002fe4:	b2d2      	uxtb	r2, r2
 8002fe6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d108      	bne.n	8003000 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68da      	ldr	r2, [r3, #12]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f042 0220 	orr.w	r2, r2, #32
 8002ffc:	60da      	str	r2, [r3, #12]
 8002ffe:	e007      	b.n	8003010 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	691a      	ldr	r2, [r3, #16]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0220 	orr.w	r2, r2, #32
 800300e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	e006      	b.n	8003022 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
  }
}
 8003022:	4618      	mov	r0, r3
 8003024:	371c      	adds	r7, #28
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr

0800302e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800302e:	b480      	push	{r7}
 8003030:	b085      	sub	sp, #20
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
 8003036:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800303e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	2b01      	cmp	r3, #1
 8003044:	d002      	beq.n	800304c <HAL_CAN_ActivateNotification+0x1e>
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d109      	bne.n	8003060 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6959      	ldr	r1, [r3, #20]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800305c:	2300      	movs	r3, #0
 800305e:	e006      	b.n	800306e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003064:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
  }
}
 800306e:	4618      	mov	r0, r3
 8003070:	3714      	adds	r7, #20
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b08a      	sub	sp, #40	@ 0x28
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003082:	2300      	movs	r3, #0
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	695b      	ldr	r3, [r3, #20]
 800308c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80030b6:	6a3b      	ldr	r3, [r7, #32]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d07c      	beq.n	80031ba <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d023      	beq.n	8003112 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2201      	movs	r2, #1
 80030d0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d003      	beq.n	80030e4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f000 f983 	bl	80033e8 <HAL_CAN_TxMailbox0CompleteCallback>
 80030e2:	e016      	b.n	8003112 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80030e4:	69bb      	ldr	r3, [r7, #24]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d004      	beq.n	80030f8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80030ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80030f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030f6:	e00c      	b.n	8003112 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d004      	beq.n	800310c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003104:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003108:	627b      	str	r3, [r7, #36]	@ 0x24
 800310a:	e002      	b.n	8003112 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 f989 	bl	8003424 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003118:	2b00      	cmp	r3, #0
 800311a:	d024      	beq.n	8003166 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003124:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003126:	69bb      	ldr	r3, [r7, #24]
 8003128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 f963 	bl	80033fc <HAL_CAN_TxMailbox1CompleteCallback>
 8003136:	e016      	b.n	8003166 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800313e:	2b00      	cmp	r3, #0
 8003140:	d004      	beq.n	800314c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003148:	627b      	str	r3, [r7, #36]	@ 0x24
 800314a:	e00c      	b.n	8003166 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003152:	2b00      	cmp	r3, #0
 8003154:	d004      	beq.n	8003160 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003158:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800315c:	627b      	str	r3, [r7, #36]	@ 0x24
 800315e:	e002      	b.n	8003166 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003160:	6878      	ldr	r0, [r7, #4]
 8003162:	f000 f969 	bl	8003438 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d024      	beq.n	80031ba <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003178:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f000 f943 	bl	8003410 <HAL_CAN_TxMailbox2CompleteCallback>
 800318a:	e016      	b.n	80031ba <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800318c:	69bb      	ldr	r3, [r7, #24]
 800318e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d004      	beq.n	80031a0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800319c:	627b      	str	r3, [r7, #36]	@ 0x24
 800319e:	e00c      	b.n	80031ba <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d004      	beq.n	80031b4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80031aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80031b2:	e002      	b.n	80031ba <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 f949 	bl	800344c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	f003 0308 	and.w	r3, r3, #8
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00c      	beq.n	80031de <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80031ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031d4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2210      	movs	r2, #16
 80031dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80031de:	6a3b      	ldr	r3, [r7, #32]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00b      	beq.n	8003200 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f003 0308 	and.w	r3, r3, #8
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d006      	beq.n	8003200 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2208      	movs	r2, #8
 80031f8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f000 f930 	bl	8003460 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d009      	beq.n	800321e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	f003 0303 	and.w	r3, r3, #3
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f7fd ff25 	bl	8001068 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800321e:	6a3b      	ldr	r3, [r7, #32]
 8003220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003224:	2b00      	cmp	r3, #0
 8003226:	d00c      	beq.n	8003242 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	f003 0310 	and.w	r3, r3, #16
 800322e:	2b00      	cmp	r3, #0
 8003230:	d007      	beq.n	8003242 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003234:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003238:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2210      	movs	r2, #16
 8003240:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	f003 0320 	and.w	r3, r3, #32
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00b      	beq.n	8003264 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800324c:	693b      	ldr	r3, [r7, #16]
 800324e:	f003 0308 	and.w	r3, r3, #8
 8003252:	2b00      	cmp	r3, #0
 8003254:	d006      	beq.n	8003264 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2208      	movs	r2, #8
 800325c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f912 	bl	8003488 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	f003 0310 	and.w	r3, r3, #16
 800326a:	2b00      	cmp	r3, #0
 800326c:	d009      	beq.n	8003282 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 f8f9 	bl	8003474 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003282:	6a3b      	ldr	r3, [r7, #32]
 8003284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00b      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	f003 0310 	and.w	r3, r3, #16
 8003292:	2b00      	cmp	r3, #0
 8003294:	d006      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2210      	movs	r2, #16
 800329c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f8fc 	bl	800349c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00b      	beq.n	80032c6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	f003 0308 	and.w	r3, r3, #8
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d006      	beq.n	80032c6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	2208      	movs	r2, #8
 80032be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f8f5 	bl	80034b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d07b      	beq.n	80033c8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f003 0304 	and.w	r3, r3, #4
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d072      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d008      	beq.n	80032f6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d003      	beq.n	80032f6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032f6:	6a3b      	ldr	r3, [r7, #32]
 80032f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003306:	2b00      	cmp	r3, #0
 8003308:	d003      	beq.n	8003312 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800330a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003312:	6a3b      	ldr	r3, [r7, #32]
 8003314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d008      	beq.n	800332e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003328:	f043 0304 	orr.w	r3, r3, #4
 800332c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003334:	2b00      	cmp	r3, #0
 8003336:	d043      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800333e:	2b00      	cmp	r3, #0
 8003340:	d03e      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003348:	2b60      	cmp	r3, #96	@ 0x60
 800334a:	d02b      	beq.n	80033a4 <HAL_CAN_IRQHandler+0x32a>
 800334c:	2b60      	cmp	r3, #96	@ 0x60
 800334e:	d82e      	bhi.n	80033ae <HAL_CAN_IRQHandler+0x334>
 8003350:	2b50      	cmp	r3, #80	@ 0x50
 8003352:	d022      	beq.n	800339a <HAL_CAN_IRQHandler+0x320>
 8003354:	2b50      	cmp	r3, #80	@ 0x50
 8003356:	d82a      	bhi.n	80033ae <HAL_CAN_IRQHandler+0x334>
 8003358:	2b40      	cmp	r3, #64	@ 0x40
 800335a:	d019      	beq.n	8003390 <HAL_CAN_IRQHandler+0x316>
 800335c:	2b40      	cmp	r3, #64	@ 0x40
 800335e:	d826      	bhi.n	80033ae <HAL_CAN_IRQHandler+0x334>
 8003360:	2b30      	cmp	r3, #48	@ 0x30
 8003362:	d010      	beq.n	8003386 <HAL_CAN_IRQHandler+0x30c>
 8003364:	2b30      	cmp	r3, #48	@ 0x30
 8003366:	d822      	bhi.n	80033ae <HAL_CAN_IRQHandler+0x334>
 8003368:	2b10      	cmp	r3, #16
 800336a:	d002      	beq.n	8003372 <HAL_CAN_IRQHandler+0x2f8>
 800336c:	2b20      	cmp	r3, #32
 800336e:	d005      	beq.n	800337c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003370:	e01d      	b.n	80033ae <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	f043 0308 	orr.w	r3, r3, #8
 8003378:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800337a:	e019      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800337c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800337e:	f043 0310 	orr.w	r3, r3, #16
 8003382:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003384:	e014      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	f043 0320 	orr.w	r3, r3, #32
 800338c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800338e:	e00f      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003396:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003398:	e00a      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800339a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800339c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033a0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033a2:	e005      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80033a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80033ac:	e000      	b.n	80033b0 <HAL_CAN_IRQHandler+0x336>
            break;
 80033ae:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	699a      	ldr	r2, [r3, #24]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80033be:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2204      	movs	r2, #4
 80033c6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80033c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d008      	beq.n	80033e0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d4:	431a      	orrs	r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	f000 f872 	bl	80034c4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80033e0:	bf00      	nop
 80033e2:	3728      	adds	r7, #40	@ 0x28
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}

080033e8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr

08003488 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003490:	bf00      	nop
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80034a4:	bf00      	nop
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr

080034c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80034cc:	bf00      	nop
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d8:	b480      	push	{r7}
 80034da:	b085      	sub	sp, #20
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034e8:	4b0c      	ldr	r3, [pc, #48]	@ (800351c <__NVIC_SetPriorityGrouping+0x44>)
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034f4:	4013      	ands	r3, r2
 80034f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003500:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003504:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003508:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800350a:	4a04      	ldr	r2, [pc, #16]	@ (800351c <__NVIC_SetPriorityGrouping+0x44>)
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	60d3      	str	r3, [r2, #12]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003524:	4b04      	ldr	r3, [pc, #16]	@ (8003538 <__NVIC_GetPriorityGrouping+0x18>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	0a1b      	lsrs	r3, r3, #8
 800352a:	f003 0307 	and.w	r3, r3, #7
}
 800352e:	4618      	mov	r0, r3
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr
 8003538:	e000ed00 	.word	0xe000ed00

0800353c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	4603      	mov	r3, r0
 8003544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800354a:	2b00      	cmp	r3, #0
 800354c:	db0b      	blt.n	8003566 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800354e:	79fb      	ldrb	r3, [r7, #7]
 8003550:	f003 021f 	and.w	r2, r3, #31
 8003554:	4907      	ldr	r1, [pc, #28]	@ (8003574 <__NVIC_EnableIRQ+0x38>)
 8003556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355a:	095b      	lsrs	r3, r3, #5
 800355c:	2001      	movs	r0, #1
 800355e:	fa00 f202 	lsl.w	r2, r0, r2
 8003562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003566:	bf00      	nop
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	e000e100 	.word	0xe000e100

08003578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	6039      	str	r1, [r7, #0]
 8003582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003588:	2b00      	cmp	r3, #0
 800358a:	db0a      	blt.n	80035a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	b2da      	uxtb	r2, r3
 8003590:	490c      	ldr	r1, [pc, #48]	@ (80035c4 <__NVIC_SetPriority+0x4c>)
 8003592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003596:	0112      	lsls	r2, r2, #4
 8003598:	b2d2      	uxtb	r2, r2
 800359a:	440b      	add	r3, r1
 800359c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035a0:	e00a      	b.n	80035b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	b2da      	uxtb	r2, r3
 80035a6:	4908      	ldr	r1, [pc, #32]	@ (80035c8 <__NVIC_SetPriority+0x50>)
 80035a8:	79fb      	ldrb	r3, [r7, #7]
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	3b04      	subs	r3, #4
 80035b0:	0112      	lsls	r2, r2, #4
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	440b      	add	r3, r1
 80035b6:	761a      	strb	r2, [r3, #24]
}
 80035b8:	bf00      	nop
 80035ba:	370c      	adds	r7, #12
 80035bc:	46bd      	mov	sp, r7
 80035be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c2:	4770      	bx	lr
 80035c4:	e000e100 	.word	0xe000e100
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b089      	sub	sp, #36	@ 0x24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	f003 0307 	and.w	r3, r3, #7
 80035de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f1c3 0307 	rsb	r3, r3, #7
 80035e6:	2b04      	cmp	r3, #4
 80035e8:	bf28      	it	cs
 80035ea:	2304      	movcs	r3, #4
 80035ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	3304      	adds	r3, #4
 80035f2:	2b06      	cmp	r3, #6
 80035f4:	d902      	bls.n	80035fc <NVIC_EncodePriority+0x30>
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	3b03      	subs	r3, #3
 80035fa:	e000      	b.n	80035fe <NVIC_EncodePriority+0x32>
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003600:	f04f 32ff 	mov.w	r2, #4294967295
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	401a      	ands	r2, r3
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003614:	f04f 31ff 	mov.w	r1, #4294967295
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	fa01 f303 	lsl.w	r3, r1, r3
 800361e:	43d9      	mvns	r1, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003624:	4313      	orrs	r3, r2
         );
}
 8003626:	4618      	mov	r0, r3
 8003628:	3724      	adds	r7, #36	@ 0x24
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
	...

08003634 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	3b01      	subs	r3, #1
 8003640:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003644:	d301      	bcc.n	800364a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003646:	2301      	movs	r3, #1
 8003648:	e00f      	b.n	800366a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800364a:	4a0a      	ldr	r2, [pc, #40]	@ (8003674 <SysTick_Config+0x40>)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003652:	210f      	movs	r1, #15
 8003654:	f04f 30ff 	mov.w	r0, #4294967295
 8003658:	f7ff ff8e 	bl	8003578 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800365c:	4b05      	ldr	r3, [pc, #20]	@ (8003674 <SysTick_Config+0x40>)
 800365e:	2200      	movs	r2, #0
 8003660:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003662:	4b04      	ldr	r3, [pc, #16]	@ (8003674 <SysTick_Config+0x40>)
 8003664:	2207      	movs	r2, #7
 8003666:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003668:	2300      	movs	r3, #0
}
 800366a:	4618      	mov	r0, r3
 800366c:	3708      	adds	r7, #8
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	e000e010 	.word	0xe000e010

08003678 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff ff29 	bl	80034d8 <__NVIC_SetPriorityGrouping>
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b086      	sub	sp, #24
 8003692:	af00      	add	r7, sp, #0
 8003694:	4603      	mov	r3, r0
 8003696:	60b9      	str	r1, [r7, #8]
 8003698:	607a      	str	r2, [r7, #4]
 800369a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80036a0:	f7ff ff3e 	bl	8003520 <__NVIC_GetPriorityGrouping>
 80036a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	68b9      	ldr	r1, [r7, #8]
 80036aa:	6978      	ldr	r0, [r7, #20]
 80036ac:	f7ff ff8e 	bl	80035cc <NVIC_EncodePriority>
 80036b0:	4602      	mov	r2, r0
 80036b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036b6:	4611      	mov	r1, r2
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff ff5d 	bl	8003578 <__NVIC_SetPriority>
}
 80036be:	bf00      	nop
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b082      	sub	sp, #8
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	4603      	mov	r3, r0
 80036ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff ff31 	bl	800353c <__NVIC_EnableIRQ>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b082      	sub	sp, #8
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7ff ffa2 	bl	8003634 <SysTick_Config>
 80036f0:	4603      	mov	r3, r0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
	...

080036fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b087      	sub	sp, #28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
 8003704:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003706:	2300      	movs	r3, #0
 8003708:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800370a:	e148      	b.n	800399e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	2101      	movs	r1, #1
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	fa01 f303 	lsl.w	r3, r1, r3
 8003718:	4013      	ands	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 813a 	beq.w	8003998 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 0303 	and.w	r3, r3, #3
 800372c:	2b01      	cmp	r3, #1
 800372e:	d005      	beq.n	800373c <HAL_GPIO_Init+0x40>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f003 0303 	and.w	r3, r3, #3
 8003738:	2b02      	cmp	r3, #2
 800373a:	d130      	bne.n	800379e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	005b      	lsls	r3, r3, #1
 8003746:	2203      	movs	r2, #3
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	4013      	ands	r3, r2
 8003752:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	68da      	ldr	r2, [r3, #12]
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4313      	orrs	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003772:	2201      	movs	r2, #1
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	fa02 f303 	lsl.w	r3, r2, r3
 800377a:	43db      	mvns	r3, r3
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	4013      	ands	r3, r2
 8003780:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	091b      	lsrs	r3, r3, #4
 8003788:	f003 0201 	and.w	r2, r3, #1
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	693a      	ldr	r2, [r7, #16]
 800379c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	2b03      	cmp	r3, #3
 80037a8:	d017      	beq.n	80037da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	2203      	movs	r2, #3
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	4013      	ands	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	689a      	ldr	r2, [r3, #8]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f003 0303 	and.w	r3, r3, #3
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d123      	bne.n	800382e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	08da      	lsrs	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	3208      	adds	r2, #8
 80037ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	220f      	movs	r2, #15
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43db      	mvns	r3, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	691a      	ldr	r2, [r3, #16]
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	f003 0307 	and.w	r3, r3, #7
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4313      	orrs	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	08da      	lsrs	r2, r3, #3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3208      	adds	r2, #8
 8003828:	6939      	ldr	r1, [r7, #16]
 800382a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	005b      	lsls	r3, r3, #1
 8003838:	2203      	movs	r2, #3
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4013      	ands	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f003 0203 	and.w	r2, r3, #3
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	fa02 f303 	lsl.w	r3, r2, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4313      	orrs	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8094 	beq.w	8003998 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003870:	4b52      	ldr	r3, [pc, #328]	@ (80039bc <HAL_GPIO_Init+0x2c0>)
 8003872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003874:	4a51      	ldr	r2, [pc, #324]	@ (80039bc <HAL_GPIO_Init+0x2c0>)
 8003876:	f043 0301 	orr.w	r3, r3, #1
 800387a:	6613      	str	r3, [r2, #96]	@ 0x60
 800387c:	4b4f      	ldr	r3, [pc, #316]	@ (80039bc <HAL_GPIO_Init+0x2c0>)
 800387e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003880:	f003 0301 	and.w	r3, r3, #1
 8003884:	60bb      	str	r3, [r7, #8]
 8003886:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003888:	4a4d      	ldr	r2, [pc, #308]	@ (80039c0 <HAL_GPIO_Init+0x2c4>)
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	089b      	lsrs	r3, r3, #2
 800388e:	3302      	adds	r3, #2
 8003890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003894:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	220f      	movs	r2, #15
 80038a0:	fa02 f303 	lsl.w	r3, r2, r3
 80038a4:	43db      	mvns	r3, r3
 80038a6:	693a      	ldr	r2, [r7, #16]
 80038a8:	4013      	ands	r3, r2
 80038aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038b2:	d00d      	beq.n	80038d0 <HAL_GPIO_Init+0x1d4>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a43      	ldr	r2, [pc, #268]	@ (80039c4 <HAL_GPIO_Init+0x2c8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d007      	beq.n	80038cc <HAL_GPIO_Init+0x1d0>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a42      	ldr	r2, [pc, #264]	@ (80039c8 <HAL_GPIO_Init+0x2cc>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d101      	bne.n	80038c8 <HAL_GPIO_Init+0x1cc>
 80038c4:	2302      	movs	r3, #2
 80038c6:	e004      	b.n	80038d2 <HAL_GPIO_Init+0x1d6>
 80038c8:	2307      	movs	r3, #7
 80038ca:	e002      	b.n	80038d2 <HAL_GPIO_Init+0x1d6>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <HAL_GPIO_Init+0x1d6>
 80038d0:	2300      	movs	r3, #0
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	f002 0203 	and.w	r2, r2, #3
 80038d8:	0092      	lsls	r2, r2, #2
 80038da:	4093      	lsls	r3, r2
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	4313      	orrs	r3, r2
 80038e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038e2:	4937      	ldr	r1, [pc, #220]	@ (80039c0 <HAL_GPIO_Init+0x2c4>)
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	089b      	lsrs	r3, r3, #2
 80038e8:	3302      	adds	r3, #2
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80038f0:	4b36      	ldr	r3, [pc, #216]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	4313      	orrs	r3, r2
 8003912:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003914:	4a2d      	ldr	r2, [pc, #180]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800391a:	4b2c      	ldr	r3, [pc, #176]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	43db      	mvns	r3, r3
 8003924:	693a      	ldr	r2, [r7, #16]
 8003926:	4013      	ands	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	4313      	orrs	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800393e:	4a23      	ldr	r2, [pc, #140]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003944:	4b21      	ldr	r3, [pc, #132]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	43db      	mvns	r3, r3
 800394e:	693a      	ldr	r2, [r7, #16]
 8003950:	4013      	ands	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	4313      	orrs	r3, r2
 8003966:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003968:	4a18      	ldr	r2, [pc, #96]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800396e:	4b17      	ldr	r3, [pc, #92]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d003      	beq.n	8003992 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800398a:	693a      	ldr	r2, [r7, #16]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003992:	4a0e      	ldr	r2, [pc, #56]	@ (80039cc <HAL_GPIO_Init+0x2d0>)
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	3301      	adds	r3, #1
 800399c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	fa22 f303 	lsr.w	r3, r2, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	f47f aeaf 	bne.w	800370c <HAL_GPIO_Init+0x10>
  }
}
 80039ae:	bf00      	nop
 80039b0:	bf00      	nop
 80039b2:	371c      	adds	r7, #28
 80039b4:	46bd      	mov	sp, r7
 80039b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ba:	4770      	bx	lr
 80039bc:	40021000 	.word	0x40021000
 80039c0:	40010000 	.word	0x40010000
 80039c4:	48000400 	.word	0x48000400
 80039c8:	48000800 	.word	0x48000800
 80039cc:	40010400 	.word	0x40010400

080039d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	460b      	mov	r3, r1
 80039da:	807b      	strh	r3, [r7, #2]
 80039dc:	4613      	mov	r3, r2
 80039de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039e0:	787b      	ldrb	r3, [r7, #1]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80039ec:	e002      	b.n	80039f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80039ee:	887a      	ldrh	r2, [r7, #2]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80039f4:	bf00      	nop
 80039f6:	370c      	adds	r7, #12
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e08d      	b.n	8003b2e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d106      	bne.n	8003a2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7fe fbbe 	bl	80021a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2224      	movs	r2, #36	@ 0x24
 8003a30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0201 	bic.w	r2, r2, #1
 8003a42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	685a      	ldr	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d107      	bne.n	8003a7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689a      	ldr	r2, [r3, #8]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a76:	609a      	str	r2, [r3, #8]
 8003a78:	e006      	b.n	8003a88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	689a      	ldr	r2, [r3, #8]
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d108      	bne.n	8003aa2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	685a      	ldr	r2, [r3, #4]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a9e:	605a      	str	r2, [r3, #4]
 8003aa0:	e007      	b.n	8003ab2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ab0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6812      	ldr	r2, [r2, #0]
 8003abc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ac4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68da      	ldr	r2, [r3, #12]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ad4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	691a      	ldr	r2, [r3, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	695b      	ldr	r3, [r3, #20]
 8003ade:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	430a      	orrs	r2, r1
 8003aee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	69d9      	ldr	r1, [r3, #28]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1a      	ldr	r2, [r3, #32]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f042 0201 	orr.w	r2, r2, #1
 8003b0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
	...

08003b38 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	607a      	str	r2, [r7, #4]
 8003b42:	461a      	mov	r2, r3
 8003b44:	460b      	mov	r3, r1
 8003b46:	817b      	strh	r3, [r7, #10]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	2b20      	cmp	r3, #32
 8003b56:	f040 80fd 	bne.w	8003d54 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d101      	bne.n	8003b68 <HAL_I2C_Master_Transmit+0x30>
 8003b64:	2302      	movs	r3, #2
 8003b66:	e0f6      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b70:	f7fe fe32 	bl	80027d8 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	9300      	str	r3, [sp, #0]
 8003b7a:	2319      	movs	r3, #25
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 fa16 	bl	8003fb4 <I2C_WaitOnFlagUntilTimeout>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d001      	beq.n	8003b92 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e0e1      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2221      	movs	r2, #33	@ 0x21
 8003b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	893a      	ldrh	r2, [r7, #8]
 8003bb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	2bff      	cmp	r3, #255	@ 0xff
 8003bc2:	d906      	bls.n	8003bd2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	22ff      	movs	r2, #255	@ 0xff
 8003bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003bca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bce:	617b      	str	r3, [r7, #20]
 8003bd0:	e007      	b.n	8003be2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003bdc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003be0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d024      	beq.n	8003c34 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bee:	781a      	ldrb	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	1c5a      	adds	r2, r3, #1
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c12:	3b01      	subs	r3, #1
 8003c14:	b29a      	uxth	r2, r3
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	3301      	adds	r3, #1
 8003c22:	b2da      	uxtb	r2, r3
 8003c24:	8979      	ldrh	r1, [r7, #10]
 8003c26:	4b4e      	ldr	r3, [pc, #312]	@ (8003d60 <HAL_I2C_Master_Transmit+0x228>)
 8003c28:	9300      	str	r3, [sp, #0]
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 fc11 	bl	8004454 <I2C_TransferConfig>
 8003c32:	e066      	b.n	8003d02 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	8979      	ldrh	r1, [r7, #10]
 8003c3c:	4b48      	ldr	r3, [pc, #288]	@ (8003d60 <HAL_I2C_Master_Transmit+0x228>)
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	68f8      	ldr	r0, [r7, #12]
 8003c44:	f000 fc06 	bl	8004454 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003c48:	e05b      	b.n	8003d02 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	6a39      	ldr	r1, [r7, #32]
 8003c4e:	68f8      	ldr	r0, [r7, #12]
 8003c50:	f000 fa09 	bl	8004066 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e07b      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c62:	781a      	ldrb	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6e:	1c5a      	adds	r2, r3, #1
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c86:	3b01      	subs	r3, #1
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d034      	beq.n	8003d02 <HAL_I2C_Master_Transmit+0x1ca>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d130      	bne.n	8003d02 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	9300      	str	r3, [sp, #0]
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	2180      	movs	r1, #128	@ 0x80
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 f982 	bl	8003fb4 <I2C_WaitOnFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e04d      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	2bff      	cmp	r3, #255	@ 0xff
 8003cc2:	d90e      	bls.n	8003ce2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	22ff      	movs	r2, #255	@ 0xff
 8003cc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cce:	b2da      	uxtb	r2, r3
 8003cd0:	8979      	ldrh	r1, [r7, #10]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cda:	68f8      	ldr	r0, [r7, #12]
 8003cdc:	f000 fbba 	bl	8004454 <I2C_TransferConfig>
 8003ce0:	e00f      	b.n	8003d02 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	8979      	ldrh	r1, [r7, #10]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 fba9 	bl	8004454 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d19e      	bne.n	8003c4a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	6a39      	ldr	r1, [r7, #32]
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f9ef 	bl	80040f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e01a      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2220      	movs	r2, #32
 8003d26:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6859      	ldr	r1, [r3, #4]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	4b0c      	ldr	r3, [pc, #48]	@ (8003d64 <HAL_I2C_Master_Transmit+0x22c>)
 8003d34:	400b      	ands	r3, r1
 8003d36:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2220      	movs	r2, #32
 8003d3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	e000      	b.n	8003d56 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003d54:	2302      	movs	r3, #2
  }
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3718      	adds	r7, #24
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	80002000 	.word	0x80002000
 8003d64:	fe00e800 	.word	0xfe00e800

08003d68 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b088      	sub	sp, #32
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	607a      	str	r2, [r7, #4]
 8003d72:	461a      	mov	r2, r3
 8003d74:	460b      	mov	r3, r1
 8003d76:	817b      	strh	r3, [r7, #10]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	f040 80db 	bne.w	8003f40 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_I2C_Master_Receive+0x30>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e0d4      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003da0:	f7fe fd1a 	bl	80027d8 <HAL_GetTick>
 8003da4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	2319      	movs	r3, #25
 8003dac:	2201      	movs	r2, #1
 8003dae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 f8fe 	bl	8003fb4 <I2C_WaitOnFlagUntilTimeout>
 8003db8:	4603      	mov	r3, r0
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d001      	beq.n	8003dc2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e0bf      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2222      	movs	r2, #34	@ 0x22
 8003dc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2210      	movs	r2, #16
 8003dce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	687a      	ldr	r2, [r7, #4]
 8003ddc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	893a      	ldrh	r2, [r7, #8]
 8003de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	2bff      	cmp	r3, #255	@ 0xff
 8003df2:	d90e      	bls.n	8003e12 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2201      	movs	r2, #1
 8003df8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	8979      	ldrh	r1, [r7, #10]
 8003e02:	4b52      	ldr	r3, [pc, #328]	@ (8003f4c <HAL_I2C_Master_Receive+0x1e4>)
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 fb22 	bl	8004454 <I2C_TransferConfig>
 8003e10:	e06d      	b.n	8003eee <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e16:	b29a      	uxth	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	8979      	ldrh	r1, [r7, #10]
 8003e24:	4b49      	ldr	r3, [pc, #292]	@ (8003f4c <HAL_I2C_Master_Receive+0x1e4>)
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e2c:	68f8      	ldr	r0, [r7, #12]
 8003e2e:	f000 fb11 	bl	8004454 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003e32:	e05c      	b.n	8003eee <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	6a39      	ldr	r1, [r7, #32]
 8003e38:	68f8      	ldr	r0, [r7, #12]
 8003e3a:	f000 f99f 	bl	800417c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e07c      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d034      	beq.n	8003eee <HAL_I2C_Master_Receive+0x186>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d130      	bne.n	8003eee <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	2200      	movs	r2, #0
 8003e94:	2180      	movs	r1, #128	@ 0x80
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f88c 	bl	8003fb4 <I2C_WaitOnFlagUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e04d      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	2bff      	cmp	r3, #255	@ 0xff
 8003eae:	d90e      	bls.n	8003ece <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	22ff      	movs	r2, #255	@ 0xff
 8003eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eba:	b2da      	uxtb	r2, r3
 8003ebc:	8979      	ldrh	r1, [r7, #10]
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fac4 	bl	8004454 <I2C_TransferConfig>
 8003ecc:	e00f      	b.n	8003eee <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed2:	b29a      	uxth	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003edc:	b2da      	uxtb	r2, r3
 8003ede:	8979      	ldrh	r1, [r7, #10]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	9300      	str	r3, [sp, #0]
 8003ee4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ee8:	68f8      	ldr	r0, [r7, #12]
 8003eea:	f000 fab3 	bl	8004454 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d19d      	bne.n	8003e34 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	6a39      	ldr	r1, [r7, #32]
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f8f9 	bl	80040f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e01a      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2220      	movs	r2, #32
 8003f12:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6859      	ldr	r1, [r3, #4]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003f50 <HAL_I2C_Master_Receive+0x1e8>)
 8003f20:	400b      	ands	r3, r1
 8003f22:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2220      	movs	r2, #32
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2200      	movs	r2, #0
 8003f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3718      	adds	r7, #24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	80002400 	.word	0x80002400
 8003f50:	fe00e800 	.word	0xfe00e800

08003f54 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b083      	sub	sp, #12
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	699b      	ldr	r3, [r3, #24]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d103      	bne.n	8003f8a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	2200      	movs	r2, #0
 8003f88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d007      	beq.n	8003fa8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	699a      	ldr	r2, [r3, #24]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0201 	orr.w	r2, r2, #1
 8003fa6:	619a      	str	r2, [r3, #24]
  }
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	603b      	str	r3, [r7, #0]
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fc4:	e03b      	b.n	800403e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fc6:	69ba      	ldr	r2, [r7, #24]
 8003fc8:	6839      	ldr	r1, [r7, #0]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f962 	bl	8004294 <I2C_IsErrorOccurred>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d001      	beq.n	8003fda <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e041      	b.n	800405e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d02d      	beq.n	800403e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe2:	f7fe fbf9 	bl	80027d8 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d302      	bcc.n	8003ff8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d122      	bne.n	800403e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	699a      	ldr	r2, [r3, #24]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	4013      	ands	r3, r2
 8004002:	68ba      	ldr	r2, [r7, #8]
 8004004:	429a      	cmp	r2, r3
 8004006:	bf0c      	ite	eq
 8004008:	2301      	moveq	r3, #1
 800400a:	2300      	movne	r3, #0
 800400c:	b2db      	uxtb	r3, r3
 800400e:	461a      	mov	r2, r3
 8004010:	79fb      	ldrb	r3, [r7, #7]
 8004012:	429a      	cmp	r2, r3
 8004014:	d113      	bne.n	800403e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401a:	f043 0220 	orr.w	r2, r3, #32
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2220      	movs	r2, #32
 8004026:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e00f      	b.n	800405e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	699a      	ldr	r2, [r3, #24]
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	4013      	ands	r3, r2
 8004048:	68ba      	ldr	r2, [r7, #8]
 800404a:	429a      	cmp	r2, r3
 800404c:	bf0c      	ite	eq
 800404e:	2301      	moveq	r3, #1
 8004050:	2300      	movne	r3, #0
 8004052:	b2db      	uxtb	r3, r3
 8004054:	461a      	mov	r2, r3
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	429a      	cmp	r2, r3
 800405a:	d0b4      	beq.n	8003fc6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800405c:	2300      	movs	r3, #0
}
 800405e:	4618      	mov	r0, r3
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	60f8      	str	r0, [r7, #12]
 800406e:	60b9      	str	r1, [r7, #8]
 8004070:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004072:	e033      	b.n	80040dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004074:	687a      	ldr	r2, [r7, #4]
 8004076:	68b9      	ldr	r1, [r7, #8]
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 f90b 	bl	8004294 <I2C_IsErrorOccurred>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e031      	b.n	80040ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408e:	d025      	beq.n	80040dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004090:	f7fe fba2 	bl	80027d8 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d11a      	bne.n	80040dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	f003 0302 	and.w	r3, r3, #2
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d013      	beq.n	80040dc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040b8:	f043 0220 	orr.w	r2, r3, #32
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2220      	movs	r2, #32
 80040c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e007      	b.n	80040ec <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d1c4      	bne.n	8004074 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3710      	adds	r7, #16
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b084      	sub	sp, #16
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004100:	e02f      	b.n	8004162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	68b9      	ldr	r1, [r7, #8]
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f8c4 	bl	8004294 <I2C_IsErrorOccurred>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e02d      	b.n	8004172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004116:	f7fe fb5f 	bl	80027d8 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	68ba      	ldr	r2, [r7, #8]
 8004122:	429a      	cmp	r2, r3
 8004124:	d302      	bcc.n	800412c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d11a      	bne.n	8004162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	f003 0320 	and.w	r3, r3, #32
 8004136:	2b20      	cmp	r3, #32
 8004138:	d013      	beq.n	8004162 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	f043 0220 	orr.w	r2, r3, #32
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2220      	movs	r2, #32
 800414a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e007      	b.n	8004172 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	699b      	ldr	r3, [r3, #24]
 8004168:	f003 0320 	and.w	r3, r3, #32
 800416c:	2b20      	cmp	r3, #32
 800416e:	d1c8      	bne.n	8004102 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
	...

0800417c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b086      	sub	sp, #24
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004188:	2300      	movs	r3, #0
 800418a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800418c:	e071      	b.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	68b9      	ldr	r1, [r7, #8]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f87e 	bl	8004294 <I2C_IsErrorOccurred>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d001      	beq.n	80041a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	f003 0320 	and.w	r3, r3, #32
 80041ac:	2b20      	cmp	r3, #32
 80041ae:	d13b      	bne.n	8004228 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80041b0:	7dfb      	ldrb	r3, [r7, #23]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d138      	bne.n	8004228 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b04      	cmp	r3, #4
 80041c2:	d105      	bne.n	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	f003 0310 	and.w	r3, r3, #16
 80041da:	2b10      	cmp	r3, #16
 80041dc:	d121      	bne.n	8004222 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2210      	movs	r2, #16
 80041e4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2204      	movs	r2, #4
 80041ea:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2220      	movs	r2, #32
 80041f2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6859      	ldr	r1, [r3, #4]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	4b24      	ldr	r3, [pc, #144]	@ (8004290 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004200:	400b      	ands	r3, r1
 8004202:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2220      	movs	r2, #32
 8004208:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	75fb      	strb	r3, [r7, #23]
 8004220:	e002      	b.n	8004228 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2200      	movs	r2, #0
 8004226:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004228:	f7fe fad6 	bl	80027d8 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	429a      	cmp	r2, r3
 8004236:	d302      	bcc.n	800423e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d119      	bne.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800423e:	7dfb      	ldrb	r3, [r7, #23]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d116      	bne.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	699b      	ldr	r3, [r3, #24]
 800424a:	f003 0304 	and.w	r3, r3, #4
 800424e:	2b04      	cmp	r3, #4
 8004250:	d00f      	beq.n	8004272 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	f043 0220 	orr.w	r2, r3, #32
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	2220      	movs	r2, #32
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b04      	cmp	r3, #4
 800427e:	d002      	beq.n	8004286 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8004280:	7dfb      	ldrb	r3, [r7, #23]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d083      	beq.n	800418e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8004286:	7dfb      	ldrb	r3, [r7, #23]
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	fe00e800 	.word	0xfe00e800

08004294 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b08a      	sub	sp, #40	@ 0x28
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042a0:	2300      	movs	r3, #0
 80042a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	699b      	ldr	r3, [r3, #24]
 80042ac:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80042ae:	2300      	movs	r3, #0
 80042b0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d068      	beq.n	8004392 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2210      	movs	r2, #16
 80042c6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042c8:	e049      	b.n	800435e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042d0:	d045      	beq.n	800435e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042d2:	f7fe fa81 	bl	80027d8 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d302      	bcc.n	80042e8 <I2C_IsErrorOccurred+0x54>
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d13a      	bne.n	800435e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042f2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042fa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004306:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800430a:	d121      	bne.n	8004350 <I2C_IsErrorOccurred+0xbc>
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004312:	d01d      	beq.n	8004350 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004314:	7cfb      	ldrb	r3, [r7, #19]
 8004316:	2b20      	cmp	r3, #32
 8004318:	d01a      	beq.n	8004350 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004328:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800432a:	f7fe fa55 	bl	80027d8 <HAL_GetTick>
 800432e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004330:	e00e      	b.n	8004350 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004332:	f7fe fa51 	bl	80027d8 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b19      	cmp	r3, #25
 800433e:	d907      	bls.n	8004350 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004340:	6a3b      	ldr	r3, [r7, #32]
 8004342:	f043 0320 	orr.w	r3, r3, #32
 8004346:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800434e:	e006      	b.n	800435e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	699b      	ldr	r3, [r3, #24]
 8004356:	f003 0320 	and.w	r3, r3, #32
 800435a:	2b20      	cmp	r3, #32
 800435c:	d1e9      	bne.n	8004332 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	f003 0320 	and.w	r3, r3, #32
 8004368:	2b20      	cmp	r3, #32
 800436a:	d003      	beq.n	8004374 <I2C_IsErrorOccurred+0xe0>
 800436c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0aa      	beq.n	80042ca <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004374:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004378:	2b00      	cmp	r3, #0
 800437a:	d103      	bne.n	8004384 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2220      	movs	r2, #32
 8004382:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	f043 0304 	orr.w	r3, r3, #4
 800438a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800439a:	69bb      	ldr	r3, [r7, #24]
 800439c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00b      	beq.n	80043bc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80043a4:	6a3b      	ldr	r3, [r7, #32]
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00b      	beq.n	80043de <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	f043 0308 	orr.w	r3, r3, #8
 80043cc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00b      	beq.n	8004400 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043e8:	6a3b      	ldr	r3, [r7, #32]
 80043ea:	f043 0302 	orr.w	r3, r3, #2
 80043ee:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004404:	2b00      	cmp	r3, #0
 8004406:	d01c      	beq.n	8004442 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f7ff fdaf 	bl	8003f6c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6859      	ldr	r1, [r3, #4]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	4b0d      	ldr	r3, [pc, #52]	@ (8004450 <I2C_IsErrorOccurred+0x1bc>)
 800441a:	400b      	ands	r3, r1
 800441c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004422:	6a3b      	ldr	r3, [r7, #32]
 8004424:	431a      	orrs	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004442:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004446:	4618      	mov	r0, r3
 8004448:	3728      	adds	r7, #40	@ 0x28
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	fe00e800 	.word	0xfe00e800

08004454 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	607b      	str	r3, [r7, #4]
 800445e:	460b      	mov	r3, r1
 8004460:	817b      	strh	r3, [r7, #10]
 8004462:	4613      	mov	r3, r2
 8004464:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004466:	897b      	ldrh	r3, [r7, #10]
 8004468:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800446c:	7a7b      	ldrb	r3, [r7, #9]
 800446e:	041b      	lsls	r3, r3, #16
 8004470:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004474:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800447a:	6a3b      	ldr	r3, [r7, #32]
 800447c:	4313      	orrs	r3, r2
 800447e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004482:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685a      	ldr	r2, [r3, #4]
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	0d5b      	lsrs	r3, r3, #21
 800448e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004492:	4b08      	ldr	r3, [pc, #32]	@ (80044b4 <I2C_TransferConfig+0x60>)
 8004494:	430b      	orrs	r3, r1
 8004496:	43db      	mvns	r3, r3
 8004498:	ea02 0103 	and.w	r1, r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	697a      	ldr	r2, [r7, #20]
 80044a2:	430a      	orrs	r2, r1
 80044a4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80044a6:	bf00      	nop
 80044a8:	371c      	adds	r7, #28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	03ff63ff 	.word	0x03ff63ff

080044b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b20      	cmp	r3, #32
 80044cc:	d138      	bne.n	8004540 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d101      	bne.n	80044dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044d8:	2302      	movs	r3, #2
 80044da:	e032      	b.n	8004542 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2224      	movs	r2, #36	@ 0x24
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0201 	bic.w	r2, r2, #1
 80044fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681a      	ldr	r2, [r3, #0]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800450a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6819      	ldr	r1, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	430a      	orrs	r2, r1
 800451a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2220      	movs	r2, #32
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800453c:	2300      	movs	r3, #0
 800453e:	e000      	b.n	8004542 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004540:	2302      	movs	r3, #2
  }
}
 8004542:	4618      	mov	r0, r3
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800454e:	b480      	push	{r7}
 8004550:	b085      	sub	sp, #20
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
 8004556:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800455e:	b2db      	uxtb	r3, r3
 8004560:	2b20      	cmp	r3, #32
 8004562:	d139      	bne.n	80045d8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800456a:	2b01      	cmp	r3, #1
 800456c:	d101      	bne.n	8004572 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800456e:	2302      	movs	r3, #2
 8004570:	e033      	b.n	80045da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2201      	movs	r2, #1
 8004576:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2224      	movs	r2, #36	@ 0x24
 800457e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 0201 	bic.w	r2, r2, #1
 8004590:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045a0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	021b      	lsls	r3, r3, #8
 80045a6:	68fa      	ldr	r2, [r7, #12]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68fa      	ldr	r2, [r7, #12]
 80045b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f042 0201 	orr.w	r2, r2, #1
 80045c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045d4:	2300      	movs	r3, #0
 80045d6:	e000      	b.n	80045da <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045d8:	2302      	movs	r3, #2
  }
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3714      	adds	r7, #20
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr
	...

080045e8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80045e8:	b480      	push	{r7}
 80045ea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80045ec:	4b04      	ldr	r3, [pc, #16]	@ (8004600 <HAL_PWREx_GetVoltageRange+0x18>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40007000 	.word	0x40007000

08004604 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004612:	d130      	bne.n	8004676 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004614:	4b23      	ldr	r3, [pc, #140]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800461c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004620:	d038      	beq.n	8004694 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004622:	4b20      	ldr	r3, [pc, #128]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800462a:	4a1e      	ldr	r2, [pc, #120]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800462c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004630:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004632:	4b1d      	ldr	r3, [pc, #116]	@ (80046a8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2232      	movs	r2, #50	@ 0x32
 8004638:	fb02 f303 	mul.w	r3, r2, r3
 800463c:	4a1b      	ldr	r2, [pc, #108]	@ (80046ac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800463e:	fba2 2303 	umull	r2, r3, r2, r3
 8004642:	0c9b      	lsrs	r3, r3, #18
 8004644:	3301      	adds	r3, #1
 8004646:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004648:	e002      	b.n	8004650 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	3b01      	subs	r3, #1
 800464e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004650:	4b14      	ldr	r3, [pc, #80]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800465c:	d102      	bne.n	8004664 <HAL_PWREx_ControlVoltageScaling+0x60>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1f2      	bne.n	800464a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004664:	4b0f      	ldr	r3, [pc, #60]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004670:	d110      	bne.n	8004694 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e00f      	b.n	8004696 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004676:	4b0b      	ldr	r3, [pc, #44]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800467e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004682:	d007      	beq.n	8004694 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004684:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800468c:	4a05      	ldr	r2, [pc, #20]	@ (80046a4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800468e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004692:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	4618      	mov	r0, r3
 8004698:	3714      	adds	r7, #20
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	40007000 	.word	0x40007000
 80046a8:	2000000c 	.word	0x2000000c
 80046ac:	431bde83 	.word	0x431bde83

080046b0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d102      	bne.n	80046c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
 80046c0:	f000 bc02 	b.w	8004ec8 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046c4:	4b96      	ldr	r3, [pc, #600]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f003 030c 	and.w	r3, r3, #12
 80046cc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046ce:	4b94      	ldr	r3, [pc, #592]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	f003 0303 	and.w	r3, r3, #3
 80046d6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0310 	and.w	r3, r3, #16
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f000 80e4 	beq.w	80048ae <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <HAL_RCC_OscConfig+0x4c>
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	2b0c      	cmp	r3, #12
 80046f0:	f040 808b 	bne.w	800480a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	f040 8087 	bne.w	800480a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046fc:	4b88      	ldr	r3, [pc, #544]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_RCC_OscConfig+0x64>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d101      	bne.n	8004714 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e3d9      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a1a      	ldr	r2, [r3, #32]
 8004718:	4b81      	ldr	r3, [pc, #516]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0308 	and.w	r3, r3, #8
 8004720:	2b00      	cmp	r3, #0
 8004722:	d004      	beq.n	800472e <HAL_RCC_OscConfig+0x7e>
 8004724:	4b7e      	ldr	r3, [pc, #504]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800472c:	e005      	b.n	800473a <HAL_RCC_OscConfig+0x8a>
 800472e:	4b7c      	ldr	r3, [pc, #496]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004730:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800473a:	4293      	cmp	r3, r2
 800473c:	d223      	bcs.n	8004786 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a1b      	ldr	r3, [r3, #32]
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fd8c 	bl	8005260 <RCC_SetFlashLatencyFromMSIRange>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e3ba      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004752:	4b73      	ldr	r3, [pc, #460]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a72      	ldr	r2, [pc, #456]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004758:	f043 0308 	orr.w	r3, r3, #8
 800475c:	6013      	str	r3, [r2, #0]
 800475e:	4b70      	ldr	r3, [pc, #448]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a1b      	ldr	r3, [r3, #32]
 800476a:	496d      	ldr	r1, [pc, #436]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800476c:	4313      	orrs	r3, r2
 800476e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004770:	4b6b      	ldr	r3, [pc, #428]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	4968      	ldr	r1, [pc, #416]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004780:	4313      	orrs	r3, r2
 8004782:	604b      	str	r3, [r1, #4]
 8004784:	e025      	b.n	80047d2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004786:	4b66      	ldr	r3, [pc, #408]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a65      	ldr	r2, [pc, #404]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800478c:	f043 0308 	orr.w	r3, r3, #8
 8004790:	6013      	str	r3, [r2, #0]
 8004792:	4b63      	ldr	r3, [pc, #396]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	4960      	ldr	r1, [pc, #384]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80047a4:	4b5e      	ldr	r3, [pc, #376]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	495b      	ldr	r1, [pc, #364]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047b8:	69bb      	ldr	r3, [r7, #24]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d109      	bne.n	80047d2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f000 fd4c 	bl	8005260 <RCC_SetFlashLatencyFromMSIRange>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e37a      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047d2:	f000 fc81 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 80047d6:	4602      	mov	r2, r0
 80047d8:	4b51      	ldr	r3, [pc, #324]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	091b      	lsrs	r3, r3, #4
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	4950      	ldr	r1, [pc, #320]	@ (8004924 <HAL_RCC_OscConfig+0x274>)
 80047e4:	5ccb      	ldrb	r3, [r1, r3]
 80047e6:	f003 031f 	and.w	r3, r3, #31
 80047ea:	fa22 f303 	lsr.w	r3, r2, r3
 80047ee:	4a4e      	ldr	r2, [pc, #312]	@ (8004928 <HAL_RCC_OscConfig+0x278>)
 80047f0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80047f2:	4b4e      	ldr	r3, [pc, #312]	@ (800492c <HAL_RCC_OscConfig+0x27c>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fd ff9e 	bl	8002738 <HAL_InitTick>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d052      	beq.n	80048ac <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004806:	7bfb      	ldrb	r3, [r7, #15]
 8004808:	e35e      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d032      	beq.n	8004878 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004812:	4b43      	ldr	r3, [pc, #268]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a42      	ldr	r2, [pc, #264]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004818:	f043 0301 	orr.w	r3, r3, #1
 800481c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800481e:	f7fd ffdb 	bl	80027d8 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004824:	e008      	b.n	8004838 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004826:	f7fd ffd7 	bl	80027d8 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d901      	bls.n	8004838 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e347      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004838:	4b39      	ldr	r3, [pc, #228]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	d0f0      	beq.n	8004826 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004844:	4b36      	ldr	r3, [pc, #216]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a35      	ldr	r2, [pc, #212]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800484a:	f043 0308 	orr.w	r3, r3, #8
 800484e:	6013      	str	r3, [r2, #0]
 8004850:	4b33      	ldr	r3, [pc, #204]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	4930      	ldr	r1, [pc, #192]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800485e:	4313      	orrs	r3, r2
 8004860:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004862:	4b2f      	ldr	r3, [pc, #188]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	021b      	lsls	r3, r3, #8
 8004870:	492b      	ldr	r1, [pc, #172]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004872:	4313      	orrs	r3, r2
 8004874:	604b      	str	r3, [r1, #4]
 8004876:	e01a      	b.n	80048ae <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004878:	4b29      	ldr	r3, [pc, #164]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a28      	ldr	r2, [pc, #160]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800487e:	f023 0301 	bic.w	r3, r3, #1
 8004882:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004884:	f7fd ffa8 	bl	80027d8 <HAL_GetTick>
 8004888:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800488c:	f7fd ffa4 	bl	80027d8 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e314      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800489e:	4b20      	ldr	r3, [pc, #128]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1f0      	bne.n	800488c <HAL_RCC_OscConfig+0x1dc>
 80048aa:	e000      	b.n	80048ae <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80048ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d073      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	2b08      	cmp	r3, #8
 80048be:	d005      	beq.n	80048cc <HAL_RCC_OscConfig+0x21c>
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	2b0c      	cmp	r3, #12
 80048c4:	d10e      	bne.n	80048e4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	2b03      	cmp	r3, #3
 80048ca:	d10b      	bne.n	80048e4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048cc:	4b14      	ldr	r3, [pc, #80]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d063      	beq.n	80049a0 <HAL_RCC_OscConfig+0x2f0>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d15f      	bne.n	80049a0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e2f1      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048ec:	d106      	bne.n	80048fc <HAL_RCC_OscConfig+0x24c>
 80048ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a0b      	ldr	r2, [pc, #44]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e025      	b.n	8004948 <HAL_RCC_OscConfig+0x298>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004904:	d114      	bne.n	8004930 <HAL_RCC_OscConfig+0x280>
 8004906:	4b06      	ldr	r3, [pc, #24]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a05      	ldr	r2, [pc, #20]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 800490c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004910:	6013      	str	r3, [r2, #0]
 8004912:	4b03      	ldr	r3, [pc, #12]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a02      	ldr	r2, [pc, #8]	@ (8004920 <HAL_RCC_OscConfig+0x270>)
 8004918:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	e013      	b.n	8004948 <HAL_RCC_OscConfig+0x298>
 8004920:	40021000 	.word	0x40021000
 8004924:	0800a590 	.word	0x0800a590
 8004928:	2000000c 	.word	0x2000000c
 800492c:	20000010 	.word	0x20000010
 8004930:	4ba0      	ldr	r3, [pc, #640]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a9f      	ldr	r2, [pc, #636]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800493a:	6013      	str	r3, [r2, #0]
 800493c:	4b9d      	ldr	r3, [pc, #628]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a9c      	ldr	r2, [pc, #624]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d013      	beq.n	8004978 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004950:	f7fd ff42 	bl	80027d8 <HAL_GetTick>
 8004954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004956:	e008      	b.n	800496a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004958:	f7fd ff3e 	bl	80027d8 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b64      	cmp	r3, #100	@ 0x64
 8004964:	d901      	bls.n	800496a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e2ae      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800496a:	4b92      	ldr	r3, [pc, #584]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d0f0      	beq.n	8004958 <HAL_RCC_OscConfig+0x2a8>
 8004976:	e014      	b.n	80049a2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004978:	f7fd ff2e 	bl	80027d8 <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004980:	f7fd ff2a 	bl	80027d8 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b64      	cmp	r3, #100	@ 0x64
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e29a      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004992:	4b88      	ldr	r3, [pc, #544]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d1f0      	bne.n	8004980 <HAL_RCC_OscConfig+0x2d0>
 800499e:	e000      	b.n	80049a2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d060      	beq.n	8004a70 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	2b04      	cmp	r3, #4
 80049b2:	d005      	beq.n	80049c0 <HAL_RCC_OscConfig+0x310>
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	2b0c      	cmp	r3, #12
 80049b8:	d119      	bne.n	80049ee <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d116      	bne.n	80049ee <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049c0:	4b7c      	ldr	r3, [pc, #496]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d005      	beq.n	80049d8 <HAL_RCC_OscConfig+0x328>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	68db      	ldr	r3, [r3, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e277      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d8:	4b76      	ldr	r3, [pc, #472]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	061b      	lsls	r3, r3, #24
 80049e6:	4973      	ldr	r1, [pc, #460]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 80049e8:	4313      	orrs	r3, r2
 80049ea:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049ec:	e040      	b.n	8004a70 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d023      	beq.n	8004a3e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049f6:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a6e      	ldr	r2, [pc, #440]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 80049fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a02:	f7fd fee9 	bl	80027d8 <HAL_GetTick>
 8004a06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a08:	e008      	b.n	8004a1c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a0a:	f7fd fee5 	bl	80027d8 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e255      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a1c:	4b65      	ldr	r3, [pc, #404]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d0f0      	beq.n	8004a0a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a28:	4b62      	ldr	r3, [pc, #392]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	061b      	lsls	r3, r3, #24
 8004a36:	495f      	ldr	r1, [pc, #380]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	604b      	str	r3, [r1, #4]
 8004a3c:	e018      	b.n	8004a70 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a3e:	4b5d      	ldr	r3, [pc, #372]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a5c      	ldr	r2, [pc, #368]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4a:	f7fd fec5 	bl	80027d8 <HAL_GetTick>
 8004a4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a50:	e008      	b.n	8004a64 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a52:	f7fd fec1 	bl	80027d8 <HAL_GetTick>
 8004a56:	4602      	mov	r2, r0
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	1ad3      	subs	r3, r2, r3
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d901      	bls.n	8004a64 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004a60:	2303      	movs	r3, #3
 8004a62:	e231      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a64:	4b53      	ldr	r3, [pc, #332]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1f0      	bne.n	8004a52 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0308 	and.w	r3, r3, #8
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d03c      	beq.n	8004af6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	695b      	ldr	r3, [r3, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d01c      	beq.n	8004abe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a84:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a8a:	4a4a      	ldr	r2, [pc, #296]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a94:	f7fd fea0 	bl	80027d8 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a9a:	e008      	b.n	8004aae <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a9c:	f7fd fe9c 	bl	80027d8 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e20c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004aae:	4b41      	ldr	r3, [pc, #260]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004ab0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d0ef      	beq.n	8004a9c <HAL_RCC_OscConfig+0x3ec>
 8004abc:	e01b      	b.n	8004af6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004abe:	4b3d      	ldr	r3, [pc, #244]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004ac0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ac4:	4a3b      	ldr	r2, [pc, #236]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004ac6:	f023 0301 	bic.w	r3, r3, #1
 8004aca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ace:	f7fd fe83 	bl	80027d8 <HAL_GetTick>
 8004ad2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ad4:	e008      	b.n	8004ae8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ad6:	f7fd fe7f 	bl	80027d8 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d901      	bls.n	8004ae8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004ae4:	2303      	movs	r3, #3
 8004ae6:	e1ef      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ae8:	4b32      	ldr	r3, [pc, #200]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004aea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004aee:	f003 0302 	and.w	r3, r3, #2
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1ef      	bne.n	8004ad6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0304 	and.w	r3, r3, #4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f000 80a6 	beq.w	8004c50 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b04:	2300      	movs	r3, #0
 8004b06:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004b08:	4b2a      	ldr	r3, [pc, #168]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d10d      	bne.n	8004b30 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b14:	4b27      	ldr	r3, [pc, #156]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b18:	4a26      	ldr	r2, [pc, #152]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b20:	4b24      	ldr	r3, [pc, #144]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b28:	60bb      	str	r3, [r7, #8]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b30:	4b21      	ldr	r3, [pc, #132]	@ (8004bb8 <HAL_RCC_OscConfig+0x508>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d118      	bne.n	8004b6e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b3c:	4b1e      	ldr	r3, [pc, #120]	@ (8004bb8 <HAL_RCC_OscConfig+0x508>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a1d      	ldr	r2, [pc, #116]	@ (8004bb8 <HAL_RCC_OscConfig+0x508>)
 8004b42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b48:	f7fd fe46 	bl	80027d8 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b50:	f7fd fe42 	bl	80027d8 <HAL_GetTick>
 8004b54:	4602      	mov	r2, r0
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e1b2      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b62:	4b15      	ldr	r3, [pc, #84]	@ (8004bb8 <HAL_RCC_OscConfig+0x508>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d0f0      	beq.n	8004b50 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	689b      	ldr	r3, [r3, #8]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d108      	bne.n	8004b88 <HAL_RCC_OscConfig+0x4d8>
 8004b76:	4b0f      	ldr	r3, [pc, #60]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b7e:	f043 0301 	orr.w	r3, r3, #1
 8004b82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004b86:	e029      	b.n	8004bdc <HAL_RCC_OscConfig+0x52c>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	2b05      	cmp	r3, #5
 8004b8e:	d115      	bne.n	8004bbc <HAL_RCC_OscConfig+0x50c>
 8004b90:	4b08      	ldr	r3, [pc, #32]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b96:	4a07      	ldr	r2, [pc, #28]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004b98:	f043 0304 	orr.w	r3, r3, #4
 8004b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ba0:	4b04      	ldr	r3, [pc, #16]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ba6:	4a03      	ldr	r2, [pc, #12]	@ (8004bb4 <HAL_RCC_OscConfig+0x504>)
 8004ba8:	f043 0301 	orr.w	r3, r3, #1
 8004bac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bb0:	e014      	b.n	8004bdc <HAL_RCC_OscConfig+0x52c>
 8004bb2:	bf00      	nop
 8004bb4:	40021000 	.word	0x40021000
 8004bb8:	40007000 	.word	0x40007000
 8004bbc:	4b9a      	ldr	r3, [pc, #616]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc2:	4a99      	ldr	r2, [pc, #612]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004bc4:	f023 0301 	bic.w	r3, r3, #1
 8004bc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004bcc:	4b96      	ldr	r3, [pc, #600]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bd2:	4a95      	ldr	r2, [pc, #596]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004bd4:	f023 0304 	bic.w	r3, r3, #4
 8004bd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d016      	beq.n	8004c12 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004be4:	f7fd fdf8 	bl	80027d8 <HAL_GetTick>
 8004be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bea:	e00a      	b.n	8004c02 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bec:	f7fd fdf4 	bl	80027d8 <HAL_GetTick>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	1ad3      	subs	r3, r2, r3
 8004bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d901      	bls.n	8004c02 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e162      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c02:	4b89      	ldr	r3, [pc, #548]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c08:	f003 0302 	and.w	r3, r3, #2
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d0ed      	beq.n	8004bec <HAL_RCC_OscConfig+0x53c>
 8004c10:	e015      	b.n	8004c3e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c12:	f7fd fde1 	bl	80027d8 <HAL_GetTick>
 8004c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c18:	e00a      	b.n	8004c30 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c1a:	f7fd fddd 	bl	80027d8 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e14b      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004c30:	4b7d      	ldr	r3, [pc, #500]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1ed      	bne.n	8004c1a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c3e:	7ffb      	ldrb	r3, [r7, #31]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d105      	bne.n	8004c50 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c44:	4b78      	ldr	r3, [pc, #480]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c48:	4a77      	ldr	r2, [pc, #476]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c4e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0320 	and.w	r3, r3, #32
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d03c      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d01c      	beq.n	8004c9e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c64:	4b70      	ldr	r3, [pc, #448]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c6a:	4a6f      	ldr	r2, [pc, #444]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c6c:	f043 0301 	orr.w	r3, r3, #1
 8004c70:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c74:	f7fd fdb0 	bl	80027d8 <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c7a:	e008      	b.n	8004c8e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c7c:	f7fd fdac 	bl	80027d8 <HAL_GetTick>
 8004c80:	4602      	mov	r2, r0
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d901      	bls.n	8004c8e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	e11c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c8e:	4b66      	ldr	r3, [pc, #408]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004c90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0ef      	beq.n	8004c7c <HAL_RCC_OscConfig+0x5cc>
 8004c9c:	e01b      	b.n	8004cd6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c9e:	4b62      	ldr	r3, [pc, #392]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004ca0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ca4:	4a60      	ldr	r2, [pc, #384]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004ca6:	f023 0301 	bic.w	r3, r3, #1
 8004caa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cae:	f7fd fd93 	bl	80027d8 <HAL_GetTick>
 8004cb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004cb6:	f7fd fd8f 	bl	80027d8 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e0ff      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004cc8:	4b57      	ldr	r3, [pc, #348]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004cca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1ef      	bne.n	8004cb6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80f3 	beq.w	8004ec6 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	f040 80c9 	bne.w	8004e7c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004cea:	4b4f      	ldr	r3, [pc, #316]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f003 0203 	and.w	r2, r3, #3
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d12c      	bne.n	8004d58 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d123      	bne.n	8004d58 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d1a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d11b      	bne.n	8004d58 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d2a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d113      	bne.n	8004d58 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d109      	bne.n	8004d58 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4e:	085b      	lsrs	r3, r3, #1
 8004d50:	3b01      	subs	r3, #1
 8004d52:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d06b      	beq.n	8004e30 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	2b0c      	cmp	r3, #12
 8004d5c:	d062      	beq.n	8004e24 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004d5e:	4b32      	ldr	r3, [pc, #200]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e0ac      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004d6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2d      	ldr	r2, [pc, #180]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004d74:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d78:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004d7a:	f7fd fd2d 	bl	80027d8 <HAL_GetTick>
 8004d7e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d82:	f7fd fd29 	bl	80027d8 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e099      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d94:	4b24      	ldr	r3, [pc, #144]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1f0      	bne.n	8004d82 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004da0:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004da2:	68da      	ldr	r2, [r3, #12]
 8004da4:	4b21      	ldr	r3, [pc, #132]	@ (8004e2c <HAL_RCC_OscConfig+0x77c>)
 8004da6:	4013      	ands	r3, r2
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004db0:	3a01      	subs	r2, #1
 8004db2:	0112      	lsls	r2, r2, #4
 8004db4:	4311      	orrs	r1, r2
 8004db6:	687a      	ldr	r2, [r7, #4]
 8004db8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004dba:	0212      	lsls	r2, r2, #8
 8004dbc:	4311      	orrs	r1, r2
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dc2:	0852      	lsrs	r2, r2, #1
 8004dc4:	3a01      	subs	r2, #1
 8004dc6:	0552      	lsls	r2, r2, #21
 8004dc8:	4311      	orrs	r1, r2
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004dce:	0852      	lsrs	r2, r2, #1
 8004dd0:	3a01      	subs	r2, #1
 8004dd2:	0652      	lsls	r2, r2, #25
 8004dd4:	4311      	orrs	r1, r2
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004dda:	06d2      	lsls	r2, r2, #27
 8004ddc:	430a      	orrs	r2, r1
 8004dde:	4912      	ldr	r1, [pc, #72]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004de4:	4b10      	ldr	r3, [pc, #64]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a0f      	ldr	r2, [pc, #60]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004dea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dee:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004df0:	4b0d      	ldr	r3, [pc, #52]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	4a0c      	ldr	r2, [pc, #48]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004df6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dfa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004dfc:	f7fd fcec 	bl	80027d8 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e04:	f7fd fce8 	bl	80027d8 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e058      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e16:	4b04      	ldr	r3, [pc, #16]	@ (8004e28 <HAL_RCC_OscConfig+0x778>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0f0      	beq.n	8004e04 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e22:	e050      	b.n	8004ec6 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004e24:	2301      	movs	r3, #1
 8004e26:	e04f      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e30:	4b27      	ldr	r3, [pc, #156]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d144      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004e3c:	4b24      	ldr	r3, [pc, #144]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a23      	ldr	r2, [pc, #140]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e46:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e48:	4b21      	ldr	r3, [pc, #132]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e4a:	68db      	ldr	r3, [r3, #12]
 8004e4c:	4a20      	ldr	r2, [pc, #128]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e52:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004e54:	f7fd fcc0 	bl	80027d8 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5c:	f7fd fcbc 	bl	80027d8 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e02c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e6e:	4b18      	ldr	r3, [pc, #96]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d0f0      	beq.n	8004e5c <HAL_RCC_OscConfig+0x7ac>
 8004e7a:	e024      	b.n	8004ec6 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2b0c      	cmp	r3, #12
 8004e80:	d01f      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e82:	4b13      	ldr	r3, [pc, #76]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a12      	ldr	r2, [pc, #72]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004e88:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8e:	f7fd fca3 	bl	80027d8 <HAL_GetTick>
 8004e92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e96:	f7fd fc9f 	bl	80027d8 <HAL_GetTick>
 8004e9a:	4602      	mov	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e00f      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea8:	4b09      	ldr	r3, [pc, #36]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d1f0      	bne.n	8004e96 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004eb6:	68da      	ldr	r2, [r3, #12]
 8004eb8:	4905      	ldr	r1, [pc, #20]	@ (8004ed0 <HAL_RCC_OscConfig+0x820>)
 8004eba:	4b06      	ldr	r3, [pc, #24]	@ (8004ed4 <HAL_RCC_OscConfig+0x824>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	60cb      	str	r3, [r1, #12]
 8004ec0:	e001      	b.n	8004ec6 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40021000 	.word	0x40021000
 8004ed4:	feeefffc 	.word	0xfeeefffc

08004ed8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e0e7      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004eec:	4b75      	ldr	r3, [pc, #468]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0307 	and.w	r3, r3, #7
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d910      	bls.n	8004f1c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004efa:	4b72      	ldr	r3, [pc, #456]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f023 0207 	bic.w	r2, r3, #7
 8004f02:	4970      	ldr	r1, [pc, #448]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f0a:	4b6e      	ldr	r3, [pc, #440]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f003 0307 	and.w	r3, r3, #7
 8004f12:	683a      	ldr	r2, [r7, #0]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d001      	beq.n	8004f1c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0cf      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0302 	and.w	r3, r3, #2
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d010      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	689a      	ldr	r2, [r3, #8]
 8004f2c:	4b66      	ldr	r3, [pc, #408]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d908      	bls.n	8004f4a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f38:	4b63      	ldr	r3, [pc, #396]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	4960      	ldr	r1, [pc, #384]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d04c      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	2b03      	cmp	r3, #3
 8004f5c:	d107      	bne.n	8004f6e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d121      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e0a6      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d107      	bne.n	8004f86 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f76:	4b54      	ldr	r3, [pc, #336]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d115      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e09a      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	685b      	ldr	r3, [r3, #4]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d107      	bne.n	8004f9e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d109      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e08e      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f9e:	4b4a      	ldr	r3, [pc, #296]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e086      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004fae:	4b46      	ldr	r3, [pc, #280]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f023 0203 	bic.w	r2, r3, #3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	4943      	ldr	r1, [pc, #268]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc0:	f7fd fc0a 	bl	80027d8 <HAL_GetTick>
 8004fc4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc6:	e00a      	b.n	8004fde <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc8:	f7fd fc06 	bl	80027d8 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e06e      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fde:	4b3a      	ldr	r3, [pc, #232]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 020c 	and.w	r2, r3, #12
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d1eb      	bne.n	8004fc8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0302 	and.w	r3, r3, #2
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d010      	beq.n	800501e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	4b31      	ldr	r3, [pc, #196]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005008:	429a      	cmp	r2, r3
 800500a:	d208      	bcs.n	800501e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800500c:	4b2e      	ldr	r3, [pc, #184]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	492b      	ldr	r1, [pc, #172]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800501a:	4313      	orrs	r3, r2
 800501c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800501e:	4b29      	ldr	r3, [pc, #164]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	683a      	ldr	r2, [r7, #0]
 8005028:	429a      	cmp	r2, r3
 800502a:	d210      	bcs.n	800504e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502c:	4b25      	ldr	r3, [pc, #148]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f023 0207 	bic.w	r2, r3, #7
 8005034:	4923      	ldr	r1, [pc, #140]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	4313      	orrs	r3, r2
 800503a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800503c:	4b21      	ldr	r3, [pc, #132]	@ (80050c4 <HAL_RCC_ClockConfig+0x1ec>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0307 	and.w	r3, r3, #7
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	429a      	cmp	r2, r3
 8005048:	d001      	beq.n	800504e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e036      	b.n	80050bc <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	d008      	beq.n	800506c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800505a:	4b1b      	ldr	r3, [pc, #108]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	68db      	ldr	r3, [r3, #12]
 8005066:	4918      	ldr	r1, [pc, #96]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005068:	4313      	orrs	r3, r2
 800506a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d009      	beq.n	800508c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005078:	4b13      	ldr	r3, [pc, #76]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	691b      	ldr	r3, [r3, #16]
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	4910      	ldr	r1, [pc, #64]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005088:	4313      	orrs	r3, r2
 800508a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800508c:	f000 f824 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8005090:	4602      	mov	r2, r0
 8005092:	4b0d      	ldr	r3, [pc, #52]	@ (80050c8 <HAL_RCC_ClockConfig+0x1f0>)
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	091b      	lsrs	r3, r3, #4
 8005098:	f003 030f 	and.w	r3, r3, #15
 800509c:	490b      	ldr	r1, [pc, #44]	@ (80050cc <HAL_RCC_ClockConfig+0x1f4>)
 800509e:	5ccb      	ldrb	r3, [r1, r3]
 80050a0:	f003 031f 	and.w	r3, r3, #31
 80050a4:	fa22 f303 	lsr.w	r3, r2, r3
 80050a8:	4a09      	ldr	r2, [pc, #36]	@ (80050d0 <HAL_RCC_ClockConfig+0x1f8>)
 80050aa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80050ac:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <HAL_RCC_ClockConfig+0x1fc>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fd fb41 	bl	8002738 <HAL_InitTick>
 80050b6:	4603      	mov	r3, r0
 80050b8:	72fb      	strb	r3, [r7, #11]

  return status;
 80050ba:	7afb      	ldrb	r3, [r7, #11]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	40022000 	.word	0x40022000
 80050c8:	40021000 	.word	0x40021000
 80050cc:	0800a590 	.word	0x0800a590
 80050d0:	2000000c 	.word	0x2000000c
 80050d4:	20000010 	.word	0x20000010

080050d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	b089      	sub	sp, #36	@ 0x24
 80050dc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80050de:	2300      	movs	r3, #0
 80050e0:	61fb      	str	r3, [r7, #28]
 80050e2:	2300      	movs	r3, #0
 80050e4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050e6:	4b3e      	ldr	r3, [pc, #248]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050e8:	689b      	ldr	r3, [r3, #8]
 80050ea:	f003 030c 	and.w	r3, r3, #12
 80050ee:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050f0:	4b3b      	ldr	r3, [pc, #236]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0303 	and.w	r3, r3, #3
 80050f8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d005      	beq.n	800510c <HAL_RCC_GetSysClockFreq+0x34>
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	2b0c      	cmp	r3, #12
 8005104:	d121      	bne.n	800514a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b01      	cmp	r3, #1
 800510a:	d11e      	bne.n	800514a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800510c:	4b34      	ldr	r3, [pc, #208]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0308 	and.w	r3, r3, #8
 8005114:	2b00      	cmp	r3, #0
 8005116:	d107      	bne.n	8005128 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005118:	4b31      	ldr	r3, [pc, #196]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800511a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800511e:	0a1b      	lsrs	r3, r3, #8
 8005120:	f003 030f 	and.w	r3, r3, #15
 8005124:	61fb      	str	r3, [r7, #28]
 8005126:	e005      	b.n	8005134 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005128:	4b2d      	ldr	r3, [pc, #180]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	091b      	lsrs	r3, r3, #4
 800512e:	f003 030f 	and.w	r3, r3, #15
 8005132:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005134:	4a2b      	ldr	r2, [pc, #172]	@ (80051e4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800513c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10d      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005148:	e00a      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b04      	cmp	r3, #4
 800514e:	d102      	bne.n	8005156 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005150:	4b25      	ldr	r3, [pc, #148]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005152:	61bb      	str	r3, [r7, #24]
 8005154:	e004      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	2b08      	cmp	r3, #8
 800515a:	d101      	bne.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800515c:	4b23      	ldr	r3, [pc, #140]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x114>)
 800515e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	2b0c      	cmp	r3, #12
 8005164:	d134      	bne.n	80051d0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005166:	4b1e      	ldr	r3, [pc, #120]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005168:	68db      	ldr	r3, [r3, #12]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2b02      	cmp	r3, #2
 8005174:	d003      	beq.n	800517e <HAL_RCC_GetSysClockFreq+0xa6>
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2b03      	cmp	r3, #3
 800517a:	d003      	beq.n	8005184 <HAL_RCC_GetSysClockFreq+0xac>
 800517c:	e005      	b.n	800518a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800517e:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005180:	617b      	str	r3, [r7, #20]
      break;
 8005182:	e005      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005184:	4b19      	ldr	r3, [pc, #100]	@ (80051ec <HAL_RCC_GetSysClockFreq+0x114>)
 8005186:	617b      	str	r3, [r7, #20]
      break;
 8005188:	e002      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	617b      	str	r3, [r7, #20]
      break;
 800518e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005190:	4b13      	ldr	r3, [pc, #76]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	091b      	lsrs	r3, r3, #4
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	3301      	adds	r3, #1
 800519c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800519e:	4b10      	ldr	r3, [pc, #64]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	0a1b      	lsrs	r3, r3, #8
 80051a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	fb03 f202 	mul.w	r2, r3, r2
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051b4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80051b6:	4b0a      	ldr	r3, [pc, #40]	@ (80051e0 <HAL_RCC_GetSysClockFreq+0x108>)
 80051b8:	68db      	ldr	r3, [r3, #12]
 80051ba:	0e5b      	lsrs	r3, r3, #25
 80051bc:	f003 0303 	and.w	r3, r3, #3
 80051c0:	3301      	adds	r3, #1
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ce:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80051d0:	69bb      	ldr	r3, [r7, #24]
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3724      	adds	r7, #36	@ 0x24
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	40021000 	.word	0x40021000
 80051e4:	0800a5a8 	.word	0x0800a5a8
 80051e8:	00f42400 	.word	0x00f42400
 80051ec:	007a1200 	.word	0x007a1200

080051f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051f4:	4b03      	ldr	r3, [pc, #12]	@ (8005204 <HAL_RCC_GetHCLKFreq+0x14>)
 80051f6:	681b      	ldr	r3, [r3, #0]
}
 80051f8:	4618      	mov	r0, r3
 80051fa:	46bd      	mov	sp, r7
 80051fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005200:	4770      	bx	lr
 8005202:	bf00      	nop
 8005204:	2000000c 	.word	0x2000000c

08005208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800520c:	f7ff fff0 	bl	80051f0 <HAL_RCC_GetHCLKFreq>
 8005210:	4602      	mov	r2, r0
 8005212:	4b06      	ldr	r3, [pc, #24]	@ (800522c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	0a1b      	lsrs	r3, r3, #8
 8005218:	f003 0307 	and.w	r3, r3, #7
 800521c:	4904      	ldr	r1, [pc, #16]	@ (8005230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800521e:	5ccb      	ldrb	r3, [r1, r3]
 8005220:	f003 031f 	and.w	r3, r3, #31
 8005224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005228:	4618      	mov	r0, r3
 800522a:	bd80      	pop	{r7, pc}
 800522c:	40021000 	.word	0x40021000
 8005230:	0800a5a0 	.word	0x0800a5a0

08005234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005238:	f7ff ffda 	bl	80051f0 <HAL_RCC_GetHCLKFreq>
 800523c:	4602      	mov	r2, r0
 800523e:	4b06      	ldr	r3, [pc, #24]	@ (8005258 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	0adb      	lsrs	r3, r3, #11
 8005244:	f003 0307 	and.w	r3, r3, #7
 8005248:	4904      	ldr	r1, [pc, #16]	@ (800525c <HAL_RCC_GetPCLK2Freq+0x28>)
 800524a:	5ccb      	ldrb	r3, [r1, r3]
 800524c:	f003 031f 	and.w	r3, r3, #31
 8005250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005254:	4618      	mov	r0, r3
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40021000 	.word	0x40021000
 800525c:	0800a5a0 	.word	0x0800a5a0

08005260 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005268:	2300      	movs	r3, #0
 800526a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800526c:	4b2a      	ldr	r3, [pc, #168]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800526e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005270:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005278:	f7ff f9b6 	bl	80045e8 <HAL_PWREx_GetVoltageRange>
 800527c:	6178      	str	r0, [r7, #20]
 800527e:	e014      	b.n	80052aa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005280:	4b25      	ldr	r3, [pc, #148]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005284:	4a24      	ldr	r2, [pc, #144]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005286:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800528a:	6593      	str	r3, [r2, #88]	@ 0x58
 800528c:	4b22      	ldr	r3, [pc, #136]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800528e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005290:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005294:	60fb      	str	r3, [r7, #12]
 8005296:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005298:	f7ff f9a6 	bl	80045e8 <HAL_PWREx_GetVoltageRange>
 800529c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800529e:	4b1e      	ldr	r3, [pc, #120]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052a2:	4a1d      	ldr	r2, [pc, #116]	@ (8005318 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80052a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052b0:	d10b      	bne.n	80052ca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b80      	cmp	r3, #128	@ 0x80
 80052b6:	d919      	bls.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2ba0      	cmp	r3, #160	@ 0xa0
 80052bc:	d902      	bls.n	80052c4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052be:	2302      	movs	r3, #2
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	e013      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052c4:	2301      	movs	r3, #1
 80052c6:	613b      	str	r3, [r7, #16]
 80052c8:	e010      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b80      	cmp	r3, #128	@ 0x80
 80052ce:	d902      	bls.n	80052d6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80052d0:	2303      	movs	r3, #3
 80052d2:	613b      	str	r3, [r7, #16]
 80052d4:	e00a      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b80      	cmp	r3, #128	@ 0x80
 80052da:	d102      	bne.n	80052e2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80052dc:	2302      	movs	r3, #2
 80052de:	613b      	str	r3, [r7, #16]
 80052e0:	e004      	b.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b70      	cmp	r3, #112	@ 0x70
 80052e6:	d101      	bne.n	80052ec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80052e8:	2301      	movs	r3, #1
 80052ea:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80052ec:	4b0b      	ldr	r3, [pc, #44]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f023 0207 	bic.w	r2, r3, #7
 80052f4:	4909      	ldr	r1, [pc, #36]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80052fc:	4b07      	ldr	r3, [pc, #28]	@ (800531c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0307 	and.w	r3, r3, #7
 8005304:	693a      	ldr	r2, [r7, #16]
 8005306:	429a      	cmp	r2, r3
 8005308:	d001      	beq.n	800530e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e000      	b.n	8005310 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3718      	adds	r7, #24
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}
 8005318:	40021000 	.word	0x40021000
 800531c:	40022000 	.word	0x40022000

08005320 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005328:	2300      	movs	r3, #0
 800532a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800532c:	2300      	movs	r3, #0
 800532e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005338:	2b00      	cmp	r3, #0
 800533a:	d031      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005340:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005344:	d01a      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005346:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800534a:	d814      	bhi.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800534c:	2b00      	cmp	r3, #0
 800534e:	d009      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005350:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005354:	d10f      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005356:	4b5d      	ldr	r3, [pc, #372]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	4a5c      	ldr	r2, [pc, #368]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800535c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005360:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005362:	e00c      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	3304      	adds	r3, #4
 8005368:	2100      	movs	r1, #0
 800536a:	4618      	mov	r0, r3
 800536c:	f000 f9ce 	bl	800570c <RCCEx_PLLSAI1_Config>
 8005370:	4603      	mov	r3, r0
 8005372:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005374:	e003      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	74fb      	strb	r3, [r7, #19]
      break;
 800537a:	e000      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800537c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800537e:	7cfb      	ldrb	r3, [r7, #19]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d10b      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005384:	4b51      	ldr	r3, [pc, #324]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005392:	494e      	ldr	r1, [pc, #312]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800539a:	e001      	b.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800539c:	7cfb      	ldrb	r3, [r7, #19]
 800539e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 809e 	beq.w	80054ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053ae:	2300      	movs	r3, #0
 80053b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80053b2:	4b46      	ldr	r3, [pc, #280]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80053be:	2301      	movs	r3, #1
 80053c0:	e000      	b.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80053c2:	2300      	movs	r3, #0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00d      	beq.n	80053e4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053c8:	4b40      	ldr	r3, [pc, #256]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053cc:	4a3f      	ldr	r2, [pc, #252]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80053d4:	4b3d      	ldr	r3, [pc, #244]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80053d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053dc:	60bb      	str	r3, [r7, #8]
 80053de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053e0:	2301      	movs	r3, #1
 80053e2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053e4:	4b3a      	ldr	r3, [pc, #232]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a39      	ldr	r2, [pc, #228]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80053ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053ee:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053f0:	f7fd f9f2 	bl	80027d8 <HAL_GetTick>
 80053f4:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80053f6:	e009      	b.n	800540c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053f8:	f7fd f9ee 	bl	80027d8 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	2b02      	cmp	r3, #2
 8005404:	d902      	bls.n	800540c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005406:	2303      	movs	r3, #3
 8005408:	74fb      	strb	r3, [r7, #19]
        break;
 800540a:	e005      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800540c:	4b30      	ldr	r3, [pc, #192]	@ (80054d0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0ef      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005418:	7cfb      	ldrb	r3, [r7, #19]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d15a      	bne.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800541e:	4b2b      	ldr	r3, [pc, #172]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005424:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005428:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d01e      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	429a      	cmp	r2, r3
 8005438:	d019      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800543a:	4b24      	ldr	r3, [pc, #144]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800543c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005440:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005444:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005446:	4b21      	ldr	r3, [pc, #132]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005448:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800544c:	4a1f      	ldr	r2, [pc, #124]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800544e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005452:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005456:	4b1d      	ldr	r3, [pc, #116]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800545c:	4a1b      	ldr	r2, [pc, #108]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800545e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005462:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005466:	4a19      	ldr	r2, [pc, #100]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	d016      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005478:	f7fd f9ae 	bl	80027d8 <HAL_GetTick>
 800547c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800547e:	e00b      	b.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005480:	f7fd f9aa 	bl	80027d8 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800548e:	4293      	cmp	r3, r2
 8005490:	d902      	bls.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	74fb      	strb	r3, [r7, #19]
            break;
 8005496:	e006      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005498:	4b0c      	ldr	r3, [pc, #48]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800549a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800549e:	f003 0302 	and.w	r3, r3, #2
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d0ec      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80054a6:	7cfb      	ldrb	r3, [r7, #19]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10b      	bne.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054ac:	4b07      	ldr	r3, [pc, #28]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054ba:	4904      	ldr	r1, [pc, #16]	@ (80054cc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80054c2:	e009      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054c4:	7cfb      	ldrb	r3, [r7, #19]
 80054c6:	74bb      	strb	r3, [r7, #18]
 80054c8:	e006      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000
 80054d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054d4:	7cfb      	ldrb	r3, [r7, #19]
 80054d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054d8:	7c7b      	ldrb	r3, [r7, #17]
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d105      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054de:	4b8a      	ldr	r3, [pc, #552]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054e2:	4a89      	ldr	r2, [pc, #548]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0301 	and.w	r3, r3, #1
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00a      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054f6:	4b84      	ldr	r3, [pc, #528]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80054f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054fc:	f023 0203 	bic.w	r2, r3, #3
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	4980      	ldr	r1, [pc, #512]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0302 	and.w	r3, r3, #2
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00a      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005518:	4b7b      	ldr	r3, [pc, #492]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551e:	f023 020c 	bic.w	r2, r3, #12
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	4978      	ldr	r1, [pc, #480]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005528:	4313      	orrs	r3, r2
 800552a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d00a      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800553a:	4b73      	ldr	r3, [pc, #460]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800553c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005540:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005548:	496f      	ldr	r1, [pc, #444]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800554a:	4313      	orrs	r3, r2
 800554c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800555c:	4b6a      	ldr	r3, [pc, #424]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556a:	4967      	ldr	r1, [pc, #412]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00a      	beq.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800557e:	4b62      	ldr	r3, [pc, #392]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005584:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558c:	495e      	ldr	r1, [pc, #376]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800558e:	4313      	orrs	r3, r2
 8005590:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00a      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055a0:	4b59      	ldr	r3, [pc, #356]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ae:	4956      	ldr	r1, [pc, #344]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055b0:	4313      	orrs	r3, r2
 80055b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00a      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80055c2:	4b51      	ldr	r3, [pc, #324]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d0:	494d      	ldr	r1, [pc, #308]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055d2:	4313      	orrs	r3, r2
 80055d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d028      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055e4:	4b48      	ldr	r3, [pc, #288]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f2:	4945      	ldr	r1, [pc, #276]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005602:	d106      	bne.n	8005612 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005604:	4b40      	ldr	r3, [pc, #256]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005606:	68db      	ldr	r3, [r3, #12]
 8005608:	4a3f      	ldr	r2, [pc, #252]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800560a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800560e:	60d3      	str	r3, [r2, #12]
 8005610:	e011      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800561a:	d10c      	bne.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	3304      	adds	r3, #4
 8005620:	2101      	movs	r1, #1
 8005622:	4618      	mov	r0, r3
 8005624:	f000 f872 	bl	800570c <RCCEx_PLLSAI1_Config>
 8005628:	4603      	mov	r3, r0
 800562a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800562c:	7cfb      	ldrb	r3, [r7, #19]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005632:	7cfb      	ldrb	r3, [r7, #19]
 8005634:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d028      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005642:	4b31      	ldr	r3, [pc, #196]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005648:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005650:	492d      	ldr	r1, [pc, #180]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005660:	d106      	bne.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005662:	4b29      	ldr	r3, [pc, #164]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	4a28      	ldr	r2, [pc, #160]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005668:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800566c:	60d3      	str	r3, [r2, #12]
 800566e:	e011      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005674:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005678:	d10c      	bne.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	3304      	adds	r3, #4
 800567e:	2101      	movs	r1, #1
 8005680:	4618      	mov	r0, r3
 8005682:	f000 f843 	bl	800570c <RCCEx_PLLSAI1_Config>
 8005686:	4603      	mov	r3, r0
 8005688:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800568a:	7cfb      	ldrb	r3, [r7, #19]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d001      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005690:	7cfb      	ldrb	r3, [r7, #19]
 8005692:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800569c:	2b00      	cmp	r3, #0
 800569e:	d01c      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056a0:	4b19      	ldr	r3, [pc, #100]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80056a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056a6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056ae:	4916      	ldr	r1, [pc, #88]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80056b0:	4313      	orrs	r3, r2
 80056b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80056be:	d10c      	bne.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	3304      	adds	r3, #4
 80056c4:	2102      	movs	r1, #2
 80056c6:	4618      	mov	r0, r3
 80056c8:	f000 f820 	bl	800570c <RCCEx_PLLSAI1_Config>
 80056cc:	4603      	mov	r3, r0
 80056ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80056d0:	7cfb      	ldrb	r3, [r7, #19]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 80056d6:	7cfb      	ldrb	r3, [r7, #19]
 80056d8:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00a      	beq.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056e6:	4b08      	ldr	r3, [pc, #32]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80056e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ec:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056f4:	4904      	ldr	r1, [pc, #16]	@ (8005708 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3718      	adds	r7, #24
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	40021000 	.word	0x40021000

0800570c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005716:	2300      	movs	r3, #0
 8005718:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800571a:	4b74      	ldr	r3, [pc, #464]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	f003 0303 	and.w	r3, r3, #3
 8005722:	2b00      	cmp	r3, #0
 8005724:	d018      	beq.n	8005758 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005726:	4b71      	ldr	r3, [pc, #452]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f003 0203 	and.w	r2, r3, #3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d10d      	bne.n	8005752 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
       ||
 800573a:	2b00      	cmp	r3, #0
 800573c:	d009      	beq.n	8005752 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800573e:	4b6b      	ldr	r3, [pc, #428]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	091b      	lsrs	r3, r3, #4
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	1c5a      	adds	r2, r3, #1
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	685b      	ldr	r3, [r3, #4]
       ||
 800574e:	429a      	cmp	r2, r3
 8005750:	d047      	beq.n	80057e2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	73fb      	strb	r3, [r7, #15]
 8005756:	e044      	b.n	80057e2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b03      	cmp	r3, #3
 800575e:	d018      	beq.n	8005792 <RCCEx_PLLSAI1_Config+0x86>
 8005760:	2b03      	cmp	r3, #3
 8005762:	d825      	bhi.n	80057b0 <RCCEx_PLLSAI1_Config+0xa4>
 8005764:	2b01      	cmp	r3, #1
 8005766:	d002      	beq.n	800576e <RCCEx_PLLSAI1_Config+0x62>
 8005768:	2b02      	cmp	r3, #2
 800576a:	d009      	beq.n	8005780 <RCCEx_PLLSAI1_Config+0x74>
 800576c:	e020      	b.n	80057b0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800576e:	4b5f      	ldr	r3, [pc, #380]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d11d      	bne.n	80057b6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577e:	e01a      	b.n	80057b6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005780:	4b5a      	ldr	r3, [pc, #360]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005788:	2b00      	cmp	r3, #0
 800578a:	d116      	bne.n	80057ba <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005790:	e013      	b.n	80057ba <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005792:	4b56      	ldr	r3, [pc, #344]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d10f      	bne.n	80057be <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800579e:	4b53      	ldr	r3, [pc, #332]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d109      	bne.n	80057be <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80057ae:	e006      	b.n	80057be <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	73fb      	strb	r3, [r7, #15]
      break;
 80057b4:	e004      	b.n	80057c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057b6:	bf00      	nop
 80057b8:	e002      	b.n	80057c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057ba:	bf00      	nop
 80057bc:	e000      	b.n	80057c0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80057be:	bf00      	nop
    }

    if(status == HAL_OK)
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d10d      	bne.n	80057e2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057c6:	4b49      	ldr	r3, [pc, #292]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80057c8:	68db      	ldr	r3, [r3, #12]
 80057ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6819      	ldr	r1, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	685b      	ldr	r3, [r3, #4]
 80057d6:	3b01      	subs	r3, #1
 80057d8:	011b      	lsls	r3, r3, #4
 80057da:	430b      	orrs	r3, r1
 80057dc:	4943      	ldr	r1, [pc, #268]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057e2:	7bfb      	ldrb	r3, [r7, #15]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d17c      	bne.n	80058e2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057e8:	4b40      	ldr	r3, [pc, #256]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a3f      	ldr	r2, [pc, #252]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80057ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80057f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057f4:	f7fc fff0 	bl	80027d8 <HAL_GetTick>
 80057f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057fa:	e009      	b.n	8005810 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057fc:	f7fc ffec 	bl	80027d8 <HAL_GetTick>
 8005800:	4602      	mov	r2, r0
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	1ad3      	subs	r3, r2, r3
 8005806:	2b02      	cmp	r3, #2
 8005808:	d902      	bls.n	8005810 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	73fb      	strb	r3, [r7, #15]
        break;
 800580e:	e005      	b.n	800581c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005810:	4b36      	ldr	r3, [pc, #216]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1ef      	bne.n	80057fc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800581c:	7bfb      	ldrb	r3, [r7, #15]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d15f      	bne.n	80058e2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d110      	bne.n	800584a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005828:	4b30      	ldr	r3, [pc, #192]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005830:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	6892      	ldr	r2, [r2, #8]
 8005838:	0211      	lsls	r1, r2, #8
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	68d2      	ldr	r2, [r2, #12]
 800583e:	06d2      	lsls	r2, r2, #27
 8005840:	430a      	orrs	r2, r1
 8005842:	492a      	ldr	r1, [pc, #168]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005844:	4313      	orrs	r3, r2
 8005846:	610b      	str	r3, [r1, #16]
 8005848:	e027      	b.n	800589a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d112      	bne.n	8005876 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005850:	4b26      	ldr	r3, [pc, #152]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005858:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	6892      	ldr	r2, [r2, #8]
 8005860:	0211      	lsls	r1, r2, #8
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6912      	ldr	r2, [r2, #16]
 8005866:	0852      	lsrs	r2, r2, #1
 8005868:	3a01      	subs	r2, #1
 800586a:	0552      	lsls	r2, r2, #21
 800586c:	430a      	orrs	r2, r1
 800586e:	491f      	ldr	r1, [pc, #124]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005870:	4313      	orrs	r3, r2
 8005872:	610b      	str	r3, [r1, #16]
 8005874:	e011      	b.n	800589a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005876:	4b1d      	ldr	r3, [pc, #116]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800587e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	6892      	ldr	r2, [r2, #8]
 8005886:	0211      	lsls	r1, r2, #8
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6952      	ldr	r2, [r2, #20]
 800588c:	0852      	lsrs	r2, r2, #1
 800588e:	3a01      	subs	r2, #1
 8005890:	0652      	lsls	r2, r2, #25
 8005892:	430a      	orrs	r2, r1
 8005894:	4915      	ldr	r1, [pc, #84]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 8005896:	4313      	orrs	r3, r2
 8005898:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800589a:	4b14      	ldr	r3, [pc, #80]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a13      	ldr	r2, [pc, #76]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80058a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80058a4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a6:	f7fc ff97 	bl	80027d8 <HAL_GetTick>
 80058aa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058ac:	e009      	b.n	80058c2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80058ae:	f7fc ff93 	bl	80027d8 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d902      	bls.n	80058c2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	73fb      	strb	r3, [r7, #15]
          break;
 80058c0:	e005      	b.n	80058ce <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058c2:	4b0a      	ldr	r3, [pc, #40]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0ef      	beq.n	80058ae <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80058ce:	7bfb      	ldrb	r3, [r7, #15]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d106      	bne.n	80058e2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80058d4:	4b05      	ldr	r3, [pc, #20]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80058d6:	691a      	ldr	r2, [r3, #16]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	4903      	ldr	r1, [pc, #12]	@ (80058ec <RCCEx_PLLSAI1_Config+0x1e0>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3710      	adds	r7, #16
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}
 80058ec:	40021000 	.word	0x40021000

080058f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d101      	bne.n	8005902 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e049      	b.n	8005996 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005908:	b2db      	uxtb	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	d106      	bne.n	800591c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f7fc fcf6 	bl	8002308 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2202      	movs	r2, #2
 8005920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	3304      	adds	r3, #4
 800592c:	4619      	mov	r1, r3
 800592e:	4610      	mov	r0, r2
 8005930:	f000 fcd8 	bl	80062e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2201      	movs	r2, #1
 8005968:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2201      	movs	r2, #1
 8005970:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2201      	movs	r2, #1
 8005988:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
	...

080059a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d001      	beq.n	80059b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e03b      	b.n	8005a30 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68da      	ldr	r2, [r3, #12]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f042 0201 	orr.w	r2, r2, #1
 80059ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a19      	ldr	r2, [pc, #100]	@ (8005a3c <HAL_TIM_Base_Start_IT+0x9c>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d009      	beq.n	80059ee <HAL_TIM_Base_Start_IT+0x4e>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e2:	d004      	beq.n	80059ee <HAL_TIM_Base_Start_IT+0x4e>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a15      	ldr	r2, [pc, #84]	@ (8005a40 <HAL_TIM_Base_Start_IT+0xa0>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d115      	bne.n	8005a1a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689a      	ldr	r2, [r3, #8]
 80059f4:	4b13      	ldr	r3, [pc, #76]	@ (8005a44 <HAL_TIM_Base_Start_IT+0xa4>)
 80059f6:	4013      	ands	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2b06      	cmp	r3, #6
 80059fe:	d015      	beq.n	8005a2c <HAL_TIM_Base_Start_IT+0x8c>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a06:	d011      	beq.n	8005a2c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0201 	orr.w	r2, r2, #1
 8005a16:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a18:	e008      	b.n	8005a2c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f042 0201 	orr.w	r2, r2, #1
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e000      	b.n	8005a2e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a2c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a2e:	2300      	movs	r3, #0
}
 8005a30:	4618      	mov	r0, r3
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3a:	4770      	bx	lr
 8005a3c:	40012c00 	.word	0x40012c00
 8005a40:	40014000 	.word	0x40014000
 8005a44:	00010007 	.word	0x00010007

08005a48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e049      	b.n	8005aee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d106      	bne.n	8005a74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f841 	bl	8005af6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2202      	movs	r2, #2
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681a      	ldr	r2, [r3, #0]
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3304      	adds	r3, #4
 8005a84:	4619      	mov	r1, r3
 8005a86:	4610      	mov	r0, r2
 8005a88:	f000 fc2c 	bl	80062e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2201      	movs	r2, #1
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005af6:	b480      	push	{r7}
 8005af8:	b083      	sub	sp, #12
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
	...

08005b0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b084      	sub	sp, #16
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d109      	bne.n	8005b30 <HAL_TIM_PWM_Start+0x24>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	bf14      	ite	ne
 8005b28:	2301      	movne	r3, #1
 8005b2a:	2300      	moveq	r3, #0
 8005b2c:	b2db      	uxtb	r3, r3
 8005b2e:	e03c      	b.n	8005baa <HAL_TIM_PWM_Start+0x9e>
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	2b04      	cmp	r3, #4
 8005b34:	d109      	bne.n	8005b4a <HAL_TIM_PWM_Start+0x3e>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	bf14      	ite	ne
 8005b42:	2301      	movne	r3, #1
 8005b44:	2300      	moveq	r3, #0
 8005b46:	b2db      	uxtb	r3, r3
 8005b48:	e02f      	b.n	8005baa <HAL_TIM_PWM_Start+0x9e>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	2b08      	cmp	r3, #8
 8005b4e:	d109      	bne.n	8005b64 <HAL_TIM_PWM_Start+0x58>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b01      	cmp	r3, #1
 8005b5a:	bf14      	ite	ne
 8005b5c:	2301      	movne	r3, #1
 8005b5e:	2300      	moveq	r3, #0
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	e022      	b.n	8005baa <HAL_TIM_PWM_Start+0x9e>
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	2b0c      	cmp	r3, #12
 8005b68:	d109      	bne.n	8005b7e <HAL_TIM_PWM_Start+0x72>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	bf14      	ite	ne
 8005b76:	2301      	movne	r3, #1
 8005b78:	2300      	moveq	r3, #0
 8005b7a:	b2db      	uxtb	r3, r3
 8005b7c:	e015      	b.n	8005baa <HAL_TIM_PWM_Start+0x9e>
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	2b10      	cmp	r3, #16
 8005b82:	d109      	bne.n	8005b98 <HAL_TIM_PWM_Start+0x8c>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	bf14      	ite	ne
 8005b90:	2301      	movne	r3, #1
 8005b92:	2300      	moveq	r3, #0
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	e008      	b.n	8005baa <HAL_TIM_PWM_Start+0x9e>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	bf14      	ite	ne
 8005ba4:	2301      	movne	r3, #1
 8005ba6:	2300      	moveq	r3, #0
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d001      	beq.n	8005bb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e07e      	b.n	8005cb0 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d104      	bne.n	8005bc2 <HAL_TIM_PWM_Start+0xb6>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bc0:	e023      	b.n	8005c0a <HAL_TIM_PWM_Start+0xfe>
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d104      	bne.n	8005bd2 <HAL_TIM_PWM_Start+0xc6>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bd0:	e01b      	b.n	8005c0a <HAL_TIM_PWM_Start+0xfe>
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d104      	bne.n	8005be2 <HAL_TIM_PWM_Start+0xd6>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005be0:	e013      	b.n	8005c0a <HAL_TIM_PWM_Start+0xfe>
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b0c      	cmp	r3, #12
 8005be6:	d104      	bne.n	8005bf2 <HAL_TIM_PWM_Start+0xe6>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bf0:	e00b      	b.n	8005c0a <HAL_TIM_PWM_Start+0xfe>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b10      	cmp	r3, #16
 8005bf6:	d104      	bne.n	8005c02 <HAL_TIM_PWM_Start+0xf6>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c00:	e003      	b.n	8005c0a <HAL_TIM_PWM_Start+0xfe>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2202      	movs	r2, #2
 8005c06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	4618      	mov	r0, r3
 8005c14:	f000 feee 	bl	80069f4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a26      	ldr	r2, [pc, #152]	@ (8005cb8 <HAL_TIM_PWM_Start+0x1ac>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d009      	beq.n	8005c36 <HAL_TIM_PWM_Start+0x12a>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a25      	ldr	r2, [pc, #148]	@ (8005cbc <HAL_TIM_PWM_Start+0x1b0>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d004      	beq.n	8005c36 <HAL_TIM_PWM_Start+0x12a>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a23      	ldr	r2, [pc, #140]	@ (8005cc0 <HAL_TIM_PWM_Start+0x1b4>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d101      	bne.n	8005c3a <HAL_TIM_PWM_Start+0x12e>
 8005c36:	2301      	movs	r3, #1
 8005c38:	e000      	b.n	8005c3c <HAL_TIM_PWM_Start+0x130>
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c4e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a18      	ldr	r2, [pc, #96]	@ (8005cb8 <HAL_TIM_PWM_Start+0x1ac>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d009      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x162>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c62:	d004      	beq.n	8005c6e <HAL_TIM_PWM_Start+0x162>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a14      	ldr	r2, [pc, #80]	@ (8005cbc <HAL_TIM_PWM_Start+0x1b0>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d115      	bne.n	8005c9a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	4b13      	ldr	r3, [pc, #76]	@ (8005cc4 <HAL_TIM_PWM_Start+0x1b8>)
 8005c76:	4013      	ands	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b06      	cmp	r3, #6
 8005c7e:	d015      	beq.n	8005cac <HAL_TIM_PWM_Start+0x1a0>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c86:	d011      	beq.n	8005cac <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 0201 	orr.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c98:	e008      	b.n	8005cac <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 0201 	orr.w	r2, r2, #1
 8005ca8:	601a      	str	r2, [r3, #0]
 8005caa:	e000      	b.n	8005cae <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3710      	adds	r7, #16
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bd80      	pop	{r7, pc}
 8005cb8:	40012c00 	.word	0x40012c00
 8005cbc:	40014000 	.word	0x40014000
 8005cc0:	40014400 	.word	0x40014400
 8005cc4:	00010007 	.word	0x00010007

08005cc8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d020      	beq.n	8005d2c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	f003 0302 	and.w	r3, r3, #2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d01b      	beq.n	8005d2c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f06f 0202 	mvn.w	r2, #2
 8005cfc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2201      	movs	r2, #1
 8005d02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	f003 0303 	and.w	r3, r3, #3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d003      	beq.n	8005d1a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 fac7 	bl	80062a6 <HAL_TIM_IC_CaptureCallback>
 8005d18:	e005      	b.n	8005d26 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 fab9 	bl	8006292 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f000 faca 	bl	80062ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	f003 0304 	and.w	r3, r3, #4
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d020      	beq.n	8005d78 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d01b      	beq.n	8005d78 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f06f 0204 	mvn.w	r2, #4
 8005d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d003      	beq.n	8005d66 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 faa1 	bl	80062a6 <HAL_TIM_IC_CaptureCallback>
 8005d64:	e005      	b.n	8005d72 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 fa93 	bl	8006292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f000 faa4 	bl	80062ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	f003 0308 	and.w	r3, r3, #8
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d020      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d01b      	beq.n	8005dc4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f06f 0208 	mvn.w	r2, #8
 8005d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2204      	movs	r2, #4
 8005d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d003      	beq.n	8005db2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fa7b 	bl	80062a6 <HAL_TIM_IC_CaptureCallback>
 8005db0:	e005      	b.n	8005dbe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f000 fa6d 	bl	8006292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 fa7e 	bl	80062ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	f003 0310 	and.w	r3, r3, #16
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d020      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f003 0310 	and.w	r3, r3, #16
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01b      	beq.n	8005e10 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f06f 0210 	mvn.w	r2, #16
 8005de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2208      	movs	r2, #8
 8005de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	69db      	ldr	r3, [r3, #28]
 8005dee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 fa55 	bl	80062a6 <HAL_TIM_IC_CaptureCallback>
 8005dfc:	e005      	b.n	8005e0a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fa47 	bl	8006292 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fa58 	bl	80062ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	f003 0301 	and.w	r3, r3, #1
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00c      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f003 0301 	and.w	r3, r3, #1
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d007      	beq.n	8005e34 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f06f 0201 	mvn.w	r2, #1
 8005e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7fb fde4 	bl	80019fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d104      	bne.n	8005e48 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00c      	beq.n	8005e62 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d007      	beq.n	8005e62 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f000 fed7 	bl	8006c10 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00c      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d007      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005e7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f000 fecf 	bl	8006c24 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00c      	beq.n	8005eaa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d007      	beq.n	8005eaa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 fa12 	bl	80062ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	f003 0320 	and.w	r3, r3, #32
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00c      	beq.n	8005ece <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f003 0320 	and.w	r3, r3, #32
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d007      	beq.n	8005ece <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f06f 0220 	mvn.w	r2, #32
 8005ec6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f000 fe97 	bl	8006bfc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ece:	bf00      	nop
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}
	...

08005ed8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b086      	sub	sp, #24
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d101      	bne.n	8005ef6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	e0ff      	b.n	80060f6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2b14      	cmp	r3, #20
 8005f02:	f200 80f0 	bhi.w	80060e6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005f06:	a201      	add	r2, pc, #4	@ (adr r2, 8005f0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f0c:	08005f61 	.word	0x08005f61
 8005f10:	080060e7 	.word	0x080060e7
 8005f14:	080060e7 	.word	0x080060e7
 8005f18:	080060e7 	.word	0x080060e7
 8005f1c:	08005fa1 	.word	0x08005fa1
 8005f20:	080060e7 	.word	0x080060e7
 8005f24:	080060e7 	.word	0x080060e7
 8005f28:	080060e7 	.word	0x080060e7
 8005f2c:	08005fe3 	.word	0x08005fe3
 8005f30:	080060e7 	.word	0x080060e7
 8005f34:	080060e7 	.word	0x080060e7
 8005f38:	080060e7 	.word	0x080060e7
 8005f3c:	08006023 	.word	0x08006023
 8005f40:	080060e7 	.word	0x080060e7
 8005f44:	080060e7 	.word	0x080060e7
 8005f48:	080060e7 	.word	0x080060e7
 8005f4c:	08006065 	.word	0x08006065
 8005f50:	080060e7 	.word	0x080060e7
 8005f54:	080060e7 	.word	0x080060e7
 8005f58:	080060e7 	.word	0x080060e7
 8005f5c:	080060a5 	.word	0x080060a5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 fa2c 	bl	80063c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0208 	orr.w	r2, r2, #8
 8005f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0204 	bic.w	r2, r2, #4
 8005f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6999      	ldr	r1, [r3, #24]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	619a      	str	r2, [r3, #24]
      break;
 8005f9e:	e0a5      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fa88 	bl	80064bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	699a      	ldr	r2, [r3, #24]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6999      	ldr	r1, [r3, #24]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	021a      	lsls	r2, r3, #8
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	619a      	str	r2, [r3, #24]
      break;
 8005fe0:	e084      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68b9      	ldr	r1, [r7, #8]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 fae1 	bl	80065b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	69da      	ldr	r2, [r3, #28]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f042 0208 	orr.w	r2, r2, #8
 8005ffc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69da      	ldr	r2, [r3, #28]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0204 	bic.w	r2, r2, #4
 800600c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69d9      	ldr	r1, [r3, #28]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	691a      	ldr	r2, [r3, #16]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	61da      	str	r2, [r3, #28]
      break;
 8006020:	e064      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fb39 	bl	80066a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	69da      	ldr	r2, [r3, #28]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800603c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69da      	ldr	r2, [r3, #28]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800604c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69d9      	ldr	r1, [r3, #28]
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	021a      	lsls	r2, r3, #8
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	61da      	str	r2, [r3, #28]
      break;
 8006062:	e043      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68b9      	ldr	r1, [r7, #8]
 800606a:	4618      	mov	r0, r3
 800606c:	f000 fb76 	bl	800675c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 0208 	orr.w	r2, r2, #8
 800607e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f022 0204 	bic.w	r2, r2, #4
 800608e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	691a      	ldr	r2, [r3, #16]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80060a2:	e023      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	68b9      	ldr	r1, [r7, #8]
 80060aa:	4618      	mov	r0, r3
 80060ac:	f000 fbae 	bl	800680c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80060be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	691b      	ldr	r3, [r3, #16]
 80060da:	021a      	lsls	r2, r3, #8
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	430a      	orrs	r2, r1
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80060e4:	e002      	b.n	80060ec <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	75fb      	strb	r3, [r7, #23]
      break;
 80060ea:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3718      	adds	r7, #24
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop

08006100 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800610a:	2300      	movs	r3, #0
 800610c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006114:	2b01      	cmp	r3, #1
 8006116:	d101      	bne.n	800611c <HAL_TIM_ConfigClockSource+0x1c>
 8006118:	2302      	movs	r3, #2
 800611a:	e0b6      	b.n	800628a <HAL_TIM_ConfigClockSource+0x18a>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2202      	movs	r2, #2
 8006128:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800613a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800613e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006146:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006158:	d03e      	beq.n	80061d8 <HAL_TIM_ConfigClockSource+0xd8>
 800615a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800615e:	f200 8087 	bhi.w	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006162:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006166:	f000 8086 	beq.w	8006276 <HAL_TIM_ConfigClockSource+0x176>
 800616a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800616e:	d87f      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006170:	2b70      	cmp	r3, #112	@ 0x70
 8006172:	d01a      	beq.n	80061aa <HAL_TIM_ConfigClockSource+0xaa>
 8006174:	2b70      	cmp	r3, #112	@ 0x70
 8006176:	d87b      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006178:	2b60      	cmp	r3, #96	@ 0x60
 800617a:	d050      	beq.n	800621e <HAL_TIM_ConfigClockSource+0x11e>
 800617c:	2b60      	cmp	r3, #96	@ 0x60
 800617e:	d877      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006180:	2b50      	cmp	r3, #80	@ 0x50
 8006182:	d03c      	beq.n	80061fe <HAL_TIM_ConfigClockSource+0xfe>
 8006184:	2b50      	cmp	r3, #80	@ 0x50
 8006186:	d873      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006188:	2b40      	cmp	r3, #64	@ 0x40
 800618a:	d058      	beq.n	800623e <HAL_TIM_ConfigClockSource+0x13e>
 800618c:	2b40      	cmp	r3, #64	@ 0x40
 800618e:	d86f      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006190:	2b30      	cmp	r3, #48	@ 0x30
 8006192:	d064      	beq.n	800625e <HAL_TIM_ConfigClockSource+0x15e>
 8006194:	2b30      	cmp	r3, #48	@ 0x30
 8006196:	d86b      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 8006198:	2b20      	cmp	r3, #32
 800619a:	d060      	beq.n	800625e <HAL_TIM_ConfigClockSource+0x15e>
 800619c:	2b20      	cmp	r3, #32
 800619e:	d867      	bhi.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d05c      	beq.n	800625e <HAL_TIM_ConfigClockSource+0x15e>
 80061a4:	2b10      	cmp	r3, #16
 80061a6:	d05a      	beq.n	800625e <HAL_TIM_ConfigClockSource+0x15e>
 80061a8:	e062      	b.n	8006270 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061ba:	f000 fbfb 	bl	80069b4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80061cc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68ba      	ldr	r2, [r7, #8]
 80061d4:	609a      	str	r2, [r3, #8]
      break;
 80061d6:	e04f      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80061e8:	f000 fbe4 	bl	80069b4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689a      	ldr	r2, [r3, #8]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061fa:	609a      	str	r2, [r3, #8]
      break;
 80061fc:	e03c      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800620a:	461a      	mov	r2, r3
 800620c:	f000 fb58 	bl	80068c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	2150      	movs	r1, #80	@ 0x50
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fbb1 	bl	800697e <TIM_ITRx_SetConfig>
      break;
 800621c:	e02c      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800622a:	461a      	mov	r2, r3
 800622c:	f000 fb77 	bl	800691e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	2160      	movs	r1, #96	@ 0x60
 8006236:	4618      	mov	r0, r3
 8006238:	f000 fba1 	bl	800697e <TIM_ITRx_SetConfig>
      break;
 800623c:	e01c      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800624a:	461a      	mov	r2, r3
 800624c:	f000 fb38 	bl	80068c0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2140      	movs	r1, #64	@ 0x40
 8006256:	4618      	mov	r0, r3
 8006258:	f000 fb91 	bl	800697e <TIM_ITRx_SetConfig>
      break;
 800625c:	e00c      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4619      	mov	r1, r3
 8006268:	4610      	mov	r0, r2
 800626a:	f000 fb88 	bl	800697e <TIM_ITRx_SetConfig>
      break;
 800626e:	e003      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	73fb      	strb	r3, [r7, #15]
      break;
 8006274:	e000      	b.n	8006278 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006276:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006288:	7bfb      	ldrb	r3, [r7, #15]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800629a:	bf00      	nop
 800629c:	370c      	adds	r7, #12
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b083      	sub	sp, #12
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062ae:	bf00      	nop
 80062b0:	370c      	adds	r7, #12
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b083      	sub	sp, #12
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80062c2:	bf00      	nop
 80062c4:	370c      	adds	r7, #12
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr

080062ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80062ce:	b480      	push	{r7}
 80062d0:	b083      	sub	sp, #12
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80062d6:	bf00      	nop
 80062d8:	370c      	adds	r7, #12
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
	...

080062e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b085      	sub	sp, #20
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a30      	ldr	r2, [pc, #192]	@ (80063b8 <TIM_Base_SetConfig+0xd4>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d003      	beq.n	8006304 <TIM_Base_SetConfig+0x20>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006302:	d108      	bne.n	8006316 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800630a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	68fa      	ldr	r2, [r7, #12]
 8006312:	4313      	orrs	r3, r2
 8006314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a27      	ldr	r2, [pc, #156]	@ (80063b8 <TIM_Base_SetConfig+0xd4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d00b      	beq.n	8006336 <TIM_Base_SetConfig+0x52>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006324:	d007      	beq.n	8006336 <TIM_Base_SetConfig+0x52>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	4a24      	ldr	r2, [pc, #144]	@ (80063bc <TIM_Base_SetConfig+0xd8>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d003      	beq.n	8006336 <TIM_Base_SetConfig+0x52>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a23      	ldr	r2, [pc, #140]	@ (80063c0 <TIM_Base_SetConfig+0xdc>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d108      	bne.n	8006348 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800633c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	68fa      	ldr	r2, [r7, #12]
 8006344:	4313      	orrs	r3, r2
 8006346:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	695b      	ldr	r3, [r3, #20]
 8006352:	4313      	orrs	r3, r2
 8006354:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	689a      	ldr	r2, [r3, #8]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	681a      	ldr	r2, [r3, #0]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	4a12      	ldr	r2, [pc, #72]	@ (80063b8 <TIM_Base_SetConfig+0xd4>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d007      	beq.n	8006384 <TIM_Base_SetConfig+0xa0>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4a11      	ldr	r2, [pc, #68]	@ (80063bc <TIM_Base_SetConfig+0xd8>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d003      	beq.n	8006384 <TIM_Base_SetConfig+0xa0>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a10      	ldr	r2, [pc, #64]	@ (80063c0 <TIM_Base_SetConfig+0xdc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d103      	bne.n	800638c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	691a      	ldr	r2, [r3, #16]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	691b      	ldr	r3, [r3, #16]
 8006396:	f003 0301 	and.w	r3, r3, #1
 800639a:	2b01      	cmp	r3, #1
 800639c:	d105      	bne.n	80063aa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f023 0201 	bic.w	r2, r3, #1
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	611a      	str	r2, [r3, #16]
  }
}
 80063aa:	bf00      	nop
 80063ac:	3714      	adds	r7, #20
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	40012c00 	.word	0x40012c00
 80063bc:	40014000 	.word	0x40014000
 80063c0:	40014400 	.word	0x40014400

080063c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	f023 0201 	bic.w	r2, r3, #1
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	699b      	ldr	r3, [r3, #24]
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0303 	bic.w	r3, r3, #3
 80063fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f023 0302 	bic.w	r3, r3, #2
 8006410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	697a      	ldr	r2, [r7, #20]
 8006418:	4313      	orrs	r3, r2
 800641a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a24      	ldr	r2, [pc, #144]	@ (80064b0 <TIM_OC1_SetConfig+0xec>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d007      	beq.n	8006434 <TIM_OC1_SetConfig+0x70>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a23      	ldr	r2, [pc, #140]	@ (80064b4 <TIM_OC1_SetConfig+0xf0>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d003      	beq.n	8006434 <TIM_OC1_SetConfig+0x70>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4a22      	ldr	r2, [pc, #136]	@ (80064b8 <TIM_OC1_SetConfig+0xf4>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d10c      	bne.n	800644e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006434:	697b      	ldr	r3, [r7, #20]
 8006436:	f023 0308 	bic.w	r3, r3, #8
 800643a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	697a      	ldr	r2, [r7, #20]
 8006442:	4313      	orrs	r3, r2
 8006444:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	f023 0304 	bic.w	r3, r3, #4
 800644c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a17      	ldr	r2, [pc, #92]	@ (80064b0 <TIM_OC1_SetConfig+0xec>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d007      	beq.n	8006466 <TIM_OC1_SetConfig+0xa2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a16      	ldr	r2, [pc, #88]	@ (80064b4 <TIM_OC1_SetConfig+0xf0>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d003      	beq.n	8006466 <TIM_OC1_SetConfig+0xa2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a15      	ldr	r2, [pc, #84]	@ (80064b8 <TIM_OC1_SetConfig+0xf4>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d111      	bne.n	800648a <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800646c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006474:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	4313      	orrs	r3, r2
 800647e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4313      	orrs	r3, r2
 8006488:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	693a      	ldr	r2, [r7, #16]
 800648e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	685a      	ldr	r2, [r3, #4]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	621a      	str	r2, [r3, #32]
}
 80064a4:	bf00      	nop
 80064a6:	371c      	adds	r7, #28
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	40012c00 	.word	0x40012c00
 80064b4:	40014000 	.word	0x40014000
 80064b8:	40014400 	.word	0x40014400

080064bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a1b      	ldr	r3, [r3, #32]
 80064ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a1b      	ldr	r3, [r3, #32]
 80064d0:	f023 0210 	bic.w	r2, r3, #16
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	021b      	lsls	r3, r3, #8
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	4313      	orrs	r3, r2
 8006502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	f023 0320 	bic.w	r3, r3, #32
 800650a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	689b      	ldr	r3, [r3, #8]
 8006510:	011b      	lsls	r3, r3, #4
 8006512:	697a      	ldr	r2, [r7, #20]
 8006514:	4313      	orrs	r3, r2
 8006516:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a22      	ldr	r2, [pc, #136]	@ (80065a4 <TIM_OC2_SetConfig+0xe8>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d10d      	bne.n	800653c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006526:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	011b      	lsls	r3, r3, #4
 800652e:	697a      	ldr	r2, [r7, #20]
 8006530:	4313      	orrs	r3, r2
 8006532:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800653a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	4a19      	ldr	r2, [pc, #100]	@ (80065a4 <TIM_OC2_SetConfig+0xe8>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d007      	beq.n	8006554 <TIM_OC2_SetConfig+0x98>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a18      	ldr	r2, [pc, #96]	@ (80065a8 <TIM_OC2_SetConfig+0xec>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d003      	beq.n	8006554 <TIM_OC2_SetConfig+0x98>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a17      	ldr	r2, [pc, #92]	@ (80065ac <TIM_OC2_SetConfig+0xf0>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d113      	bne.n	800657c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800655a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006562:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	695b      	ldr	r3, [r3, #20]
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	693a      	ldr	r2, [r7, #16]
 800656c:	4313      	orrs	r3, r2
 800656e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	699b      	ldr	r3, [r3, #24]
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	693a      	ldr	r2, [r7, #16]
 8006578:	4313      	orrs	r3, r2
 800657a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68fa      	ldr	r2, [r7, #12]
 8006586:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685a      	ldr	r2, [r3, #4]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	621a      	str	r2, [r3, #32]
}
 8006596:	bf00      	nop
 8006598:	371c      	adds	r7, #28
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40012c00 	.word	0x40012c00
 80065a8:	40014000 	.word	0x40014000
 80065ac:	40014400 	.word	0x40014400

080065b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6a1b      	ldr	r3, [r3, #32]
 80065c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69db      	ldr	r3, [r3, #28]
 80065d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f023 0303 	bic.w	r3, r3, #3
 80065ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68fa      	ldr	r2, [r7, #12]
 80065f2:	4313      	orrs	r3, r2
 80065f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	021b      	lsls	r3, r3, #8
 8006604:	697a      	ldr	r2, [r7, #20]
 8006606:	4313      	orrs	r3, r2
 8006608:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	4a21      	ldr	r2, [pc, #132]	@ (8006694 <TIM_OC3_SetConfig+0xe4>)
 800660e:	4293      	cmp	r3, r2
 8006610:	d10d      	bne.n	800662e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006618:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	021b      	lsls	r3, r3, #8
 8006620:	697a      	ldr	r2, [r7, #20]
 8006622:	4313      	orrs	r3, r2
 8006624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800662c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a18      	ldr	r2, [pc, #96]	@ (8006694 <TIM_OC3_SetConfig+0xe4>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d007      	beq.n	8006646 <TIM_OC3_SetConfig+0x96>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a17      	ldr	r2, [pc, #92]	@ (8006698 <TIM_OC3_SetConfig+0xe8>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d003      	beq.n	8006646 <TIM_OC3_SetConfig+0x96>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a16      	ldr	r2, [pc, #88]	@ (800669c <TIM_OC3_SetConfig+0xec>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d113      	bne.n	800666e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800664c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	011b      	lsls	r3, r3, #4
 800665c:	693a      	ldr	r2, [r7, #16]
 800665e:	4313      	orrs	r3, r2
 8006660:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	699b      	ldr	r3, [r3, #24]
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	693a      	ldr	r2, [r7, #16]
 800666a:	4313      	orrs	r3, r2
 800666c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	697a      	ldr	r2, [r7, #20]
 8006686:	621a      	str	r2, [r3, #32]
}
 8006688:	bf00      	nop
 800668a:	371c      	adds	r7, #28
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr
 8006694:	40012c00 	.word	0x40012c00
 8006698:	40014000 	.word	0x40014000
 800669c:	40014400 	.word	0x40014400

080066a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b087      	sub	sp, #28
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	021b      	lsls	r3, r3, #8
 80066e2:	68fa      	ldr	r2, [r7, #12]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	031b      	lsls	r3, r3, #12
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a14      	ldr	r2, [pc, #80]	@ (8006750 <TIM_OC4_SetConfig+0xb0>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d007      	beq.n	8006714 <TIM_OC4_SetConfig+0x74>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a13      	ldr	r2, [pc, #76]	@ (8006754 <TIM_OC4_SetConfig+0xb4>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d003      	beq.n	8006714 <TIM_OC4_SetConfig+0x74>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a12      	ldr	r2, [pc, #72]	@ (8006758 <TIM_OC4_SetConfig+0xb8>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d109      	bne.n	8006728 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800671a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	019b      	lsls	r3, r3, #6
 8006722:	697a      	ldr	r2, [r7, #20]
 8006724:	4313      	orrs	r3, r2
 8006726:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	697a      	ldr	r2, [r7, #20]
 800672c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	68fa      	ldr	r2, [r7, #12]
 8006732:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685a      	ldr	r2, [r3, #4]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	621a      	str	r2, [r3, #32]
}
 8006742:	bf00      	nop
 8006744:	371c      	adds	r7, #28
 8006746:	46bd      	mov	sp, r7
 8006748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674c:	4770      	bx	lr
 800674e:	bf00      	nop
 8006750:	40012c00 	.word	0x40012c00
 8006754:	40014000 	.word	0x40014000
 8006758:	40014400 	.word	0x40014400

0800675c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800675c:	b480      	push	{r7}
 800675e:	b087      	sub	sp, #28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800678a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800678e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	68fa      	ldr	r2, [r7, #12]
 8006796:	4313      	orrs	r3, r2
 8006798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80067a0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	041b      	lsls	r3, r3, #16
 80067a8:	693a      	ldr	r2, [r7, #16]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a13      	ldr	r2, [pc, #76]	@ (8006800 <TIM_OC5_SetConfig+0xa4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d007      	beq.n	80067c6 <TIM_OC5_SetConfig+0x6a>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	4a12      	ldr	r2, [pc, #72]	@ (8006804 <TIM_OC5_SetConfig+0xa8>)
 80067ba:	4293      	cmp	r3, r2
 80067bc:	d003      	beq.n	80067c6 <TIM_OC5_SetConfig+0x6a>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a11      	ldr	r2, [pc, #68]	@ (8006808 <TIM_OC5_SetConfig+0xac>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d109      	bne.n	80067da <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067cc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	021b      	lsls	r3, r3, #8
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	697a      	ldr	r2, [r7, #20]
 80067de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	621a      	str	r2, [r3, #32]
}
 80067f4:	bf00      	nop
 80067f6:	371c      	adds	r7, #28
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr
 8006800:	40012c00 	.word	0x40012c00
 8006804:	40014000 	.word	0x40014000
 8006808:	40014400 	.word	0x40014400

0800680c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800680c:	b480      	push	{r7}
 800680e:	b087      	sub	sp, #28
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a1b      	ldr	r3, [r3, #32]
 800681a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800683a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800683e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	021b      	lsls	r3, r3, #8
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	4313      	orrs	r3, r2
 800684a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006852:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	051b      	lsls	r3, r3, #20
 800685a:	693a      	ldr	r2, [r7, #16]
 800685c:	4313      	orrs	r3, r2
 800685e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a14      	ldr	r2, [pc, #80]	@ (80068b4 <TIM_OC6_SetConfig+0xa8>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d007      	beq.n	8006878 <TIM_OC6_SetConfig+0x6c>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a13      	ldr	r2, [pc, #76]	@ (80068b8 <TIM_OC6_SetConfig+0xac>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d003      	beq.n	8006878 <TIM_OC6_SetConfig+0x6c>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a12      	ldr	r2, [pc, #72]	@ (80068bc <TIM_OC6_SetConfig+0xb0>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d109      	bne.n	800688c <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800687e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006880:	683b      	ldr	r3, [r7, #0]
 8006882:	695b      	ldr	r3, [r3, #20]
 8006884:	029b      	lsls	r3, r3, #10
 8006886:	697a      	ldr	r2, [r7, #20]
 8006888:	4313      	orrs	r3, r2
 800688a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	697a      	ldr	r2, [r7, #20]
 8006890:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	685a      	ldr	r2, [r3, #4]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	621a      	str	r2, [r3, #32]
}
 80068a6:	bf00      	nop
 80068a8:	371c      	adds	r7, #28
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	40012c00 	.word	0x40012c00
 80068b8:	40014000 	.word	0x40014000
 80068bc:	40014400 	.word	0x40014400

080068c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b087      	sub	sp, #28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6a1b      	ldr	r3, [r3, #32]
 80068d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	f023 0201 	bic.w	r2, r3, #1
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	699b      	ldr	r3, [r3, #24]
 80068e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	011b      	lsls	r3, r3, #4
 80068f0:	693a      	ldr	r2, [r7, #16]
 80068f2:	4313      	orrs	r3, r2
 80068f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	f023 030a 	bic.w	r3, r3, #10
 80068fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4313      	orrs	r3, r2
 8006904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	693a      	ldr	r2, [r7, #16]
 800690a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	621a      	str	r2, [r3, #32]
}
 8006912:	bf00      	nop
 8006914:	371c      	adds	r7, #28
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800691e:	b480      	push	{r7}
 8006920:	b087      	sub	sp, #28
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	6a1b      	ldr	r3, [r3, #32]
 800692e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	6a1b      	ldr	r3, [r3, #32]
 8006934:	f023 0210 	bic.w	r2, r3, #16
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	699b      	ldr	r3, [r3, #24]
 8006940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006948:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	031b      	lsls	r3, r3, #12
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800695a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	011b      	lsls	r3, r3, #4
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	621a      	str	r2, [r3, #32]
}
 8006972:	bf00      	nop
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr

0800697e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800697e:	b480      	push	{r7}
 8006980:	b085      	sub	sp, #20
 8006982:	af00      	add	r7, sp, #0
 8006984:	6078      	str	r0, [r7, #4]
 8006986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	4313      	orrs	r3, r2
 800699c:	f043 0307 	orr.w	r3, r3, #7
 80069a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	68fa      	ldr	r2, [r7, #12]
 80069a6:	609a      	str	r2, [r3, #8]
}
 80069a8:	bf00      	nop
 80069aa:	3714      	adds	r7, #20
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b087      	sub	sp, #28
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	60f8      	str	r0, [r7, #12]
 80069bc:	60b9      	str	r1, [r7, #8]
 80069be:	607a      	str	r2, [r7, #4]
 80069c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	021a      	lsls	r2, r3, #8
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	431a      	orrs	r2, r3
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	4313      	orrs	r3, r2
 80069dc:	697a      	ldr	r2, [r7, #20]
 80069de:	4313      	orrs	r3, r2
 80069e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	609a      	str	r2, [r3, #8]
}
 80069e8:	bf00      	nop
 80069ea:	371c      	adds	r7, #28
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069f4:	b480      	push	{r7}
 80069f6:	b087      	sub	sp, #28
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	60f8      	str	r0, [r7, #12]
 80069fc:	60b9      	str	r1, [r7, #8]
 80069fe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f003 031f 	and.w	r3, r3, #31
 8006a06:	2201      	movs	r2, #1
 8006a08:	fa02 f303 	lsl.w	r3, r2, r3
 8006a0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1a      	ldr	r2, [r3, #32]
 8006a12:	697b      	ldr	r3, [r7, #20]
 8006a14:	43db      	mvns	r3, r3
 8006a16:	401a      	ands	r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6a1a      	ldr	r2, [r3, #32]
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	f003 031f 	and.w	r3, r3, #31
 8006a26:	6879      	ldr	r1, [r7, #4]
 8006a28:	fa01 f303 	lsl.w	r3, r1, r3
 8006a2c:	431a      	orrs	r2, r3
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	621a      	str	r2, [r3, #32]
}
 8006a32:	bf00      	nop
 8006a34:	371c      	adds	r7, #28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr
	...

08006a40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b085      	sub	sp, #20
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d101      	bne.n	8006a58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a54:	2302      	movs	r3, #2
 8006a56:	e04f      	b.n	8006af8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2202      	movs	r2, #2
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a21      	ldr	r2, [pc, #132]	@ (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d108      	bne.n	8006a94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006a88:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685b      	ldr	r3, [r3, #4]
 8006a8e:	68fa      	ldr	r2, [r7, #12]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68fa      	ldr	r2, [r7, #12]
 8006aac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a14      	ldr	r2, [pc, #80]	@ (8006b04 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d009      	beq.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac0:	d004      	beq.n	8006acc <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a10      	ldr	r2, [pc, #64]	@ (8006b08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d10c      	bne.n	8006ae6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ad2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	68ba      	ldr	r2, [r7, #8]
 8006ada:	4313      	orrs	r3, r2
 8006adc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68ba      	ldr	r2, [r7, #8]
 8006ae4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006af6:	2300      	movs	r3, #0
}
 8006af8:	4618      	mov	r0, r3
 8006afa:	3714      	adds	r7, #20
 8006afc:	46bd      	mov	sp, r7
 8006afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b02:	4770      	bx	lr
 8006b04:	40012c00 	.word	0x40012c00
 8006b08:	40014000 	.word	0x40014000

08006b0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d101      	bne.n	8006b28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006b24:	2302      	movs	r3, #2
 8006b26:	e060      	b.n	8006bea <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	2201      	movs	r2, #1
 8006b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4313      	orrs	r3, r2
 8006b66:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	699b      	ldr	r3, [r3, #24]
 8006b9c:	041b      	lsls	r3, r3, #16
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a14      	ldr	r2, [pc, #80]	@ (8006bf8 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d115      	bne.n	8006bd8 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb6:	051b      	lsls	r3, r3, #20
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	6a1b      	ldr	r3, [r3, #32]
 8006bd4:	4313      	orrs	r3, r2
 8006bd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3714      	adds	r7, #20
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40012c00 	.word	0x40012c00

08006bfc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c04:	bf00      	nop
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b083      	sub	sp, #12
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c18:	bf00      	nop
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006c2c:	bf00      	nop
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d101      	bne.n	8006c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e040      	b.n	8006ccc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d106      	bne.n	8006c60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c5a:	6878      	ldr	r0, [r7, #4]
 8006c5c:	f7fb fafc 	bl	8002258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2224      	movs	r2, #36	@ 0x24
 8006c64:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 0201 	bic.w	r2, r2, #1
 8006c74:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d002      	beq.n	8006c84 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f000 fade 	bl	8007240 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f8af 	bl	8006de8 <UART_SetConfig>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d101      	bne.n	8006c94 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006c90:	2301      	movs	r3, #1
 8006c92:	e01b      	b.n	8006ccc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006ca2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	689a      	ldr	r2, [r3, #8]
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006cb2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681a      	ldr	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f042 0201 	orr.w	r2, r2, #1
 8006cc2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fb5d 	bl	8007384 <UART_CheckIdleState>
 8006cca:	4603      	mov	r3, r0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3708      	adds	r7, #8
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b08a      	sub	sp, #40	@ 0x28
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	60b9      	str	r1, [r7, #8]
 8006cde:	603b      	str	r3, [r7, #0]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	d177      	bne.n	8006ddc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <HAL_UART_Transmit+0x24>
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e070      	b.n	8006dde <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2221      	movs	r2, #33	@ 0x21
 8006d08:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d0a:	f7fb fd65 	bl	80027d8 <HAL_GetTick>
 8006d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	88fa      	ldrh	r2, [r7, #6]
 8006d14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	88fa      	ldrh	r2, [r7, #6]
 8006d1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d28:	d108      	bne.n	8006d3c <HAL_UART_Transmit+0x68>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d104      	bne.n	8006d3c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	61bb      	str	r3, [r7, #24]
 8006d3a:	e003      	b.n	8006d44 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d40:	2300      	movs	r3, #0
 8006d42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d44:	e02f      	b.n	8006da6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	2180      	movs	r1, #128	@ 0x80
 8006d50:	68f8      	ldr	r0, [r7, #12]
 8006d52:	f000 fbbf 	bl	80074d4 <UART_WaitOnFlagUntilTimeout>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d004      	beq.n	8006d66 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	2220      	movs	r2, #32
 8006d60:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e03b      	b.n	8006dde <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d10b      	bne.n	8006d84 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	881a      	ldrh	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d78:	b292      	uxth	r2, r2
 8006d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006d7c:	69bb      	ldr	r3, [r7, #24]
 8006d7e:	3302      	adds	r3, #2
 8006d80:	61bb      	str	r3, [r7, #24]
 8006d82:	e007      	b.n	8006d94 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	781a      	ldrb	r2, [r3, #0]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006d8e:	69fb      	ldr	r3, [r7, #28]
 8006d90:	3301      	adds	r3, #1
 8006d92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1c9      	bne.n	8006d46 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006db2:	683b      	ldr	r3, [r7, #0]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	2200      	movs	r2, #0
 8006dba:	2140      	movs	r1, #64	@ 0x40
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 fb89 	bl	80074d4 <UART_WaitOnFlagUntilTimeout>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d004      	beq.n	8006dd2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e005      	b.n	8006dde <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2220      	movs	r2, #32
 8006dd6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	e000      	b.n	8006dde <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006ddc:	2302      	movs	r3, #2
  }
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3720      	adds	r7, #32
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
	...

08006de8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006de8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006dec:	b08a      	sub	sp, #40	@ 0x28
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006df2:	2300      	movs	r3, #0
 8006df4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	691b      	ldr	r3, [r3, #16]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	431a      	orrs	r2, r3
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	69db      	ldr	r3, [r3, #28]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	4bb4      	ldr	r3, [pc, #720]	@ (80070e8 <UART_SetConfig+0x300>)
 8006e18:	4013      	ands	r3, r2
 8006e1a:	68fa      	ldr	r2, [r7, #12]
 8006e1c:	6812      	ldr	r2, [r2, #0]
 8006e1e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e20:	430b      	orrs	r3, r1
 8006e22:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	68da      	ldr	r2, [r3, #12]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	699b      	ldr	r3, [r3, #24]
 8006e3e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4aa9      	ldr	r2, [pc, #676]	@ (80070ec <UART_SetConfig+0x304>)
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d004      	beq.n	8006e54 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e50:	4313      	orrs	r3, r2
 8006e52:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e64:	430a      	orrs	r2, r1
 8006e66:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4aa0      	ldr	r2, [pc, #640]	@ (80070f0 <UART_SetConfig+0x308>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d126      	bne.n	8006ec0 <UART_SetConfig+0xd8>
 8006e72:	4ba0      	ldr	r3, [pc, #640]	@ (80070f4 <UART_SetConfig+0x30c>)
 8006e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006e78:	f003 0303 	and.w	r3, r3, #3
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d81b      	bhi.n	8006eb8 <UART_SetConfig+0xd0>
 8006e80:	a201      	add	r2, pc, #4	@ (adr r2, 8006e88 <UART_SetConfig+0xa0>)
 8006e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e86:	bf00      	nop
 8006e88:	08006e99 	.word	0x08006e99
 8006e8c:	08006ea9 	.word	0x08006ea9
 8006e90:	08006ea1 	.word	0x08006ea1
 8006e94:	08006eb1 	.word	0x08006eb1
 8006e98:	2301      	movs	r3, #1
 8006e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006e9e:	e080      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ea6:	e07c      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006ea8:	2304      	movs	r3, #4
 8006eaa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eae:	e078      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006eb0:	2308      	movs	r3, #8
 8006eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006eb6:	e074      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006eb8:	2310      	movs	r3, #16
 8006eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ebe:	e070      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a8c      	ldr	r2, [pc, #560]	@ (80070f8 <UART_SetConfig+0x310>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d138      	bne.n	8006f3c <UART_SetConfig+0x154>
 8006eca:	4b8a      	ldr	r3, [pc, #552]	@ (80070f4 <UART_SetConfig+0x30c>)
 8006ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ed0:	f003 030c 	and.w	r3, r3, #12
 8006ed4:	2b0c      	cmp	r3, #12
 8006ed6:	d82d      	bhi.n	8006f34 <UART_SetConfig+0x14c>
 8006ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ee0 <UART_SetConfig+0xf8>)
 8006eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ede:	bf00      	nop
 8006ee0:	08006f15 	.word	0x08006f15
 8006ee4:	08006f35 	.word	0x08006f35
 8006ee8:	08006f35 	.word	0x08006f35
 8006eec:	08006f35 	.word	0x08006f35
 8006ef0:	08006f25 	.word	0x08006f25
 8006ef4:	08006f35 	.word	0x08006f35
 8006ef8:	08006f35 	.word	0x08006f35
 8006efc:	08006f35 	.word	0x08006f35
 8006f00:	08006f1d 	.word	0x08006f1d
 8006f04:	08006f35 	.word	0x08006f35
 8006f08:	08006f35 	.word	0x08006f35
 8006f0c:	08006f35 	.word	0x08006f35
 8006f10:	08006f2d 	.word	0x08006f2d
 8006f14:	2300      	movs	r3, #0
 8006f16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f1a:	e042      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f22:	e03e      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f24:	2304      	movs	r3, #4
 8006f26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f2a:	e03a      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f2c:	2308      	movs	r3, #8
 8006f2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f32:	e036      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f34:	2310      	movs	r3, #16
 8006f36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f3a:	e032      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4a6a      	ldr	r2, [pc, #424]	@ (80070ec <UART_SetConfig+0x304>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d12a      	bne.n	8006f9c <UART_SetConfig+0x1b4>
 8006f46:	4b6b      	ldr	r3, [pc, #428]	@ (80070f4 <UART_SetConfig+0x30c>)
 8006f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006f50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f54:	d01a      	beq.n	8006f8c <UART_SetConfig+0x1a4>
 8006f56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006f5a:	d81b      	bhi.n	8006f94 <UART_SetConfig+0x1ac>
 8006f5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f60:	d00c      	beq.n	8006f7c <UART_SetConfig+0x194>
 8006f62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f66:	d815      	bhi.n	8006f94 <UART_SetConfig+0x1ac>
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d003      	beq.n	8006f74 <UART_SetConfig+0x18c>
 8006f6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f70:	d008      	beq.n	8006f84 <UART_SetConfig+0x19c>
 8006f72:	e00f      	b.n	8006f94 <UART_SetConfig+0x1ac>
 8006f74:	2300      	movs	r3, #0
 8006f76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f7a:	e012      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f82:	e00e      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f84:	2304      	movs	r3, #4
 8006f86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f8a:	e00a      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f8c:	2308      	movs	r3, #8
 8006f8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f92:	e006      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f94:	2310      	movs	r3, #16
 8006f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006f9a:	e002      	b.n	8006fa2 <UART_SetConfig+0x1ba>
 8006f9c:	2310      	movs	r3, #16
 8006f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a51      	ldr	r2, [pc, #324]	@ (80070ec <UART_SetConfig+0x304>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d17a      	bne.n	80070a2 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006fac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006fb0:	2b08      	cmp	r3, #8
 8006fb2:	d824      	bhi.n	8006ffe <UART_SetConfig+0x216>
 8006fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8006fbc <UART_SetConfig+0x1d4>)
 8006fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fba:	bf00      	nop
 8006fbc:	08006fe1 	.word	0x08006fe1
 8006fc0:	08006fff 	.word	0x08006fff
 8006fc4:	08006fe9 	.word	0x08006fe9
 8006fc8:	08006fff 	.word	0x08006fff
 8006fcc:	08006fef 	.word	0x08006fef
 8006fd0:	08006fff 	.word	0x08006fff
 8006fd4:	08006fff 	.word	0x08006fff
 8006fd8:	08006fff 	.word	0x08006fff
 8006fdc:	08006ff7 	.word	0x08006ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fe0:	f7fe f912 	bl	8005208 <HAL_RCC_GetPCLK1Freq>
 8006fe4:	61f8      	str	r0, [r7, #28]
        break;
 8006fe6:	e010      	b.n	800700a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fe8:	4b44      	ldr	r3, [pc, #272]	@ (80070fc <UART_SetConfig+0x314>)
 8006fea:	61fb      	str	r3, [r7, #28]
        break;
 8006fec:	e00d      	b.n	800700a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fee:	f7fe f873 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8006ff2:	61f8      	str	r0, [r7, #28]
        break;
 8006ff4:	e009      	b.n	800700a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ff6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ffa:	61fb      	str	r3, [r7, #28]
        break;
 8006ffc:	e005      	b.n	800700a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006ffe:	2300      	movs	r3, #0
 8007000:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007008:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8107 	beq.w	8007220 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	685a      	ldr	r2, [r3, #4]
 8007016:	4613      	mov	r3, r2
 8007018:	005b      	lsls	r3, r3, #1
 800701a:	4413      	add	r3, r2
 800701c:	69fa      	ldr	r2, [r7, #28]
 800701e:	429a      	cmp	r2, r3
 8007020:	d305      	bcc.n	800702e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007028:	69fa      	ldr	r2, [r7, #28]
 800702a:	429a      	cmp	r2, r3
 800702c:	d903      	bls.n	8007036 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007034:	e0f4      	b.n	8007220 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	2200      	movs	r2, #0
 800703a:	461c      	mov	r4, r3
 800703c:	4615      	mov	r5, r2
 800703e:	f04f 0200 	mov.w	r2, #0
 8007042:	f04f 0300 	mov.w	r3, #0
 8007046:	022b      	lsls	r3, r5, #8
 8007048:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800704c:	0222      	lsls	r2, r4, #8
 800704e:	68f9      	ldr	r1, [r7, #12]
 8007050:	6849      	ldr	r1, [r1, #4]
 8007052:	0849      	lsrs	r1, r1, #1
 8007054:	2000      	movs	r0, #0
 8007056:	4688      	mov	r8, r1
 8007058:	4681      	mov	r9, r0
 800705a:	eb12 0a08 	adds.w	sl, r2, r8
 800705e:	eb43 0b09 	adc.w	fp, r3, r9
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	2200      	movs	r2, #0
 8007068:	603b      	str	r3, [r7, #0]
 800706a:	607a      	str	r2, [r7, #4]
 800706c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007070:	4650      	mov	r0, sl
 8007072:	4659      	mov	r1, fp
 8007074:	f7f9 fd98 	bl	8000ba8 <__aeabi_uldivmod>
 8007078:	4602      	mov	r2, r0
 800707a:	460b      	mov	r3, r1
 800707c:	4613      	mov	r3, r2
 800707e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007086:	d308      	bcc.n	800709a <UART_SetConfig+0x2b2>
 8007088:	69bb      	ldr	r3, [r7, #24]
 800708a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800708e:	d204      	bcs.n	800709a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69ba      	ldr	r2, [r7, #24]
 8007096:	60da      	str	r2, [r3, #12]
 8007098:	e0c2      	b.n	8007220 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80070a0:	e0be      	b.n	8007220 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	69db      	ldr	r3, [r3, #28]
 80070a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070aa:	d16a      	bne.n	8007182 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80070ac:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80070b0:	2b08      	cmp	r3, #8
 80070b2:	d834      	bhi.n	800711e <UART_SetConfig+0x336>
 80070b4:	a201      	add	r2, pc, #4	@ (adr r2, 80070bc <UART_SetConfig+0x2d4>)
 80070b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ba:	bf00      	nop
 80070bc:	080070e1 	.word	0x080070e1
 80070c0:	08007101 	.word	0x08007101
 80070c4:	08007109 	.word	0x08007109
 80070c8:	0800711f 	.word	0x0800711f
 80070cc:	0800710f 	.word	0x0800710f
 80070d0:	0800711f 	.word	0x0800711f
 80070d4:	0800711f 	.word	0x0800711f
 80070d8:	0800711f 	.word	0x0800711f
 80070dc:	08007117 	.word	0x08007117
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070e0:	f7fe f892 	bl	8005208 <HAL_RCC_GetPCLK1Freq>
 80070e4:	61f8      	str	r0, [r7, #28]
        break;
 80070e6:	e020      	b.n	800712a <UART_SetConfig+0x342>
 80070e8:	efff69f3 	.word	0xefff69f3
 80070ec:	40008000 	.word	0x40008000
 80070f0:	40013800 	.word	0x40013800
 80070f4:	40021000 	.word	0x40021000
 80070f8:	40004400 	.word	0x40004400
 80070fc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007100:	f7fe f898 	bl	8005234 <HAL_RCC_GetPCLK2Freq>
 8007104:	61f8      	str	r0, [r7, #28]
        break;
 8007106:	e010      	b.n	800712a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007108:	4b4c      	ldr	r3, [pc, #304]	@ (800723c <UART_SetConfig+0x454>)
 800710a:	61fb      	str	r3, [r7, #28]
        break;
 800710c:	e00d      	b.n	800712a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800710e:	f7fd ffe3 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8007112:	61f8      	str	r0, [r7, #28]
        break;
 8007114:	e009      	b.n	800712a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800711a:	61fb      	str	r3, [r7, #28]
        break;
 800711c:	e005      	b.n	800712a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800711e:	2300      	movs	r3, #0
 8007120:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007128:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d077      	beq.n	8007220 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	005a      	lsls	r2, r3, #1
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	085b      	lsrs	r3, r3, #1
 800713a:	441a      	add	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	fbb2 f3f3 	udiv	r3, r2, r3
 8007144:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	2b0f      	cmp	r3, #15
 800714a:	d916      	bls.n	800717a <UART_SetConfig+0x392>
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007152:	d212      	bcs.n	800717a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007154:	69bb      	ldr	r3, [r7, #24]
 8007156:	b29b      	uxth	r3, r3
 8007158:	f023 030f 	bic.w	r3, r3, #15
 800715c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	085b      	lsrs	r3, r3, #1
 8007162:	b29b      	uxth	r3, r3
 8007164:	f003 0307 	and.w	r3, r3, #7
 8007168:	b29a      	uxth	r2, r3
 800716a:	8afb      	ldrh	r3, [r7, #22]
 800716c:	4313      	orrs	r3, r2
 800716e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	8afa      	ldrh	r2, [r7, #22]
 8007176:	60da      	str	r2, [r3, #12]
 8007178:	e052      	b.n	8007220 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007180:	e04e      	b.n	8007220 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007182:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007186:	2b08      	cmp	r3, #8
 8007188:	d827      	bhi.n	80071da <UART_SetConfig+0x3f2>
 800718a:	a201      	add	r2, pc, #4	@ (adr r2, 8007190 <UART_SetConfig+0x3a8>)
 800718c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007190:	080071b5 	.word	0x080071b5
 8007194:	080071bd 	.word	0x080071bd
 8007198:	080071c5 	.word	0x080071c5
 800719c:	080071db 	.word	0x080071db
 80071a0:	080071cb 	.word	0x080071cb
 80071a4:	080071db 	.word	0x080071db
 80071a8:	080071db 	.word	0x080071db
 80071ac:	080071db 	.word	0x080071db
 80071b0:	080071d3 	.word	0x080071d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071b4:	f7fe f828 	bl	8005208 <HAL_RCC_GetPCLK1Freq>
 80071b8:	61f8      	str	r0, [r7, #28]
        break;
 80071ba:	e014      	b.n	80071e6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80071bc:	f7fe f83a 	bl	8005234 <HAL_RCC_GetPCLK2Freq>
 80071c0:	61f8      	str	r0, [r7, #28]
        break;
 80071c2:	e010      	b.n	80071e6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071c4:	4b1d      	ldr	r3, [pc, #116]	@ (800723c <UART_SetConfig+0x454>)
 80071c6:	61fb      	str	r3, [r7, #28]
        break;
 80071c8:	e00d      	b.n	80071e6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071ca:	f7fd ff85 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 80071ce:	61f8      	str	r0, [r7, #28]
        break;
 80071d0:	e009      	b.n	80071e6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071d6:	61fb      	str	r3, [r7, #28]
        break;
 80071d8:	e005      	b.n	80071e6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80071da:	2300      	movs	r3, #0
 80071dc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80071e4:	bf00      	nop
    }

    if (pclk != 0U)
 80071e6:	69fb      	ldr	r3, [r7, #28]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d019      	beq.n	8007220 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	085a      	lsrs	r2, r3, #1
 80071f2:	69fb      	ldr	r3, [r7, #28]
 80071f4:	441a      	add	r2, r3
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80071fe:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	2b0f      	cmp	r3, #15
 8007204:	d909      	bls.n	800721a <UART_SetConfig+0x432>
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800720c:	d205      	bcs.n	800721a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	b29a      	uxth	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	60da      	str	r2, [r3, #12]
 8007218:	e002      	b.n	8007220 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2200      	movs	r2, #0
 800722a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800722c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007230:	4618      	mov	r0, r3
 8007232:	3728      	adds	r7, #40	@ 0x28
 8007234:	46bd      	mov	sp, r7
 8007236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800723a:	bf00      	nop
 800723c:	00f42400 	.word	0x00f42400

08007240 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724c:	f003 0308 	and.w	r3, r3, #8
 8007250:	2b00      	cmp	r3, #0
 8007252:	d00a      	beq.n	800726a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	430a      	orrs	r2, r1
 8007268:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00a      	beq.n	800728c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	430a      	orrs	r2, r1
 800728a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007290:	f003 0302 	and.w	r3, r3, #2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d00a      	beq.n	80072ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	430a      	orrs	r2, r1
 80072ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072b2:	f003 0304 	and.w	r3, r3, #4
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d00a      	beq.n	80072d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	430a      	orrs	r2, r1
 80072ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072d4:	f003 0310 	and.w	r3, r3, #16
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00a      	beq.n	80072f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	430a      	orrs	r2, r1
 80072f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f6:	f003 0320 	and.w	r3, r3, #32
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d00a      	beq.n	8007314 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	430a      	orrs	r2, r1
 8007312:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800731c:	2b00      	cmp	r3, #0
 800731e:	d01a      	beq.n	8007356 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	430a      	orrs	r2, r1
 8007334:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800733e:	d10a      	bne.n	8007356 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00a      	beq.n	8007378 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	430a      	orrs	r2, r1
 8007376:	605a      	str	r2, [r3, #4]
  }
}
 8007378:	bf00      	nop
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007382:	4770      	bx	lr

08007384 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b098      	sub	sp, #96	@ 0x60
 8007388:	af02      	add	r7, sp, #8
 800738a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007394:	f7fb fa20 	bl	80027d8 <HAL_GetTick>
 8007398:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f003 0308 	and.w	r3, r3, #8
 80073a4:	2b08      	cmp	r3, #8
 80073a6:	d12e      	bne.n	8007406 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073b0:	2200      	movs	r2, #0
 80073b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f000 f88c 	bl	80074d4 <UART_WaitOnFlagUntilTimeout>
 80073bc:	4603      	mov	r3, r0
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d021      	beq.n	8007406 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073ca:	e853 3f00 	ldrex	r3, [r3]
 80073ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	461a      	mov	r2, r3
 80073de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073e8:	e841 2300 	strex	r3, r2, [r1]
 80073ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1e6      	bne.n	80073c2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2220      	movs	r2, #32
 80073f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007402:	2303      	movs	r3, #3
 8007404:	e062      	b.n	80074cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0304 	and.w	r3, r3, #4
 8007410:	2b04      	cmp	r3, #4
 8007412:	d149      	bne.n	80074a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007414:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007418:	9300      	str	r3, [sp, #0]
 800741a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800741c:	2200      	movs	r2, #0
 800741e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f856 	bl	80074d4 <UART_WaitOnFlagUntilTimeout>
 8007428:	4603      	mov	r3, r0
 800742a:	2b00      	cmp	r3, #0
 800742c:	d03c      	beq.n	80074a8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	e853 3f00 	ldrex	r3, [r3]
 800743a:	623b      	str	r3, [r7, #32]
   return(result);
 800743c:	6a3b      	ldr	r3, [r7, #32]
 800743e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007442:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	461a      	mov	r2, r3
 800744a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800744c:	633b      	str	r3, [r7, #48]	@ 0x30
 800744e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007450:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007452:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007454:	e841 2300 	strex	r3, r2, [r1]
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800745a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e6      	bne.n	800742e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	3308      	adds	r3, #8
 8007466:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	e853 3f00 	ldrex	r3, [r3]
 800746e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f023 0301 	bic.w	r3, r3, #1
 8007476:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	3308      	adds	r3, #8
 800747e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007480:	61fa      	str	r2, [r7, #28]
 8007482:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007484:	69b9      	ldr	r1, [r7, #24]
 8007486:	69fa      	ldr	r2, [r7, #28]
 8007488:	e841 2300 	strex	r3, r2, [r1]
 800748c:	617b      	str	r3, [r7, #20]
   return(result);
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d1e5      	bne.n	8007460 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2220      	movs	r2, #32
 8007498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e011      	b.n	80074cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2220      	movs	r2, #32
 80074b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3758      	adds	r7, #88	@ 0x58
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b084      	sub	sp, #16
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	603b      	str	r3, [r7, #0]
 80074e0:	4613      	mov	r3, r2
 80074e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074e4:	e04f      	b.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ec:	d04b      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074ee:	f7fb f973 	bl	80027d8 <HAL_GetTick>
 80074f2:	4602      	mov	r2, r0
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	1ad3      	subs	r3, r2, r3
 80074f8:	69ba      	ldr	r2, [r7, #24]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d302      	bcc.n	8007504 <UART_WaitOnFlagUntilTimeout+0x30>
 80074fe:	69bb      	ldr	r3, [r7, #24]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d101      	bne.n	8007508 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e04e      	b.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0304 	and.w	r3, r3, #4
 8007512:	2b00      	cmp	r3, #0
 8007514:	d037      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	2b80      	cmp	r3, #128	@ 0x80
 800751a:	d034      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b40      	cmp	r3, #64	@ 0x40
 8007520:	d031      	beq.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	69db      	ldr	r3, [r3, #28]
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b08      	cmp	r3, #8
 800752e:	d110      	bne.n	8007552 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	2208      	movs	r2, #8
 8007536:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 f838 	bl	80075ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2208      	movs	r2, #8
 8007542:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e029      	b.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	69db      	ldr	r3, [r3, #28]
 8007558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800755c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007560:	d111      	bne.n	8007586 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800756a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 f81e 	bl	80075ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2220      	movs	r2, #32
 8007576:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007582:	2303      	movs	r3, #3
 8007584:	e00f      	b.n	80075a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	69da      	ldr	r2, [r3, #28]
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	4013      	ands	r3, r2
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	429a      	cmp	r2, r3
 8007594:	bf0c      	ite	eq
 8007596:	2301      	moveq	r3, #1
 8007598:	2300      	movne	r3, #0
 800759a:	b2db      	uxtb	r3, r3
 800759c:	461a      	mov	r2, r3
 800759e:	79fb      	ldrb	r3, [r7, #7]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d0a0      	beq.n	80074e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3710      	adds	r7, #16
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b095      	sub	sp, #84	@ 0x54
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075be:	e853 3f00 	ldrex	r3, [r3]
 80075c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	461a      	mov	r2, r3
 80075d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80075d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075dc:	e841 2300 	strex	r3, r2, [r1]
 80075e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1e6      	bne.n	80075b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3308      	adds	r3, #8
 80075ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	6a3b      	ldr	r3, [r7, #32]
 80075f2:	e853 3f00 	ldrex	r3, [r3]
 80075f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	f023 0301 	bic.w	r3, r3, #1
 80075fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	3308      	adds	r3, #8
 8007606:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007608:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800760a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800760e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007610:	e841 2300 	strex	r3, r2, [r1]
 8007614:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1e5      	bne.n	80075e8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007620:	2b01      	cmp	r3, #1
 8007622:	d118      	bne.n	8007656 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	e853 3f00 	ldrex	r3, [r3]
 8007630:	60bb      	str	r3, [r7, #8]
   return(result);
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	f023 0310 	bic.w	r3, r3, #16
 8007638:	647b      	str	r3, [r7, #68]	@ 0x44
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	461a      	mov	r2, r3
 8007640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007642:	61bb      	str	r3, [r7, #24]
 8007644:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007646:	6979      	ldr	r1, [r7, #20]
 8007648:	69ba      	ldr	r2, [r7, #24]
 800764a:	e841 2300 	strex	r3, r2, [r1]
 800764e:	613b      	str	r3, [r7, #16]
   return(result);
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1e6      	bne.n	8007624 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2220      	movs	r2, #32
 800765a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2200      	movs	r2, #0
 8007668:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800766a:	bf00      	nop
 800766c:	3754      	adds	r7, #84	@ 0x54
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <__cvt>:
 8007676:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800767a:	ec57 6b10 	vmov	r6, r7, d0
 800767e:	2f00      	cmp	r7, #0
 8007680:	460c      	mov	r4, r1
 8007682:	4619      	mov	r1, r3
 8007684:	463b      	mov	r3, r7
 8007686:	bfbb      	ittet	lt
 8007688:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800768c:	461f      	movlt	r7, r3
 800768e:	2300      	movge	r3, #0
 8007690:	232d      	movlt	r3, #45	@ 0x2d
 8007692:	700b      	strb	r3, [r1, #0]
 8007694:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007696:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800769a:	4691      	mov	r9, r2
 800769c:	f023 0820 	bic.w	r8, r3, #32
 80076a0:	bfbc      	itt	lt
 80076a2:	4632      	movlt	r2, r6
 80076a4:	4616      	movlt	r6, r2
 80076a6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80076aa:	d005      	beq.n	80076b8 <__cvt+0x42>
 80076ac:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80076b0:	d100      	bne.n	80076b4 <__cvt+0x3e>
 80076b2:	3401      	adds	r4, #1
 80076b4:	2102      	movs	r1, #2
 80076b6:	e000      	b.n	80076ba <__cvt+0x44>
 80076b8:	2103      	movs	r1, #3
 80076ba:	ab03      	add	r3, sp, #12
 80076bc:	9301      	str	r3, [sp, #4]
 80076be:	ab02      	add	r3, sp, #8
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	ec47 6b10 	vmov	d0, r6, r7
 80076c6:	4653      	mov	r3, sl
 80076c8:	4622      	mov	r2, r4
 80076ca:	f000 ff3d 	bl	8008548 <_dtoa_r>
 80076ce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80076d2:	4605      	mov	r5, r0
 80076d4:	d119      	bne.n	800770a <__cvt+0x94>
 80076d6:	f019 0f01 	tst.w	r9, #1
 80076da:	d00e      	beq.n	80076fa <__cvt+0x84>
 80076dc:	eb00 0904 	add.w	r9, r0, r4
 80076e0:	2200      	movs	r2, #0
 80076e2:	2300      	movs	r3, #0
 80076e4:	4630      	mov	r0, r6
 80076e6:	4639      	mov	r1, r7
 80076e8:	f7f9 f9ee 	bl	8000ac8 <__aeabi_dcmpeq>
 80076ec:	b108      	cbz	r0, 80076f2 <__cvt+0x7c>
 80076ee:	f8cd 900c 	str.w	r9, [sp, #12]
 80076f2:	2230      	movs	r2, #48	@ 0x30
 80076f4:	9b03      	ldr	r3, [sp, #12]
 80076f6:	454b      	cmp	r3, r9
 80076f8:	d31e      	bcc.n	8007738 <__cvt+0xc2>
 80076fa:	9b03      	ldr	r3, [sp, #12]
 80076fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80076fe:	1b5b      	subs	r3, r3, r5
 8007700:	4628      	mov	r0, r5
 8007702:	6013      	str	r3, [r2, #0]
 8007704:	b004      	add	sp, #16
 8007706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800770a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800770e:	eb00 0904 	add.w	r9, r0, r4
 8007712:	d1e5      	bne.n	80076e0 <__cvt+0x6a>
 8007714:	7803      	ldrb	r3, [r0, #0]
 8007716:	2b30      	cmp	r3, #48	@ 0x30
 8007718:	d10a      	bne.n	8007730 <__cvt+0xba>
 800771a:	2200      	movs	r2, #0
 800771c:	2300      	movs	r3, #0
 800771e:	4630      	mov	r0, r6
 8007720:	4639      	mov	r1, r7
 8007722:	f7f9 f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007726:	b918      	cbnz	r0, 8007730 <__cvt+0xba>
 8007728:	f1c4 0401 	rsb	r4, r4, #1
 800772c:	f8ca 4000 	str.w	r4, [sl]
 8007730:	f8da 3000 	ldr.w	r3, [sl]
 8007734:	4499      	add	r9, r3
 8007736:	e7d3      	b.n	80076e0 <__cvt+0x6a>
 8007738:	1c59      	adds	r1, r3, #1
 800773a:	9103      	str	r1, [sp, #12]
 800773c:	701a      	strb	r2, [r3, #0]
 800773e:	e7d9      	b.n	80076f4 <__cvt+0x7e>

08007740 <__exponent>:
 8007740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007742:	2900      	cmp	r1, #0
 8007744:	bfba      	itte	lt
 8007746:	4249      	neglt	r1, r1
 8007748:	232d      	movlt	r3, #45	@ 0x2d
 800774a:	232b      	movge	r3, #43	@ 0x2b
 800774c:	2909      	cmp	r1, #9
 800774e:	7002      	strb	r2, [r0, #0]
 8007750:	7043      	strb	r3, [r0, #1]
 8007752:	dd29      	ble.n	80077a8 <__exponent+0x68>
 8007754:	f10d 0307 	add.w	r3, sp, #7
 8007758:	461d      	mov	r5, r3
 800775a:	270a      	movs	r7, #10
 800775c:	461a      	mov	r2, r3
 800775e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007762:	fb07 1416 	mls	r4, r7, r6, r1
 8007766:	3430      	adds	r4, #48	@ 0x30
 8007768:	f802 4c01 	strb.w	r4, [r2, #-1]
 800776c:	460c      	mov	r4, r1
 800776e:	2c63      	cmp	r4, #99	@ 0x63
 8007770:	f103 33ff 	add.w	r3, r3, #4294967295
 8007774:	4631      	mov	r1, r6
 8007776:	dcf1      	bgt.n	800775c <__exponent+0x1c>
 8007778:	3130      	adds	r1, #48	@ 0x30
 800777a:	1e94      	subs	r4, r2, #2
 800777c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007780:	1c41      	adds	r1, r0, #1
 8007782:	4623      	mov	r3, r4
 8007784:	42ab      	cmp	r3, r5
 8007786:	d30a      	bcc.n	800779e <__exponent+0x5e>
 8007788:	f10d 0309 	add.w	r3, sp, #9
 800778c:	1a9b      	subs	r3, r3, r2
 800778e:	42ac      	cmp	r4, r5
 8007790:	bf88      	it	hi
 8007792:	2300      	movhi	r3, #0
 8007794:	3302      	adds	r3, #2
 8007796:	4403      	add	r3, r0
 8007798:	1a18      	subs	r0, r3, r0
 800779a:	b003      	add	sp, #12
 800779c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800779e:	f813 6b01 	ldrb.w	r6, [r3], #1
 80077a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80077a6:	e7ed      	b.n	8007784 <__exponent+0x44>
 80077a8:	2330      	movs	r3, #48	@ 0x30
 80077aa:	3130      	adds	r1, #48	@ 0x30
 80077ac:	7083      	strb	r3, [r0, #2]
 80077ae:	70c1      	strb	r1, [r0, #3]
 80077b0:	1d03      	adds	r3, r0, #4
 80077b2:	e7f1      	b.n	8007798 <__exponent+0x58>

080077b4 <_printf_float>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	b08d      	sub	sp, #52	@ 0x34
 80077ba:	460c      	mov	r4, r1
 80077bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80077c0:	4616      	mov	r6, r2
 80077c2:	461f      	mov	r7, r3
 80077c4:	4605      	mov	r5, r0
 80077c6:	f000 fdbd 	bl	8008344 <_localeconv_r>
 80077ca:	6803      	ldr	r3, [r0, #0]
 80077cc:	9304      	str	r3, [sp, #16]
 80077ce:	4618      	mov	r0, r3
 80077d0:	f7f8 fd4e 	bl	8000270 <strlen>
 80077d4:	2300      	movs	r3, #0
 80077d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077d8:	f8d8 3000 	ldr.w	r3, [r8]
 80077dc:	9005      	str	r0, [sp, #20]
 80077de:	3307      	adds	r3, #7
 80077e0:	f023 0307 	bic.w	r3, r3, #7
 80077e4:	f103 0208 	add.w	r2, r3, #8
 80077e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80077ec:	f8d4 b000 	ldr.w	fp, [r4]
 80077f0:	f8c8 2000 	str.w	r2, [r8]
 80077f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80077f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80077fc:	9307      	str	r3, [sp, #28]
 80077fe:	f8cd 8018 	str.w	r8, [sp, #24]
 8007802:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007806:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800780a:	4b9c      	ldr	r3, [pc, #624]	@ (8007a7c <_printf_float+0x2c8>)
 800780c:	f04f 32ff 	mov.w	r2, #4294967295
 8007810:	f7f9 f98c 	bl	8000b2c <__aeabi_dcmpun>
 8007814:	bb70      	cbnz	r0, 8007874 <_printf_float+0xc0>
 8007816:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800781a:	4b98      	ldr	r3, [pc, #608]	@ (8007a7c <_printf_float+0x2c8>)
 800781c:	f04f 32ff 	mov.w	r2, #4294967295
 8007820:	f7f9 f966 	bl	8000af0 <__aeabi_dcmple>
 8007824:	bb30      	cbnz	r0, 8007874 <_printf_float+0xc0>
 8007826:	2200      	movs	r2, #0
 8007828:	2300      	movs	r3, #0
 800782a:	4640      	mov	r0, r8
 800782c:	4649      	mov	r1, r9
 800782e:	f7f9 f955 	bl	8000adc <__aeabi_dcmplt>
 8007832:	b110      	cbz	r0, 800783a <_printf_float+0x86>
 8007834:	232d      	movs	r3, #45	@ 0x2d
 8007836:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800783a:	4a91      	ldr	r2, [pc, #580]	@ (8007a80 <_printf_float+0x2cc>)
 800783c:	4b91      	ldr	r3, [pc, #580]	@ (8007a84 <_printf_float+0x2d0>)
 800783e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007842:	bf8c      	ite	hi
 8007844:	4690      	movhi	r8, r2
 8007846:	4698      	movls	r8, r3
 8007848:	2303      	movs	r3, #3
 800784a:	6123      	str	r3, [r4, #16]
 800784c:	f02b 0304 	bic.w	r3, fp, #4
 8007850:	6023      	str	r3, [r4, #0]
 8007852:	f04f 0900 	mov.w	r9, #0
 8007856:	9700      	str	r7, [sp, #0]
 8007858:	4633      	mov	r3, r6
 800785a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800785c:	4621      	mov	r1, r4
 800785e:	4628      	mov	r0, r5
 8007860:	f000 f9d2 	bl	8007c08 <_printf_common>
 8007864:	3001      	adds	r0, #1
 8007866:	f040 808d 	bne.w	8007984 <_printf_float+0x1d0>
 800786a:	f04f 30ff 	mov.w	r0, #4294967295
 800786e:	b00d      	add	sp, #52	@ 0x34
 8007870:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007874:	4642      	mov	r2, r8
 8007876:	464b      	mov	r3, r9
 8007878:	4640      	mov	r0, r8
 800787a:	4649      	mov	r1, r9
 800787c:	f7f9 f956 	bl	8000b2c <__aeabi_dcmpun>
 8007880:	b140      	cbz	r0, 8007894 <_printf_float+0xe0>
 8007882:	464b      	mov	r3, r9
 8007884:	2b00      	cmp	r3, #0
 8007886:	bfbc      	itt	lt
 8007888:	232d      	movlt	r3, #45	@ 0x2d
 800788a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800788e:	4a7e      	ldr	r2, [pc, #504]	@ (8007a88 <_printf_float+0x2d4>)
 8007890:	4b7e      	ldr	r3, [pc, #504]	@ (8007a8c <_printf_float+0x2d8>)
 8007892:	e7d4      	b.n	800783e <_printf_float+0x8a>
 8007894:	6863      	ldr	r3, [r4, #4]
 8007896:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800789a:	9206      	str	r2, [sp, #24]
 800789c:	1c5a      	adds	r2, r3, #1
 800789e:	d13b      	bne.n	8007918 <_printf_float+0x164>
 80078a0:	2306      	movs	r3, #6
 80078a2:	6063      	str	r3, [r4, #4]
 80078a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80078a8:	2300      	movs	r3, #0
 80078aa:	6022      	str	r2, [r4, #0]
 80078ac:	9303      	str	r3, [sp, #12]
 80078ae:	ab0a      	add	r3, sp, #40	@ 0x28
 80078b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80078b4:	ab09      	add	r3, sp, #36	@ 0x24
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	6861      	ldr	r1, [r4, #4]
 80078ba:	ec49 8b10 	vmov	d0, r8, r9
 80078be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80078c2:	4628      	mov	r0, r5
 80078c4:	f7ff fed7 	bl	8007676 <__cvt>
 80078c8:	9b06      	ldr	r3, [sp, #24]
 80078ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078cc:	2b47      	cmp	r3, #71	@ 0x47
 80078ce:	4680      	mov	r8, r0
 80078d0:	d129      	bne.n	8007926 <_printf_float+0x172>
 80078d2:	1cc8      	adds	r0, r1, #3
 80078d4:	db02      	blt.n	80078dc <_printf_float+0x128>
 80078d6:	6863      	ldr	r3, [r4, #4]
 80078d8:	4299      	cmp	r1, r3
 80078da:	dd41      	ble.n	8007960 <_printf_float+0x1ac>
 80078dc:	f1aa 0a02 	sub.w	sl, sl, #2
 80078e0:	fa5f fa8a 	uxtb.w	sl, sl
 80078e4:	3901      	subs	r1, #1
 80078e6:	4652      	mov	r2, sl
 80078e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80078ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80078ee:	f7ff ff27 	bl	8007740 <__exponent>
 80078f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078f4:	1813      	adds	r3, r2, r0
 80078f6:	2a01      	cmp	r2, #1
 80078f8:	4681      	mov	r9, r0
 80078fa:	6123      	str	r3, [r4, #16]
 80078fc:	dc02      	bgt.n	8007904 <_printf_float+0x150>
 80078fe:	6822      	ldr	r2, [r4, #0]
 8007900:	07d2      	lsls	r2, r2, #31
 8007902:	d501      	bpl.n	8007908 <_printf_float+0x154>
 8007904:	3301      	adds	r3, #1
 8007906:	6123      	str	r3, [r4, #16]
 8007908:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800790c:	2b00      	cmp	r3, #0
 800790e:	d0a2      	beq.n	8007856 <_printf_float+0xa2>
 8007910:	232d      	movs	r3, #45	@ 0x2d
 8007912:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007916:	e79e      	b.n	8007856 <_printf_float+0xa2>
 8007918:	9a06      	ldr	r2, [sp, #24]
 800791a:	2a47      	cmp	r2, #71	@ 0x47
 800791c:	d1c2      	bne.n	80078a4 <_printf_float+0xf0>
 800791e:	2b00      	cmp	r3, #0
 8007920:	d1c0      	bne.n	80078a4 <_printf_float+0xf0>
 8007922:	2301      	movs	r3, #1
 8007924:	e7bd      	b.n	80078a2 <_printf_float+0xee>
 8007926:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800792a:	d9db      	bls.n	80078e4 <_printf_float+0x130>
 800792c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007930:	d118      	bne.n	8007964 <_printf_float+0x1b0>
 8007932:	2900      	cmp	r1, #0
 8007934:	6863      	ldr	r3, [r4, #4]
 8007936:	dd0b      	ble.n	8007950 <_printf_float+0x19c>
 8007938:	6121      	str	r1, [r4, #16]
 800793a:	b913      	cbnz	r3, 8007942 <_printf_float+0x18e>
 800793c:	6822      	ldr	r2, [r4, #0]
 800793e:	07d0      	lsls	r0, r2, #31
 8007940:	d502      	bpl.n	8007948 <_printf_float+0x194>
 8007942:	3301      	adds	r3, #1
 8007944:	440b      	add	r3, r1
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	65a1      	str	r1, [r4, #88]	@ 0x58
 800794a:	f04f 0900 	mov.w	r9, #0
 800794e:	e7db      	b.n	8007908 <_printf_float+0x154>
 8007950:	b913      	cbnz	r3, 8007958 <_printf_float+0x1a4>
 8007952:	6822      	ldr	r2, [r4, #0]
 8007954:	07d2      	lsls	r2, r2, #31
 8007956:	d501      	bpl.n	800795c <_printf_float+0x1a8>
 8007958:	3302      	adds	r3, #2
 800795a:	e7f4      	b.n	8007946 <_printf_float+0x192>
 800795c:	2301      	movs	r3, #1
 800795e:	e7f2      	b.n	8007946 <_printf_float+0x192>
 8007960:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007966:	4299      	cmp	r1, r3
 8007968:	db05      	blt.n	8007976 <_printf_float+0x1c2>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	6121      	str	r1, [r4, #16]
 800796e:	07d8      	lsls	r0, r3, #31
 8007970:	d5ea      	bpl.n	8007948 <_printf_float+0x194>
 8007972:	1c4b      	adds	r3, r1, #1
 8007974:	e7e7      	b.n	8007946 <_printf_float+0x192>
 8007976:	2900      	cmp	r1, #0
 8007978:	bfd4      	ite	le
 800797a:	f1c1 0202 	rsble	r2, r1, #2
 800797e:	2201      	movgt	r2, #1
 8007980:	4413      	add	r3, r2
 8007982:	e7e0      	b.n	8007946 <_printf_float+0x192>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	055a      	lsls	r2, r3, #21
 8007988:	d407      	bmi.n	800799a <_printf_float+0x1e6>
 800798a:	6923      	ldr	r3, [r4, #16]
 800798c:	4642      	mov	r2, r8
 800798e:	4631      	mov	r1, r6
 8007990:	4628      	mov	r0, r5
 8007992:	47b8      	blx	r7
 8007994:	3001      	adds	r0, #1
 8007996:	d12b      	bne.n	80079f0 <_printf_float+0x23c>
 8007998:	e767      	b.n	800786a <_printf_float+0xb6>
 800799a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800799e:	f240 80dd 	bls.w	8007b5c <_printf_float+0x3a8>
 80079a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80079a6:	2200      	movs	r2, #0
 80079a8:	2300      	movs	r3, #0
 80079aa:	f7f9 f88d 	bl	8000ac8 <__aeabi_dcmpeq>
 80079ae:	2800      	cmp	r0, #0
 80079b0:	d033      	beq.n	8007a1a <_printf_float+0x266>
 80079b2:	4a37      	ldr	r2, [pc, #220]	@ (8007a90 <_printf_float+0x2dc>)
 80079b4:	2301      	movs	r3, #1
 80079b6:	4631      	mov	r1, r6
 80079b8:	4628      	mov	r0, r5
 80079ba:	47b8      	blx	r7
 80079bc:	3001      	adds	r0, #1
 80079be:	f43f af54 	beq.w	800786a <_printf_float+0xb6>
 80079c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80079c6:	4543      	cmp	r3, r8
 80079c8:	db02      	blt.n	80079d0 <_printf_float+0x21c>
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	07d8      	lsls	r0, r3, #31
 80079ce:	d50f      	bpl.n	80079f0 <_printf_float+0x23c>
 80079d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d4:	4631      	mov	r1, r6
 80079d6:	4628      	mov	r0, r5
 80079d8:	47b8      	blx	r7
 80079da:	3001      	adds	r0, #1
 80079dc:	f43f af45 	beq.w	800786a <_printf_float+0xb6>
 80079e0:	f04f 0900 	mov.w	r9, #0
 80079e4:	f108 38ff 	add.w	r8, r8, #4294967295
 80079e8:	f104 0a1a 	add.w	sl, r4, #26
 80079ec:	45c8      	cmp	r8, r9
 80079ee:	dc09      	bgt.n	8007a04 <_printf_float+0x250>
 80079f0:	6823      	ldr	r3, [r4, #0]
 80079f2:	079b      	lsls	r3, r3, #30
 80079f4:	f100 8103 	bmi.w	8007bfe <_printf_float+0x44a>
 80079f8:	68e0      	ldr	r0, [r4, #12]
 80079fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079fc:	4298      	cmp	r0, r3
 80079fe:	bfb8      	it	lt
 8007a00:	4618      	movlt	r0, r3
 8007a02:	e734      	b.n	800786e <_printf_float+0xba>
 8007a04:	2301      	movs	r3, #1
 8007a06:	4652      	mov	r2, sl
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	47b8      	blx	r7
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f43f af2b 	beq.w	800786a <_printf_float+0xb6>
 8007a14:	f109 0901 	add.w	r9, r9, #1
 8007a18:	e7e8      	b.n	80079ec <_printf_float+0x238>
 8007a1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	dc39      	bgt.n	8007a94 <_printf_float+0x2e0>
 8007a20:	4a1b      	ldr	r2, [pc, #108]	@ (8007a90 <_printf_float+0x2dc>)
 8007a22:	2301      	movs	r3, #1
 8007a24:	4631      	mov	r1, r6
 8007a26:	4628      	mov	r0, r5
 8007a28:	47b8      	blx	r7
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	f43f af1d 	beq.w	800786a <_printf_float+0xb6>
 8007a30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007a34:	ea59 0303 	orrs.w	r3, r9, r3
 8007a38:	d102      	bne.n	8007a40 <_printf_float+0x28c>
 8007a3a:	6823      	ldr	r3, [r4, #0]
 8007a3c:	07d9      	lsls	r1, r3, #31
 8007a3e:	d5d7      	bpl.n	80079f0 <_printf_float+0x23c>
 8007a40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a44:	4631      	mov	r1, r6
 8007a46:	4628      	mov	r0, r5
 8007a48:	47b8      	blx	r7
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	f43f af0d 	beq.w	800786a <_printf_float+0xb6>
 8007a50:	f04f 0a00 	mov.w	sl, #0
 8007a54:	f104 0b1a 	add.w	fp, r4, #26
 8007a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a5a:	425b      	negs	r3, r3
 8007a5c:	4553      	cmp	r3, sl
 8007a5e:	dc01      	bgt.n	8007a64 <_printf_float+0x2b0>
 8007a60:	464b      	mov	r3, r9
 8007a62:	e793      	b.n	800798c <_printf_float+0x1d8>
 8007a64:	2301      	movs	r3, #1
 8007a66:	465a      	mov	r2, fp
 8007a68:	4631      	mov	r1, r6
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	47b8      	blx	r7
 8007a6e:	3001      	adds	r0, #1
 8007a70:	f43f aefb 	beq.w	800786a <_printf_float+0xb6>
 8007a74:	f10a 0a01 	add.w	sl, sl, #1
 8007a78:	e7ee      	b.n	8007a58 <_printf_float+0x2a4>
 8007a7a:	bf00      	nop
 8007a7c:	7fefffff 	.word	0x7fefffff
 8007a80:	0800a5dc 	.word	0x0800a5dc
 8007a84:	0800a5d8 	.word	0x0800a5d8
 8007a88:	0800a5e4 	.word	0x0800a5e4
 8007a8c:	0800a5e0 	.word	0x0800a5e0
 8007a90:	0800a5e8 	.word	0x0800a5e8
 8007a94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007a9a:	4553      	cmp	r3, sl
 8007a9c:	bfa8      	it	ge
 8007a9e:	4653      	movge	r3, sl
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	4699      	mov	r9, r3
 8007aa4:	dc36      	bgt.n	8007b14 <_printf_float+0x360>
 8007aa6:	f04f 0b00 	mov.w	fp, #0
 8007aaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aae:	f104 021a 	add.w	r2, r4, #26
 8007ab2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007ab4:	9306      	str	r3, [sp, #24]
 8007ab6:	eba3 0309 	sub.w	r3, r3, r9
 8007aba:	455b      	cmp	r3, fp
 8007abc:	dc31      	bgt.n	8007b22 <_printf_float+0x36e>
 8007abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ac0:	459a      	cmp	sl, r3
 8007ac2:	dc3a      	bgt.n	8007b3a <_printf_float+0x386>
 8007ac4:	6823      	ldr	r3, [r4, #0]
 8007ac6:	07da      	lsls	r2, r3, #31
 8007ac8:	d437      	bmi.n	8007b3a <_printf_float+0x386>
 8007aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007acc:	ebaa 0903 	sub.w	r9, sl, r3
 8007ad0:	9b06      	ldr	r3, [sp, #24]
 8007ad2:	ebaa 0303 	sub.w	r3, sl, r3
 8007ad6:	4599      	cmp	r9, r3
 8007ad8:	bfa8      	it	ge
 8007ada:	4699      	movge	r9, r3
 8007adc:	f1b9 0f00 	cmp.w	r9, #0
 8007ae0:	dc33      	bgt.n	8007b4a <_printf_float+0x396>
 8007ae2:	f04f 0800 	mov.w	r8, #0
 8007ae6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007aea:	f104 0b1a 	add.w	fp, r4, #26
 8007aee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af0:	ebaa 0303 	sub.w	r3, sl, r3
 8007af4:	eba3 0309 	sub.w	r3, r3, r9
 8007af8:	4543      	cmp	r3, r8
 8007afa:	f77f af79 	ble.w	80079f0 <_printf_float+0x23c>
 8007afe:	2301      	movs	r3, #1
 8007b00:	465a      	mov	r2, fp
 8007b02:	4631      	mov	r1, r6
 8007b04:	4628      	mov	r0, r5
 8007b06:	47b8      	blx	r7
 8007b08:	3001      	adds	r0, #1
 8007b0a:	f43f aeae 	beq.w	800786a <_printf_float+0xb6>
 8007b0e:	f108 0801 	add.w	r8, r8, #1
 8007b12:	e7ec      	b.n	8007aee <_printf_float+0x33a>
 8007b14:	4642      	mov	r2, r8
 8007b16:	4631      	mov	r1, r6
 8007b18:	4628      	mov	r0, r5
 8007b1a:	47b8      	blx	r7
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	d1c2      	bne.n	8007aa6 <_printf_float+0x2f2>
 8007b20:	e6a3      	b.n	800786a <_printf_float+0xb6>
 8007b22:	2301      	movs	r3, #1
 8007b24:	4631      	mov	r1, r6
 8007b26:	4628      	mov	r0, r5
 8007b28:	9206      	str	r2, [sp, #24]
 8007b2a:	47b8      	blx	r7
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	f43f ae9c 	beq.w	800786a <_printf_float+0xb6>
 8007b32:	9a06      	ldr	r2, [sp, #24]
 8007b34:	f10b 0b01 	add.w	fp, fp, #1
 8007b38:	e7bb      	b.n	8007ab2 <_printf_float+0x2fe>
 8007b3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b3e:	4631      	mov	r1, r6
 8007b40:	4628      	mov	r0, r5
 8007b42:	47b8      	blx	r7
 8007b44:	3001      	adds	r0, #1
 8007b46:	d1c0      	bne.n	8007aca <_printf_float+0x316>
 8007b48:	e68f      	b.n	800786a <_printf_float+0xb6>
 8007b4a:	9a06      	ldr	r2, [sp, #24]
 8007b4c:	464b      	mov	r3, r9
 8007b4e:	4442      	add	r2, r8
 8007b50:	4631      	mov	r1, r6
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b8      	blx	r7
 8007b56:	3001      	adds	r0, #1
 8007b58:	d1c3      	bne.n	8007ae2 <_printf_float+0x32e>
 8007b5a:	e686      	b.n	800786a <_printf_float+0xb6>
 8007b5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b60:	f1ba 0f01 	cmp.w	sl, #1
 8007b64:	dc01      	bgt.n	8007b6a <_printf_float+0x3b6>
 8007b66:	07db      	lsls	r3, r3, #31
 8007b68:	d536      	bpl.n	8007bd8 <_printf_float+0x424>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4642      	mov	r2, r8
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4628      	mov	r0, r5
 8007b72:	47b8      	blx	r7
 8007b74:	3001      	adds	r0, #1
 8007b76:	f43f ae78 	beq.w	800786a <_printf_float+0xb6>
 8007b7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b7e:	4631      	mov	r1, r6
 8007b80:	4628      	mov	r0, r5
 8007b82:	47b8      	blx	r7
 8007b84:	3001      	adds	r0, #1
 8007b86:	f43f ae70 	beq.w	800786a <_printf_float+0xb6>
 8007b8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007b8e:	2200      	movs	r2, #0
 8007b90:	2300      	movs	r3, #0
 8007b92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b96:	f7f8 ff97 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b9a:	b9c0      	cbnz	r0, 8007bce <_printf_float+0x41a>
 8007b9c:	4653      	mov	r3, sl
 8007b9e:	f108 0201 	add.w	r2, r8, #1
 8007ba2:	4631      	mov	r1, r6
 8007ba4:	4628      	mov	r0, r5
 8007ba6:	47b8      	blx	r7
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d10c      	bne.n	8007bc6 <_printf_float+0x412>
 8007bac:	e65d      	b.n	800786a <_printf_float+0xb6>
 8007bae:	2301      	movs	r3, #1
 8007bb0:	465a      	mov	r2, fp
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b8      	blx	r7
 8007bb8:	3001      	adds	r0, #1
 8007bba:	f43f ae56 	beq.w	800786a <_printf_float+0xb6>
 8007bbe:	f108 0801 	add.w	r8, r8, #1
 8007bc2:	45d0      	cmp	r8, sl
 8007bc4:	dbf3      	blt.n	8007bae <_printf_float+0x3fa>
 8007bc6:	464b      	mov	r3, r9
 8007bc8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007bcc:	e6df      	b.n	800798e <_printf_float+0x1da>
 8007bce:	f04f 0800 	mov.w	r8, #0
 8007bd2:	f104 0b1a 	add.w	fp, r4, #26
 8007bd6:	e7f4      	b.n	8007bc2 <_printf_float+0x40e>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	4642      	mov	r2, r8
 8007bdc:	e7e1      	b.n	8007ba2 <_printf_float+0x3ee>
 8007bde:	2301      	movs	r3, #1
 8007be0:	464a      	mov	r2, r9
 8007be2:	4631      	mov	r1, r6
 8007be4:	4628      	mov	r0, r5
 8007be6:	47b8      	blx	r7
 8007be8:	3001      	adds	r0, #1
 8007bea:	f43f ae3e 	beq.w	800786a <_printf_float+0xb6>
 8007bee:	f108 0801 	add.w	r8, r8, #1
 8007bf2:	68e3      	ldr	r3, [r4, #12]
 8007bf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bf6:	1a5b      	subs	r3, r3, r1
 8007bf8:	4543      	cmp	r3, r8
 8007bfa:	dcf0      	bgt.n	8007bde <_printf_float+0x42a>
 8007bfc:	e6fc      	b.n	80079f8 <_printf_float+0x244>
 8007bfe:	f04f 0800 	mov.w	r8, #0
 8007c02:	f104 0919 	add.w	r9, r4, #25
 8007c06:	e7f4      	b.n	8007bf2 <_printf_float+0x43e>

08007c08 <_printf_common>:
 8007c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c0c:	4616      	mov	r6, r2
 8007c0e:	4698      	mov	r8, r3
 8007c10:	688a      	ldr	r2, [r1, #8]
 8007c12:	690b      	ldr	r3, [r1, #16]
 8007c14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	bfb8      	it	lt
 8007c1c:	4613      	movlt	r3, r2
 8007c1e:	6033      	str	r3, [r6, #0]
 8007c20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007c24:	4607      	mov	r7, r0
 8007c26:	460c      	mov	r4, r1
 8007c28:	b10a      	cbz	r2, 8007c2e <_printf_common+0x26>
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	6033      	str	r3, [r6, #0]
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	0699      	lsls	r1, r3, #26
 8007c32:	bf42      	ittt	mi
 8007c34:	6833      	ldrmi	r3, [r6, #0]
 8007c36:	3302      	addmi	r3, #2
 8007c38:	6033      	strmi	r3, [r6, #0]
 8007c3a:	6825      	ldr	r5, [r4, #0]
 8007c3c:	f015 0506 	ands.w	r5, r5, #6
 8007c40:	d106      	bne.n	8007c50 <_printf_common+0x48>
 8007c42:	f104 0a19 	add.w	sl, r4, #25
 8007c46:	68e3      	ldr	r3, [r4, #12]
 8007c48:	6832      	ldr	r2, [r6, #0]
 8007c4a:	1a9b      	subs	r3, r3, r2
 8007c4c:	42ab      	cmp	r3, r5
 8007c4e:	dc26      	bgt.n	8007c9e <_printf_common+0x96>
 8007c50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007c54:	6822      	ldr	r2, [r4, #0]
 8007c56:	3b00      	subs	r3, #0
 8007c58:	bf18      	it	ne
 8007c5a:	2301      	movne	r3, #1
 8007c5c:	0692      	lsls	r2, r2, #26
 8007c5e:	d42b      	bmi.n	8007cb8 <_printf_common+0xb0>
 8007c60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007c64:	4641      	mov	r1, r8
 8007c66:	4638      	mov	r0, r7
 8007c68:	47c8      	blx	r9
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	d01e      	beq.n	8007cac <_printf_common+0xa4>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	6922      	ldr	r2, [r4, #16]
 8007c72:	f003 0306 	and.w	r3, r3, #6
 8007c76:	2b04      	cmp	r3, #4
 8007c78:	bf02      	ittt	eq
 8007c7a:	68e5      	ldreq	r5, [r4, #12]
 8007c7c:	6833      	ldreq	r3, [r6, #0]
 8007c7e:	1aed      	subeq	r5, r5, r3
 8007c80:	68a3      	ldr	r3, [r4, #8]
 8007c82:	bf0c      	ite	eq
 8007c84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c88:	2500      	movne	r5, #0
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	bfc4      	itt	gt
 8007c8e:	1a9b      	subgt	r3, r3, r2
 8007c90:	18ed      	addgt	r5, r5, r3
 8007c92:	2600      	movs	r6, #0
 8007c94:	341a      	adds	r4, #26
 8007c96:	42b5      	cmp	r5, r6
 8007c98:	d11a      	bne.n	8007cd0 <_printf_common+0xc8>
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	e008      	b.n	8007cb0 <_printf_common+0xa8>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	4652      	mov	r2, sl
 8007ca2:	4641      	mov	r1, r8
 8007ca4:	4638      	mov	r0, r7
 8007ca6:	47c8      	blx	r9
 8007ca8:	3001      	adds	r0, #1
 8007caa:	d103      	bne.n	8007cb4 <_printf_common+0xac>
 8007cac:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cb4:	3501      	adds	r5, #1
 8007cb6:	e7c6      	b.n	8007c46 <_printf_common+0x3e>
 8007cb8:	18e1      	adds	r1, r4, r3
 8007cba:	1c5a      	adds	r2, r3, #1
 8007cbc:	2030      	movs	r0, #48	@ 0x30
 8007cbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007cc2:	4422      	add	r2, r4
 8007cc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007cc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007ccc:	3302      	adds	r3, #2
 8007cce:	e7c7      	b.n	8007c60 <_printf_common+0x58>
 8007cd0:	2301      	movs	r3, #1
 8007cd2:	4622      	mov	r2, r4
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c8      	blx	r9
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d0e6      	beq.n	8007cac <_printf_common+0xa4>
 8007cde:	3601      	adds	r6, #1
 8007ce0:	e7d9      	b.n	8007c96 <_printf_common+0x8e>
	...

08007ce4 <_printf_i>:
 8007ce4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce8:	7e0f      	ldrb	r7, [r1, #24]
 8007cea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007cec:	2f78      	cmp	r7, #120	@ 0x78
 8007cee:	4691      	mov	r9, r2
 8007cf0:	4680      	mov	r8, r0
 8007cf2:	460c      	mov	r4, r1
 8007cf4:	469a      	mov	sl, r3
 8007cf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007cfa:	d807      	bhi.n	8007d0c <_printf_i+0x28>
 8007cfc:	2f62      	cmp	r7, #98	@ 0x62
 8007cfe:	d80a      	bhi.n	8007d16 <_printf_i+0x32>
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	f000 80d1 	beq.w	8007ea8 <_printf_i+0x1c4>
 8007d06:	2f58      	cmp	r7, #88	@ 0x58
 8007d08:	f000 80b8 	beq.w	8007e7c <_printf_i+0x198>
 8007d0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007d14:	e03a      	b.n	8007d8c <_printf_i+0xa8>
 8007d16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007d1a:	2b15      	cmp	r3, #21
 8007d1c:	d8f6      	bhi.n	8007d0c <_printf_i+0x28>
 8007d1e:	a101      	add	r1, pc, #4	@ (adr r1, 8007d24 <_printf_i+0x40>)
 8007d20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d24:	08007d7d 	.word	0x08007d7d
 8007d28:	08007d91 	.word	0x08007d91
 8007d2c:	08007d0d 	.word	0x08007d0d
 8007d30:	08007d0d 	.word	0x08007d0d
 8007d34:	08007d0d 	.word	0x08007d0d
 8007d38:	08007d0d 	.word	0x08007d0d
 8007d3c:	08007d91 	.word	0x08007d91
 8007d40:	08007d0d 	.word	0x08007d0d
 8007d44:	08007d0d 	.word	0x08007d0d
 8007d48:	08007d0d 	.word	0x08007d0d
 8007d4c:	08007d0d 	.word	0x08007d0d
 8007d50:	08007e8f 	.word	0x08007e8f
 8007d54:	08007dbb 	.word	0x08007dbb
 8007d58:	08007e49 	.word	0x08007e49
 8007d5c:	08007d0d 	.word	0x08007d0d
 8007d60:	08007d0d 	.word	0x08007d0d
 8007d64:	08007eb1 	.word	0x08007eb1
 8007d68:	08007d0d 	.word	0x08007d0d
 8007d6c:	08007dbb 	.word	0x08007dbb
 8007d70:	08007d0d 	.word	0x08007d0d
 8007d74:	08007d0d 	.word	0x08007d0d
 8007d78:	08007e51 	.word	0x08007e51
 8007d7c:	6833      	ldr	r3, [r6, #0]
 8007d7e:	1d1a      	adds	r2, r3, #4
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	6032      	str	r2, [r6, #0]
 8007d84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007d88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	e09c      	b.n	8007eca <_printf_i+0x1e6>
 8007d90:	6833      	ldr	r3, [r6, #0]
 8007d92:	6820      	ldr	r0, [r4, #0]
 8007d94:	1d19      	adds	r1, r3, #4
 8007d96:	6031      	str	r1, [r6, #0]
 8007d98:	0606      	lsls	r6, r0, #24
 8007d9a:	d501      	bpl.n	8007da0 <_printf_i+0xbc>
 8007d9c:	681d      	ldr	r5, [r3, #0]
 8007d9e:	e003      	b.n	8007da8 <_printf_i+0xc4>
 8007da0:	0645      	lsls	r5, r0, #25
 8007da2:	d5fb      	bpl.n	8007d9c <_printf_i+0xb8>
 8007da4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007da8:	2d00      	cmp	r5, #0
 8007daa:	da03      	bge.n	8007db4 <_printf_i+0xd0>
 8007dac:	232d      	movs	r3, #45	@ 0x2d
 8007dae:	426d      	negs	r5, r5
 8007db0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007db4:	4858      	ldr	r0, [pc, #352]	@ (8007f18 <_printf_i+0x234>)
 8007db6:	230a      	movs	r3, #10
 8007db8:	e011      	b.n	8007dde <_printf_i+0xfa>
 8007dba:	6821      	ldr	r1, [r4, #0]
 8007dbc:	6833      	ldr	r3, [r6, #0]
 8007dbe:	0608      	lsls	r0, r1, #24
 8007dc0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007dc4:	d402      	bmi.n	8007dcc <_printf_i+0xe8>
 8007dc6:	0649      	lsls	r1, r1, #25
 8007dc8:	bf48      	it	mi
 8007dca:	b2ad      	uxthmi	r5, r5
 8007dcc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007dce:	4852      	ldr	r0, [pc, #328]	@ (8007f18 <_printf_i+0x234>)
 8007dd0:	6033      	str	r3, [r6, #0]
 8007dd2:	bf14      	ite	ne
 8007dd4:	230a      	movne	r3, #10
 8007dd6:	2308      	moveq	r3, #8
 8007dd8:	2100      	movs	r1, #0
 8007dda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007dde:	6866      	ldr	r6, [r4, #4]
 8007de0:	60a6      	str	r6, [r4, #8]
 8007de2:	2e00      	cmp	r6, #0
 8007de4:	db05      	blt.n	8007df2 <_printf_i+0x10e>
 8007de6:	6821      	ldr	r1, [r4, #0]
 8007de8:	432e      	orrs	r6, r5
 8007dea:	f021 0104 	bic.w	r1, r1, #4
 8007dee:	6021      	str	r1, [r4, #0]
 8007df0:	d04b      	beq.n	8007e8a <_printf_i+0x1a6>
 8007df2:	4616      	mov	r6, r2
 8007df4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007df8:	fb03 5711 	mls	r7, r3, r1, r5
 8007dfc:	5dc7      	ldrb	r7, [r0, r7]
 8007dfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007e02:	462f      	mov	r7, r5
 8007e04:	42bb      	cmp	r3, r7
 8007e06:	460d      	mov	r5, r1
 8007e08:	d9f4      	bls.n	8007df4 <_printf_i+0x110>
 8007e0a:	2b08      	cmp	r3, #8
 8007e0c:	d10b      	bne.n	8007e26 <_printf_i+0x142>
 8007e0e:	6823      	ldr	r3, [r4, #0]
 8007e10:	07df      	lsls	r7, r3, #31
 8007e12:	d508      	bpl.n	8007e26 <_printf_i+0x142>
 8007e14:	6923      	ldr	r3, [r4, #16]
 8007e16:	6861      	ldr	r1, [r4, #4]
 8007e18:	4299      	cmp	r1, r3
 8007e1a:	bfde      	ittt	le
 8007e1c:	2330      	movle	r3, #48	@ 0x30
 8007e1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007e22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007e26:	1b92      	subs	r2, r2, r6
 8007e28:	6122      	str	r2, [r4, #16]
 8007e2a:	f8cd a000 	str.w	sl, [sp]
 8007e2e:	464b      	mov	r3, r9
 8007e30:	aa03      	add	r2, sp, #12
 8007e32:	4621      	mov	r1, r4
 8007e34:	4640      	mov	r0, r8
 8007e36:	f7ff fee7 	bl	8007c08 <_printf_common>
 8007e3a:	3001      	adds	r0, #1
 8007e3c:	d14a      	bne.n	8007ed4 <_printf_i+0x1f0>
 8007e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e42:	b004      	add	sp, #16
 8007e44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	f043 0320 	orr.w	r3, r3, #32
 8007e4e:	6023      	str	r3, [r4, #0]
 8007e50:	4832      	ldr	r0, [pc, #200]	@ (8007f1c <_printf_i+0x238>)
 8007e52:	2778      	movs	r7, #120	@ 0x78
 8007e54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	6831      	ldr	r1, [r6, #0]
 8007e5c:	061f      	lsls	r7, r3, #24
 8007e5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007e62:	d402      	bmi.n	8007e6a <_printf_i+0x186>
 8007e64:	065f      	lsls	r7, r3, #25
 8007e66:	bf48      	it	mi
 8007e68:	b2ad      	uxthmi	r5, r5
 8007e6a:	6031      	str	r1, [r6, #0]
 8007e6c:	07d9      	lsls	r1, r3, #31
 8007e6e:	bf44      	itt	mi
 8007e70:	f043 0320 	orrmi.w	r3, r3, #32
 8007e74:	6023      	strmi	r3, [r4, #0]
 8007e76:	b11d      	cbz	r5, 8007e80 <_printf_i+0x19c>
 8007e78:	2310      	movs	r3, #16
 8007e7a:	e7ad      	b.n	8007dd8 <_printf_i+0xf4>
 8007e7c:	4826      	ldr	r0, [pc, #152]	@ (8007f18 <_printf_i+0x234>)
 8007e7e:	e7e9      	b.n	8007e54 <_printf_i+0x170>
 8007e80:	6823      	ldr	r3, [r4, #0]
 8007e82:	f023 0320 	bic.w	r3, r3, #32
 8007e86:	6023      	str	r3, [r4, #0]
 8007e88:	e7f6      	b.n	8007e78 <_printf_i+0x194>
 8007e8a:	4616      	mov	r6, r2
 8007e8c:	e7bd      	b.n	8007e0a <_printf_i+0x126>
 8007e8e:	6833      	ldr	r3, [r6, #0]
 8007e90:	6825      	ldr	r5, [r4, #0]
 8007e92:	6961      	ldr	r1, [r4, #20]
 8007e94:	1d18      	adds	r0, r3, #4
 8007e96:	6030      	str	r0, [r6, #0]
 8007e98:	062e      	lsls	r6, r5, #24
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	d501      	bpl.n	8007ea2 <_printf_i+0x1be>
 8007e9e:	6019      	str	r1, [r3, #0]
 8007ea0:	e002      	b.n	8007ea8 <_printf_i+0x1c4>
 8007ea2:	0668      	lsls	r0, r5, #25
 8007ea4:	d5fb      	bpl.n	8007e9e <_printf_i+0x1ba>
 8007ea6:	8019      	strh	r1, [r3, #0]
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	6123      	str	r3, [r4, #16]
 8007eac:	4616      	mov	r6, r2
 8007eae:	e7bc      	b.n	8007e2a <_printf_i+0x146>
 8007eb0:	6833      	ldr	r3, [r6, #0]
 8007eb2:	1d1a      	adds	r2, r3, #4
 8007eb4:	6032      	str	r2, [r6, #0]
 8007eb6:	681e      	ldr	r6, [r3, #0]
 8007eb8:	6862      	ldr	r2, [r4, #4]
 8007eba:	2100      	movs	r1, #0
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	f7f8 f987 	bl	80001d0 <memchr>
 8007ec2:	b108      	cbz	r0, 8007ec8 <_printf_i+0x1e4>
 8007ec4:	1b80      	subs	r0, r0, r6
 8007ec6:	6060      	str	r0, [r4, #4]
 8007ec8:	6863      	ldr	r3, [r4, #4]
 8007eca:	6123      	str	r3, [r4, #16]
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ed2:	e7aa      	b.n	8007e2a <_printf_i+0x146>
 8007ed4:	6923      	ldr	r3, [r4, #16]
 8007ed6:	4632      	mov	r2, r6
 8007ed8:	4649      	mov	r1, r9
 8007eda:	4640      	mov	r0, r8
 8007edc:	47d0      	blx	sl
 8007ede:	3001      	adds	r0, #1
 8007ee0:	d0ad      	beq.n	8007e3e <_printf_i+0x15a>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	079b      	lsls	r3, r3, #30
 8007ee6:	d413      	bmi.n	8007f10 <_printf_i+0x22c>
 8007ee8:	68e0      	ldr	r0, [r4, #12]
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	4298      	cmp	r0, r3
 8007eee:	bfb8      	it	lt
 8007ef0:	4618      	movlt	r0, r3
 8007ef2:	e7a6      	b.n	8007e42 <_printf_i+0x15e>
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	4632      	mov	r2, r6
 8007ef8:	4649      	mov	r1, r9
 8007efa:	4640      	mov	r0, r8
 8007efc:	47d0      	blx	sl
 8007efe:	3001      	adds	r0, #1
 8007f00:	d09d      	beq.n	8007e3e <_printf_i+0x15a>
 8007f02:	3501      	adds	r5, #1
 8007f04:	68e3      	ldr	r3, [r4, #12]
 8007f06:	9903      	ldr	r1, [sp, #12]
 8007f08:	1a5b      	subs	r3, r3, r1
 8007f0a:	42ab      	cmp	r3, r5
 8007f0c:	dcf2      	bgt.n	8007ef4 <_printf_i+0x210>
 8007f0e:	e7eb      	b.n	8007ee8 <_printf_i+0x204>
 8007f10:	2500      	movs	r5, #0
 8007f12:	f104 0619 	add.w	r6, r4, #25
 8007f16:	e7f5      	b.n	8007f04 <_printf_i+0x220>
 8007f18:	0800a5ea 	.word	0x0800a5ea
 8007f1c:	0800a5fb 	.word	0x0800a5fb

08007f20 <std>:
 8007f20:	2300      	movs	r3, #0
 8007f22:	b510      	push	{r4, lr}
 8007f24:	4604      	mov	r4, r0
 8007f26:	e9c0 3300 	strd	r3, r3, [r0]
 8007f2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f2e:	6083      	str	r3, [r0, #8]
 8007f30:	8181      	strh	r1, [r0, #12]
 8007f32:	6643      	str	r3, [r0, #100]	@ 0x64
 8007f34:	81c2      	strh	r2, [r0, #14]
 8007f36:	6183      	str	r3, [r0, #24]
 8007f38:	4619      	mov	r1, r3
 8007f3a:	2208      	movs	r2, #8
 8007f3c:	305c      	adds	r0, #92	@ 0x5c
 8007f3e:	f000 f9f9 	bl	8008334 <memset>
 8007f42:	4b0d      	ldr	r3, [pc, #52]	@ (8007f78 <std+0x58>)
 8007f44:	6263      	str	r3, [r4, #36]	@ 0x24
 8007f46:	4b0d      	ldr	r3, [pc, #52]	@ (8007f7c <std+0x5c>)
 8007f48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f80 <std+0x60>)
 8007f4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007f4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007f84 <std+0x64>)
 8007f50:	6323      	str	r3, [r4, #48]	@ 0x30
 8007f52:	4b0d      	ldr	r3, [pc, #52]	@ (8007f88 <std+0x68>)
 8007f54:	6224      	str	r4, [r4, #32]
 8007f56:	429c      	cmp	r4, r3
 8007f58:	d006      	beq.n	8007f68 <std+0x48>
 8007f5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007f5e:	4294      	cmp	r4, r2
 8007f60:	d002      	beq.n	8007f68 <std+0x48>
 8007f62:	33d0      	adds	r3, #208	@ 0xd0
 8007f64:	429c      	cmp	r4, r3
 8007f66:	d105      	bne.n	8007f74 <std+0x54>
 8007f68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f70:	f000 ba5c 	b.w	800842c <__retarget_lock_init_recursive>
 8007f74:	bd10      	pop	{r4, pc}
 8007f76:	bf00      	nop
 8007f78:	08008185 	.word	0x08008185
 8007f7c:	080081a7 	.word	0x080081a7
 8007f80:	080081df 	.word	0x080081df
 8007f84:	08008203 	.word	0x08008203
 8007f88:	20000474 	.word	0x20000474

08007f8c <stdio_exit_handler>:
 8007f8c:	4a02      	ldr	r2, [pc, #8]	@ (8007f98 <stdio_exit_handler+0xc>)
 8007f8e:	4903      	ldr	r1, [pc, #12]	@ (8007f9c <stdio_exit_handler+0x10>)
 8007f90:	4803      	ldr	r0, [pc, #12]	@ (8007fa0 <stdio_exit_handler+0x14>)
 8007f92:	f000 b869 	b.w	8008068 <_fwalk_sglue>
 8007f96:	bf00      	nop
 8007f98:	20000018 	.word	0x20000018
 8007f9c:	08009d69 	.word	0x08009d69
 8007fa0:	20000028 	.word	0x20000028

08007fa4 <cleanup_stdio>:
 8007fa4:	6841      	ldr	r1, [r0, #4]
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <cleanup_stdio+0x34>)
 8007fa8:	4299      	cmp	r1, r3
 8007faa:	b510      	push	{r4, lr}
 8007fac:	4604      	mov	r4, r0
 8007fae:	d001      	beq.n	8007fb4 <cleanup_stdio+0x10>
 8007fb0:	f001 feda 	bl	8009d68 <_fflush_r>
 8007fb4:	68a1      	ldr	r1, [r4, #8]
 8007fb6:	4b09      	ldr	r3, [pc, #36]	@ (8007fdc <cleanup_stdio+0x38>)
 8007fb8:	4299      	cmp	r1, r3
 8007fba:	d002      	beq.n	8007fc2 <cleanup_stdio+0x1e>
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	f001 fed3 	bl	8009d68 <_fflush_r>
 8007fc2:	68e1      	ldr	r1, [r4, #12]
 8007fc4:	4b06      	ldr	r3, [pc, #24]	@ (8007fe0 <cleanup_stdio+0x3c>)
 8007fc6:	4299      	cmp	r1, r3
 8007fc8:	d004      	beq.n	8007fd4 <cleanup_stdio+0x30>
 8007fca:	4620      	mov	r0, r4
 8007fcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd0:	f001 beca 	b.w	8009d68 <_fflush_r>
 8007fd4:	bd10      	pop	{r4, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000474 	.word	0x20000474
 8007fdc:	200004dc 	.word	0x200004dc
 8007fe0:	20000544 	.word	0x20000544

08007fe4 <global_stdio_init.part.0>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8008014 <global_stdio_init.part.0+0x30>)
 8007fe8:	4c0b      	ldr	r4, [pc, #44]	@ (8008018 <global_stdio_init.part.0+0x34>)
 8007fea:	4a0c      	ldr	r2, [pc, #48]	@ (800801c <global_stdio_init.part.0+0x38>)
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	4620      	mov	r0, r4
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	2104      	movs	r1, #4
 8007ff4:	f7ff ff94 	bl	8007f20 <std>
 8007ff8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	2109      	movs	r1, #9
 8008000:	f7ff ff8e 	bl	8007f20 <std>
 8008004:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008008:	2202      	movs	r2, #2
 800800a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800800e:	2112      	movs	r1, #18
 8008010:	f7ff bf86 	b.w	8007f20 <std>
 8008014:	200005ac 	.word	0x200005ac
 8008018:	20000474 	.word	0x20000474
 800801c:	08007f8d 	.word	0x08007f8d

08008020 <__sfp_lock_acquire>:
 8008020:	4801      	ldr	r0, [pc, #4]	@ (8008028 <__sfp_lock_acquire+0x8>)
 8008022:	f000 ba04 	b.w	800842e <__retarget_lock_acquire_recursive>
 8008026:	bf00      	nop
 8008028:	200005b5 	.word	0x200005b5

0800802c <__sfp_lock_release>:
 800802c:	4801      	ldr	r0, [pc, #4]	@ (8008034 <__sfp_lock_release+0x8>)
 800802e:	f000 b9ff 	b.w	8008430 <__retarget_lock_release_recursive>
 8008032:	bf00      	nop
 8008034:	200005b5 	.word	0x200005b5

08008038 <__sinit>:
 8008038:	b510      	push	{r4, lr}
 800803a:	4604      	mov	r4, r0
 800803c:	f7ff fff0 	bl	8008020 <__sfp_lock_acquire>
 8008040:	6a23      	ldr	r3, [r4, #32]
 8008042:	b11b      	cbz	r3, 800804c <__sinit+0x14>
 8008044:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008048:	f7ff bff0 	b.w	800802c <__sfp_lock_release>
 800804c:	4b04      	ldr	r3, [pc, #16]	@ (8008060 <__sinit+0x28>)
 800804e:	6223      	str	r3, [r4, #32]
 8008050:	4b04      	ldr	r3, [pc, #16]	@ (8008064 <__sinit+0x2c>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d1f5      	bne.n	8008044 <__sinit+0xc>
 8008058:	f7ff ffc4 	bl	8007fe4 <global_stdio_init.part.0>
 800805c:	e7f2      	b.n	8008044 <__sinit+0xc>
 800805e:	bf00      	nop
 8008060:	08007fa5 	.word	0x08007fa5
 8008064:	200005ac 	.word	0x200005ac

08008068 <_fwalk_sglue>:
 8008068:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800806c:	4607      	mov	r7, r0
 800806e:	4688      	mov	r8, r1
 8008070:	4614      	mov	r4, r2
 8008072:	2600      	movs	r6, #0
 8008074:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008078:	f1b9 0901 	subs.w	r9, r9, #1
 800807c:	d505      	bpl.n	800808a <_fwalk_sglue+0x22>
 800807e:	6824      	ldr	r4, [r4, #0]
 8008080:	2c00      	cmp	r4, #0
 8008082:	d1f7      	bne.n	8008074 <_fwalk_sglue+0xc>
 8008084:	4630      	mov	r0, r6
 8008086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800808a:	89ab      	ldrh	r3, [r5, #12]
 800808c:	2b01      	cmp	r3, #1
 800808e:	d907      	bls.n	80080a0 <_fwalk_sglue+0x38>
 8008090:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008094:	3301      	adds	r3, #1
 8008096:	d003      	beq.n	80080a0 <_fwalk_sglue+0x38>
 8008098:	4629      	mov	r1, r5
 800809a:	4638      	mov	r0, r7
 800809c:	47c0      	blx	r8
 800809e:	4306      	orrs	r6, r0
 80080a0:	3568      	adds	r5, #104	@ 0x68
 80080a2:	e7e9      	b.n	8008078 <_fwalk_sglue+0x10>

080080a4 <iprintf>:
 80080a4:	b40f      	push	{r0, r1, r2, r3}
 80080a6:	b507      	push	{r0, r1, r2, lr}
 80080a8:	4906      	ldr	r1, [pc, #24]	@ (80080c4 <iprintf+0x20>)
 80080aa:	ab04      	add	r3, sp, #16
 80080ac:	6808      	ldr	r0, [r1, #0]
 80080ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80080b2:	6881      	ldr	r1, [r0, #8]
 80080b4:	9301      	str	r3, [sp, #4]
 80080b6:	f001 fcbb 	bl	8009a30 <_vfiprintf_r>
 80080ba:	b003      	add	sp, #12
 80080bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80080c0:	b004      	add	sp, #16
 80080c2:	4770      	bx	lr
 80080c4:	20000024 	.word	0x20000024

080080c8 <_puts_r>:
 80080c8:	6a03      	ldr	r3, [r0, #32]
 80080ca:	b570      	push	{r4, r5, r6, lr}
 80080cc:	6884      	ldr	r4, [r0, #8]
 80080ce:	4605      	mov	r5, r0
 80080d0:	460e      	mov	r6, r1
 80080d2:	b90b      	cbnz	r3, 80080d8 <_puts_r+0x10>
 80080d4:	f7ff ffb0 	bl	8008038 <__sinit>
 80080d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080da:	07db      	lsls	r3, r3, #31
 80080dc:	d405      	bmi.n	80080ea <_puts_r+0x22>
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	0598      	lsls	r0, r3, #22
 80080e2:	d402      	bmi.n	80080ea <_puts_r+0x22>
 80080e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080e6:	f000 f9a2 	bl	800842e <__retarget_lock_acquire_recursive>
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	0719      	lsls	r1, r3, #28
 80080ee:	d502      	bpl.n	80080f6 <_puts_r+0x2e>
 80080f0:	6923      	ldr	r3, [r4, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d135      	bne.n	8008162 <_puts_r+0x9a>
 80080f6:	4621      	mov	r1, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f000 f8c5 	bl	8008288 <__swsetup_r>
 80080fe:	b380      	cbz	r0, 8008162 <_puts_r+0x9a>
 8008100:	f04f 35ff 	mov.w	r5, #4294967295
 8008104:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008106:	07da      	lsls	r2, r3, #31
 8008108:	d405      	bmi.n	8008116 <_puts_r+0x4e>
 800810a:	89a3      	ldrh	r3, [r4, #12]
 800810c:	059b      	lsls	r3, r3, #22
 800810e:	d402      	bmi.n	8008116 <_puts_r+0x4e>
 8008110:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008112:	f000 f98d 	bl	8008430 <__retarget_lock_release_recursive>
 8008116:	4628      	mov	r0, r5
 8008118:	bd70      	pop	{r4, r5, r6, pc}
 800811a:	2b00      	cmp	r3, #0
 800811c:	da04      	bge.n	8008128 <_puts_r+0x60>
 800811e:	69a2      	ldr	r2, [r4, #24]
 8008120:	429a      	cmp	r2, r3
 8008122:	dc17      	bgt.n	8008154 <_puts_r+0x8c>
 8008124:	290a      	cmp	r1, #10
 8008126:	d015      	beq.n	8008154 <_puts_r+0x8c>
 8008128:	6823      	ldr	r3, [r4, #0]
 800812a:	1c5a      	adds	r2, r3, #1
 800812c:	6022      	str	r2, [r4, #0]
 800812e:	7019      	strb	r1, [r3, #0]
 8008130:	68a3      	ldr	r3, [r4, #8]
 8008132:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008136:	3b01      	subs	r3, #1
 8008138:	60a3      	str	r3, [r4, #8]
 800813a:	2900      	cmp	r1, #0
 800813c:	d1ed      	bne.n	800811a <_puts_r+0x52>
 800813e:	2b00      	cmp	r3, #0
 8008140:	da11      	bge.n	8008166 <_puts_r+0x9e>
 8008142:	4622      	mov	r2, r4
 8008144:	210a      	movs	r1, #10
 8008146:	4628      	mov	r0, r5
 8008148:	f000 f85f 	bl	800820a <__swbuf_r>
 800814c:	3001      	adds	r0, #1
 800814e:	d0d7      	beq.n	8008100 <_puts_r+0x38>
 8008150:	250a      	movs	r5, #10
 8008152:	e7d7      	b.n	8008104 <_puts_r+0x3c>
 8008154:	4622      	mov	r2, r4
 8008156:	4628      	mov	r0, r5
 8008158:	f000 f857 	bl	800820a <__swbuf_r>
 800815c:	3001      	adds	r0, #1
 800815e:	d1e7      	bne.n	8008130 <_puts_r+0x68>
 8008160:	e7ce      	b.n	8008100 <_puts_r+0x38>
 8008162:	3e01      	subs	r6, #1
 8008164:	e7e4      	b.n	8008130 <_puts_r+0x68>
 8008166:	6823      	ldr	r3, [r4, #0]
 8008168:	1c5a      	adds	r2, r3, #1
 800816a:	6022      	str	r2, [r4, #0]
 800816c:	220a      	movs	r2, #10
 800816e:	701a      	strb	r2, [r3, #0]
 8008170:	e7ee      	b.n	8008150 <_puts_r+0x88>
	...

08008174 <puts>:
 8008174:	4b02      	ldr	r3, [pc, #8]	@ (8008180 <puts+0xc>)
 8008176:	4601      	mov	r1, r0
 8008178:	6818      	ldr	r0, [r3, #0]
 800817a:	f7ff bfa5 	b.w	80080c8 <_puts_r>
 800817e:	bf00      	nop
 8008180:	20000024 	.word	0x20000024

08008184 <__sread>:
 8008184:	b510      	push	{r4, lr}
 8008186:	460c      	mov	r4, r1
 8008188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800818c:	f000 f900 	bl	8008390 <_read_r>
 8008190:	2800      	cmp	r0, #0
 8008192:	bfab      	itete	ge
 8008194:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008196:	89a3      	ldrhlt	r3, [r4, #12]
 8008198:	181b      	addge	r3, r3, r0
 800819a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800819e:	bfac      	ite	ge
 80081a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80081a2:	81a3      	strhlt	r3, [r4, #12]
 80081a4:	bd10      	pop	{r4, pc}

080081a6 <__swrite>:
 80081a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081aa:	461f      	mov	r7, r3
 80081ac:	898b      	ldrh	r3, [r1, #12]
 80081ae:	05db      	lsls	r3, r3, #23
 80081b0:	4605      	mov	r5, r0
 80081b2:	460c      	mov	r4, r1
 80081b4:	4616      	mov	r6, r2
 80081b6:	d505      	bpl.n	80081c4 <__swrite+0x1e>
 80081b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081bc:	2302      	movs	r3, #2
 80081be:	2200      	movs	r2, #0
 80081c0:	f000 f8d4 	bl	800836c <_lseek_r>
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ca:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80081ce:	81a3      	strh	r3, [r4, #12]
 80081d0:	4632      	mov	r2, r6
 80081d2:	463b      	mov	r3, r7
 80081d4:	4628      	mov	r0, r5
 80081d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081da:	f000 b8eb 	b.w	80083b4 <_write_r>

080081de <__sseek>:
 80081de:	b510      	push	{r4, lr}
 80081e0:	460c      	mov	r4, r1
 80081e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e6:	f000 f8c1 	bl	800836c <_lseek_r>
 80081ea:	1c43      	adds	r3, r0, #1
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	bf15      	itete	ne
 80081f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80081f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80081f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80081fa:	81a3      	strheq	r3, [r4, #12]
 80081fc:	bf18      	it	ne
 80081fe:	81a3      	strhne	r3, [r4, #12]
 8008200:	bd10      	pop	{r4, pc}

08008202 <__sclose>:
 8008202:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008206:	f000 b8a1 	b.w	800834c <_close_r>

0800820a <__swbuf_r>:
 800820a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820c:	460e      	mov	r6, r1
 800820e:	4614      	mov	r4, r2
 8008210:	4605      	mov	r5, r0
 8008212:	b118      	cbz	r0, 800821c <__swbuf_r+0x12>
 8008214:	6a03      	ldr	r3, [r0, #32]
 8008216:	b90b      	cbnz	r3, 800821c <__swbuf_r+0x12>
 8008218:	f7ff ff0e 	bl	8008038 <__sinit>
 800821c:	69a3      	ldr	r3, [r4, #24]
 800821e:	60a3      	str	r3, [r4, #8]
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	071a      	lsls	r2, r3, #28
 8008224:	d501      	bpl.n	800822a <__swbuf_r+0x20>
 8008226:	6923      	ldr	r3, [r4, #16]
 8008228:	b943      	cbnz	r3, 800823c <__swbuf_r+0x32>
 800822a:	4621      	mov	r1, r4
 800822c:	4628      	mov	r0, r5
 800822e:	f000 f82b 	bl	8008288 <__swsetup_r>
 8008232:	b118      	cbz	r0, 800823c <__swbuf_r+0x32>
 8008234:	f04f 37ff 	mov.w	r7, #4294967295
 8008238:	4638      	mov	r0, r7
 800823a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800823c:	6823      	ldr	r3, [r4, #0]
 800823e:	6922      	ldr	r2, [r4, #16]
 8008240:	1a98      	subs	r0, r3, r2
 8008242:	6963      	ldr	r3, [r4, #20]
 8008244:	b2f6      	uxtb	r6, r6
 8008246:	4283      	cmp	r3, r0
 8008248:	4637      	mov	r7, r6
 800824a:	dc05      	bgt.n	8008258 <__swbuf_r+0x4e>
 800824c:	4621      	mov	r1, r4
 800824e:	4628      	mov	r0, r5
 8008250:	f001 fd8a 	bl	8009d68 <_fflush_r>
 8008254:	2800      	cmp	r0, #0
 8008256:	d1ed      	bne.n	8008234 <__swbuf_r+0x2a>
 8008258:	68a3      	ldr	r3, [r4, #8]
 800825a:	3b01      	subs	r3, #1
 800825c:	60a3      	str	r3, [r4, #8]
 800825e:	6823      	ldr	r3, [r4, #0]
 8008260:	1c5a      	adds	r2, r3, #1
 8008262:	6022      	str	r2, [r4, #0]
 8008264:	701e      	strb	r6, [r3, #0]
 8008266:	6962      	ldr	r2, [r4, #20]
 8008268:	1c43      	adds	r3, r0, #1
 800826a:	429a      	cmp	r2, r3
 800826c:	d004      	beq.n	8008278 <__swbuf_r+0x6e>
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	07db      	lsls	r3, r3, #31
 8008272:	d5e1      	bpl.n	8008238 <__swbuf_r+0x2e>
 8008274:	2e0a      	cmp	r6, #10
 8008276:	d1df      	bne.n	8008238 <__swbuf_r+0x2e>
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f001 fd74 	bl	8009d68 <_fflush_r>
 8008280:	2800      	cmp	r0, #0
 8008282:	d0d9      	beq.n	8008238 <__swbuf_r+0x2e>
 8008284:	e7d6      	b.n	8008234 <__swbuf_r+0x2a>
	...

08008288 <__swsetup_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	4b29      	ldr	r3, [pc, #164]	@ (8008330 <__swsetup_r+0xa8>)
 800828c:	4605      	mov	r5, r0
 800828e:	6818      	ldr	r0, [r3, #0]
 8008290:	460c      	mov	r4, r1
 8008292:	b118      	cbz	r0, 800829c <__swsetup_r+0x14>
 8008294:	6a03      	ldr	r3, [r0, #32]
 8008296:	b90b      	cbnz	r3, 800829c <__swsetup_r+0x14>
 8008298:	f7ff fece 	bl	8008038 <__sinit>
 800829c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a0:	0719      	lsls	r1, r3, #28
 80082a2:	d422      	bmi.n	80082ea <__swsetup_r+0x62>
 80082a4:	06da      	lsls	r2, r3, #27
 80082a6:	d407      	bmi.n	80082b8 <__swsetup_r+0x30>
 80082a8:	2209      	movs	r2, #9
 80082aa:	602a      	str	r2, [r5, #0]
 80082ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082b0:	81a3      	strh	r3, [r4, #12]
 80082b2:	f04f 30ff 	mov.w	r0, #4294967295
 80082b6:	e033      	b.n	8008320 <__swsetup_r+0x98>
 80082b8:	0758      	lsls	r0, r3, #29
 80082ba:	d512      	bpl.n	80082e2 <__swsetup_r+0x5a>
 80082bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082be:	b141      	cbz	r1, 80082d2 <__swsetup_r+0x4a>
 80082c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082c4:	4299      	cmp	r1, r3
 80082c6:	d002      	beq.n	80082ce <__swsetup_r+0x46>
 80082c8:	4628      	mov	r0, r5
 80082ca:	f000 ff0d 	bl	80090e8 <_free_r>
 80082ce:	2300      	movs	r3, #0
 80082d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80082d2:	89a3      	ldrh	r3, [r4, #12]
 80082d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80082d8:	81a3      	strh	r3, [r4, #12]
 80082da:	2300      	movs	r3, #0
 80082dc:	6063      	str	r3, [r4, #4]
 80082de:	6923      	ldr	r3, [r4, #16]
 80082e0:	6023      	str	r3, [r4, #0]
 80082e2:	89a3      	ldrh	r3, [r4, #12]
 80082e4:	f043 0308 	orr.w	r3, r3, #8
 80082e8:	81a3      	strh	r3, [r4, #12]
 80082ea:	6923      	ldr	r3, [r4, #16]
 80082ec:	b94b      	cbnz	r3, 8008302 <__swsetup_r+0x7a>
 80082ee:	89a3      	ldrh	r3, [r4, #12]
 80082f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80082f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80082f8:	d003      	beq.n	8008302 <__swsetup_r+0x7a>
 80082fa:	4621      	mov	r1, r4
 80082fc:	4628      	mov	r0, r5
 80082fe:	f001 fd81 	bl	8009e04 <__smakebuf_r>
 8008302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008306:	f013 0201 	ands.w	r2, r3, #1
 800830a:	d00a      	beq.n	8008322 <__swsetup_r+0x9a>
 800830c:	2200      	movs	r2, #0
 800830e:	60a2      	str	r2, [r4, #8]
 8008310:	6962      	ldr	r2, [r4, #20]
 8008312:	4252      	negs	r2, r2
 8008314:	61a2      	str	r2, [r4, #24]
 8008316:	6922      	ldr	r2, [r4, #16]
 8008318:	b942      	cbnz	r2, 800832c <__swsetup_r+0xa4>
 800831a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800831e:	d1c5      	bne.n	80082ac <__swsetup_r+0x24>
 8008320:	bd38      	pop	{r3, r4, r5, pc}
 8008322:	0799      	lsls	r1, r3, #30
 8008324:	bf58      	it	pl
 8008326:	6962      	ldrpl	r2, [r4, #20]
 8008328:	60a2      	str	r2, [r4, #8]
 800832a:	e7f4      	b.n	8008316 <__swsetup_r+0x8e>
 800832c:	2000      	movs	r0, #0
 800832e:	e7f7      	b.n	8008320 <__swsetup_r+0x98>
 8008330:	20000024 	.word	0x20000024

08008334 <memset>:
 8008334:	4402      	add	r2, r0
 8008336:	4603      	mov	r3, r0
 8008338:	4293      	cmp	r3, r2
 800833a:	d100      	bne.n	800833e <memset+0xa>
 800833c:	4770      	bx	lr
 800833e:	f803 1b01 	strb.w	r1, [r3], #1
 8008342:	e7f9      	b.n	8008338 <memset+0x4>

08008344 <_localeconv_r>:
 8008344:	4800      	ldr	r0, [pc, #0]	@ (8008348 <_localeconv_r+0x4>)
 8008346:	4770      	bx	lr
 8008348:	20000164 	.word	0x20000164

0800834c <_close_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d06      	ldr	r5, [pc, #24]	@ (8008368 <_close_r+0x1c>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	602b      	str	r3, [r5, #0]
 8008358:	f7fa f930 	bl	80025bc <_close>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_close_r+0x1a>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_close_r+0x1a>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	200005b0 	.word	0x200005b0

0800836c <_lseek_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4d07      	ldr	r5, [pc, #28]	@ (800838c <_lseek_r+0x20>)
 8008370:	4604      	mov	r4, r0
 8008372:	4608      	mov	r0, r1
 8008374:	4611      	mov	r1, r2
 8008376:	2200      	movs	r2, #0
 8008378:	602a      	str	r2, [r5, #0]
 800837a:	461a      	mov	r2, r3
 800837c:	f7fa f945 	bl	800260a <_lseek>
 8008380:	1c43      	adds	r3, r0, #1
 8008382:	d102      	bne.n	800838a <_lseek_r+0x1e>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b103      	cbz	r3, 800838a <_lseek_r+0x1e>
 8008388:	6023      	str	r3, [r4, #0]
 800838a:	bd38      	pop	{r3, r4, r5, pc}
 800838c:	200005b0 	.word	0x200005b0

08008390 <_read_r>:
 8008390:	b538      	push	{r3, r4, r5, lr}
 8008392:	4d07      	ldr	r5, [pc, #28]	@ (80083b0 <_read_r+0x20>)
 8008394:	4604      	mov	r4, r0
 8008396:	4608      	mov	r0, r1
 8008398:	4611      	mov	r1, r2
 800839a:	2200      	movs	r2, #0
 800839c:	602a      	str	r2, [r5, #0]
 800839e:	461a      	mov	r2, r3
 80083a0:	f7fa f8d3 	bl	800254a <_read>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_read_r+0x1e>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_read_r+0x1e>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	200005b0 	.word	0x200005b0

080083b4 <_write_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4d07      	ldr	r5, [pc, #28]	@ (80083d4 <_write_r+0x20>)
 80083b8:	4604      	mov	r4, r0
 80083ba:	4608      	mov	r0, r1
 80083bc:	4611      	mov	r1, r2
 80083be:	2200      	movs	r2, #0
 80083c0:	602a      	str	r2, [r5, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	f7fa f8de 	bl	8002584 <_write>
 80083c8:	1c43      	adds	r3, r0, #1
 80083ca:	d102      	bne.n	80083d2 <_write_r+0x1e>
 80083cc:	682b      	ldr	r3, [r5, #0]
 80083ce:	b103      	cbz	r3, 80083d2 <_write_r+0x1e>
 80083d0:	6023      	str	r3, [r4, #0]
 80083d2:	bd38      	pop	{r3, r4, r5, pc}
 80083d4:	200005b0 	.word	0x200005b0

080083d8 <__errno>:
 80083d8:	4b01      	ldr	r3, [pc, #4]	@ (80083e0 <__errno+0x8>)
 80083da:	6818      	ldr	r0, [r3, #0]
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	20000024 	.word	0x20000024

080083e4 <__libc_init_array>:
 80083e4:	b570      	push	{r4, r5, r6, lr}
 80083e6:	4d0d      	ldr	r5, [pc, #52]	@ (800841c <__libc_init_array+0x38>)
 80083e8:	4c0d      	ldr	r4, [pc, #52]	@ (8008420 <__libc_init_array+0x3c>)
 80083ea:	1b64      	subs	r4, r4, r5
 80083ec:	10a4      	asrs	r4, r4, #2
 80083ee:	2600      	movs	r6, #0
 80083f0:	42a6      	cmp	r6, r4
 80083f2:	d109      	bne.n	8008408 <__libc_init_array+0x24>
 80083f4:	4d0b      	ldr	r5, [pc, #44]	@ (8008424 <__libc_init_array+0x40>)
 80083f6:	4c0c      	ldr	r4, [pc, #48]	@ (8008428 <__libc_init_array+0x44>)
 80083f8:	f001 fe30 	bl	800a05c <_init>
 80083fc:	1b64      	subs	r4, r4, r5
 80083fe:	10a4      	asrs	r4, r4, #2
 8008400:	2600      	movs	r6, #0
 8008402:	42a6      	cmp	r6, r4
 8008404:	d105      	bne.n	8008412 <__libc_init_array+0x2e>
 8008406:	bd70      	pop	{r4, r5, r6, pc}
 8008408:	f855 3b04 	ldr.w	r3, [r5], #4
 800840c:	4798      	blx	r3
 800840e:	3601      	adds	r6, #1
 8008410:	e7ee      	b.n	80083f0 <__libc_init_array+0xc>
 8008412:	f855 3b04 	ldr.w	r3, [r5], #4
 8008416:	4798      	blx	r3
 8008418:	3601      	adds	r6, #1
 800841a:	e7f2      	b.n	8008402 <__libc_init_array+0x1e>
 800841c:	0800a954 	.word	0x0800a954
 8008420:	0800a954 	.word	0x0800a954
 8008424:	0800a954 	.word	0x0800a954
 8008428:	0800a958 	.word	0x0800a958

0800842c <__retarget_lock_init_recursive>:
 800842c:	4770      	bx	lr

0800842e <__retarget_lock_acquire_recursive>:
 800842e:	4770      	bx	lr

08008430 <__retarget_lock_release_recursive>:
 8008430:	4770      	bx	lr

08008432 <quorem>:
 8008432:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008436:	6903      	ldr	r3, [r0, #16]
 8008438:	690c      	ldr	r4, [r1, #16]
 800843a:	42a3      	cmp	r3, r4
 800843c:	4607      	mov	r7, r0
 800843e:	db7e      	blt.n	800853e <quorem+0x10c>
 8008440:	3c01      	subs	r4, #1
 8008442:	f101 0814 	add.w	r8, r1, #20
 8008446:	00a3      	lsls	r3, r4, #2
 8008448:	f100 0514 	add.w	r5, r0, #20
 800844c:	9300      	str	r3, [sp, #0]
 800844e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008452:	9301      	str	r3, [sp, #4]
 8008454:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008458:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800845c:	3301      	adds	r3, #1
 800845e:	429a      	cmp	r2, r3
 8008460:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008464:	fbb2 f6f3 	udiv	r6, r2, r3
 8008468:	d32e      	bcc.n	80084c8 <quorem+0x96>
 800846a:	f04f 0a00 	mov.w	sl, #0
 800846e:	46c4      	mov	ip, r8
 8008470:	46ae      	mov	lr, r5
 8008472:	46d3      	mov	fp, sl
 8008474:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008478:	b298      	uxth	r0, r3
 800847a:	fb06 a000 	mla	r0, r6, r0, sl
 800847e:	0c02      	lsrs	r2, r0, #16
 8008480:	0c1b      	lsrs	r3, r3, #16
 8008482:	fb06 2303 	mla	r3, r6, r3, r2
 8008486:	f8de 2000 	ldr.w	r2, [lr]
 800848a:	b280      	uxth	r0, r0
 800848c:	b292      	uxth	r2, r2
 800848e:	1a12      	subs	r2, r2, r0
 8008490:	445a      	add	r2, fp
 8008492:	f8de 0000 	ldr.w	r0, [lr]
 8008496:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800849a:	b29b      	uxth	r3, r3
 800849c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80084a0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80084a4:	b292      	uxth	r2, r2
 80084a6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80084aa:	45e1      	cmp	r9, ip
 80084ac:	f84e 2b04 	str.w	r2, [lr], #4
 80084b0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80084b4:	d2de      	bcs.n	8008474 <quorem+0x42>
 80084b6:	9b00      	ldr	r3, [sp, #0]
 80084b8:	58eb      	ldr	r3, [r5, r3]
 80084ba:	b92b      	cbnz	r3, 80084c8 <quorem+0x96>
 80084bc:	9b01      	ldr	r3, [sp, #4]
 80084be:	3b04      	subs	r3, #4
 80084c0:	429d      	cmp	r5, r3
 80084c2:	461a      	mov	r2, r3
 80084c4:	d32f      	bcc.n	8008526 <quorem+0xf4>
 80084c6:	613c      	str	r4, [r7, #16]
 80084c8:	4638      	mov	r0, r7
 80084ca:	f001 f97f 	bl	80097cc <__mcmp>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	db25      	blt.n	800851e <quorem+0xec>
 80084d2:	4629      	mov	r1, r5
 80084d4:	2000      	movs	r0, #0
 80084d6:	f858 2b04 	ldr.w	r2, [r8], #4
 80084da:	f8d1 c000 	ldr.w	ip, [r1]
 80084de:	fa1f fe82 	uxth.w	lr, r2
 80084e2:	fa1f f38c 	uxth.w	r3, ip
 80084e6:	eba3 030e 	sub.w	r3, r3, lr
 80084ea:	4403      	add	r3, r0
 80084ec:	0c12      	lsrs	r2, r2, #16
 80084ee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80084f2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80084f6:	b29b      	uxth	r3, r3
 80084f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084fc:	45c1      	cmp	r9, r8
 80084fe:	f841 3b04 	str.w	r3, [r1], #4
 8008502:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008506:	d2e6      	bcs.n	80084d6 <quorem+0xa4>
 8008508:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800850c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008510:	b922      	cbnz	r2, 800851c <quorem+0xea>
 8008512:	3b04      	subs	r3, #4
 8008514:	429d      	cmp	r5, r3
 8008516:	461a      	mov	r2, r3
 8008518:	d30b      	bcc.n	8008532 <quorem+0x100>
 800851a:	613c      	str	r4, [r7, #16]
 800851c:	3601      	adds	r6, #1
 800851e:	4630      	mov	r0, r6
 8008520:	b003      	add	sp, #12
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008526:	6812      	ldr	r2, [r2, #0]
 8008528:	3b04      	subs	r3, #4
 800852a:	2a00      	cmp	r2, #0
 800852c:	d1cb      	bne.n	80084c6 <quorem+0x94>
 800852e:	3c01      	subs	r4, #1
 8008530:	e7c6      	b.n	80084c0 <quorem+0x8e>
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	3b04      	subs	r3, #4
 8008536:	2a00      	cmp	r2, #0
 8008538:	d1ef      	bne.n	800851a <quorem+0xe8>
 800853a:	3c01      	subs	r4, #1
 800853c:	e7ea      	b.n	8008514 <quorem+0xe2>
 800853e:	2000      	movs	r0, #0
 8008540:	e7ee      	b.n	8008520 <quorem+0xee>
 8008542:	0000      	movs	r0, r0
 8008544:	0000      	movs	r0, r0
	...

08008548 <_dtoa_r>:
 8008548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800854c:	69c7      	ldr	r7, [r0, #28]
 800854e:	b097      	sub	sp, #92	@ 0x5c
 8008550:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008554:	ec55 4b10 	vmov	r4, r5, d0
 8008558:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800855a:	9107      	str	r1, [sp, #28]
 800855c:	4681      	mov	r9, r0
 800855e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008560:	9311      	str	r3, [sp, #68]	@ 0x44
 8008562:	b97f      	cbnz	r7, 8008584 <_dtoa_r+0x3c>
 8008564:	2010      	movs	r0, #16
 8008566:	f000 fe09 	bl	800917c <malloc>
 800856a:	4602      	mov	r2, r0
 800856c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008570:	b920      	cbnz	r0, 800857c <_dtoa_r+0x34>
 8008572:	4ba9      	ldr	r3, [pc, #676]	@ (8008818 <_dtoa_r+0x2d0>)
 8008574:	21ef      	movs	r1, #239	@ 0xef
 8008576:	48a9      	ldr	r0, [pc, #676]	@ (800881c <_dtoa_r+0x2d4>)
 8008578:	f001 fcc0 	bl	8009efc <__assert_func>
 800857c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008580:	6007      	str	r7, [r0, #0]
 8008582:	60c7      	str	r7, [r0, #12]
 8008584:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008588:	6819      	ldr	r1, [r3, #0]
 800858a:	b159      	cbz	r1, 80085a4 <_dtoa_r+0x5c>
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	604a      	str	r2, [r1, #4]
 8008590:	2301      	movs	r3, #1
 8008592:	4093      	lsls	r3, r2
 8008594:	608b      	str	r3, [r1, #8]
 8008596:	4648      	mov	r0, r9
 8008598:	f000 fee6 	bl	8009368 <_Bfree>
 800859c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80085a0:	2200      	movs	r2, #0
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	1e2b      	subs	r3, r5, #0
 80085a6:	bfb9      	ittee	lt
 80085a8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80085ac:	9305      	strlt	r3, [sp, #20]
 80085ae:	2300      	movge	r3, #0
 80085b0:	6033      	strge	r3, [r6, #0]
 80085b2:	9f05      	ldr	r7, [sp, #20]
 80085b4:	4b9a      	ldr	r3, [pc, #616]	@ (8008820 <_dtoa_r+0x2d8>)
 80085b6:	bfbc      	itt	lt
 80085b8:	2201      	movlt	r2, #1
 80085ba:	6032      	strlt	r2, [r6, #0]
 80085bc:	43bb      	bics	r3, r7
 80085be:	d112      	bne.n	80085e6 <_dtoa_r+0x9e>
 80085c0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80085c2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80085c6:	6013      	str	r3, [r2, #0]
 80085c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80085cc:	4323      	orrs	r3, r4
 80085ce:	f000 855a 	beq.w	8009086 <_dtoa_r+0xb3e>
 80085d2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80085d4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008834 <_dtoa_r+0x2ec>
 80085d8:	2b00      	cmp	r3, #0
 80085da:	f000 855c 	beq.w	8009096 <_dtoa_r+0xb4e>
 80085de:	f10a 0303 	add.w	r3, sl, #3
 80085e2:	f000 bd56 	b.w	8009092 <_dtoa_r+0xb4a>
 80085e6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80085ea:	2200      	movs	r2, #0
 80085ec:	ec51 0b17 	vmov	r0, r1, d7
 80085f0:	2300      	movs	r3, #0
 80085f2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80085f6:	f7f8 fa67 	bl	8000ac8 <__aeabi_dcmpeq>
 80085fa:	4680      	mov	r8, r0
 80085fc:	b158      	cbz	r0, 8008616 <_dtoa_r+0xce>
 80085fe:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008600:	2301      	movs	r3, #1
 8008602:	6013      	str	r3, [r2, #0]
 8008604:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008606:	b113      	cbz	r3, 800860e <_dtoa_r+0xc6>
 8008608:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800860a:	4b86      	ldr	r3, [pc, #536]	@ (8008824 <_dtoa_r+0x2dc>)
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008838 <_dtoa_r+0x2f0>
 8008612:	f000 bd40 	b.w	8009096 <_dtoa_r+0xb4e>
 8008616:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800861a:	aa14      	add	r2, sp, #80	@ 0x50
 800861c:	a915      	add	r1, sp, #84	@ 0x54
 800861e:	4648      	mov	r0, r9
 8008620:	f001 f984 	bl	800992c <__d2b>
 8008624:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008628:	9002      	str	r0, [sp, #8]
 800862a:	2e00      	cmp	r6, #0
 800862c:	d078      	beq.n	8008720 <_dtoa_r+0x1d8>
 800862e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008630:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008638:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800863c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008640:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008644:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008648:	4619      	mov	r1, r3
 800864a:	2200      	movs	r2, #0
 800864c:	4b76      	ldr	r3, [pc, #472]	@ (8008828 <_dtoa_r+0x2e0>)
 800864e:	f7f7 fe1b 	bl	8000288 <__aeabi_dsub>
 8008652:	a36b      	add	r3, pc, #428	@ (adr r3, 8008800 <_dtoa_r+0x2b8>)
 8008654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008658:	f7f7 ffce 	bl	80005f8 <__aeabi_dmul>
 800865c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008808 <_dtoa_r+0x2c0>)
 800865e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008662:	f7f7 fe13 	bl	800028c <__adddf3>
 8008666:	4604      	mov	r4, r0
 8008668:	4630      	mov	r0, r6
 800866a:	460d      	mov	r5, r1
 800866c:	f7f7 ff5a 	bl	8000524 <__aeabi_i2d>
 8008670:	a367      	add	r3, pc, #412	@ (adr r3, 8008810 <_dtoa_r+0x2c8>)
 8008672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008676:	f7f7 ffbf 	bl	80005f8 <__aeabi_dmul>
 800867a:	4602      	mov	r2, r0
 800867c:	460b      	mov	r3, r1
 800867e:	4620      	mov	r0, r4
 8008680:	4629      	mov	r1, r5
 8008682:	f7f7 fe03 	bl	800028c <__adddf3>
 8008686:	4604      	mov	r4, r0
 8008688:	460d      	mov	r5, r1
 800868a:	f7f8 fa65 	bl	8000b58 <__aeabi_d2iz>
 800868e:	2200      	movs	r2, #0
 8008690:	4607      	mov	r7, r0
 8008692:	2300      	movs	r3, #0
 8008694:	4620      	mov	r0, r4
 8008696:	4629      	mov	r1, r5
 8008698:	f7f8 fa20 	bl	8000adc <__aeabi_dcmplt>
 800869c:	b140      	cbz	r0, 80086b0 <_dtoa_r+0x168>
 800869e:	4638      	mov	r0, r7
 80086a0:	f7f7 ff40 	bl	8000524 <__aeabi_i2d>
 80086a4:	4622      	mov	r2, r4
 80086a6:	462b      	mov	r3, r5
 80086a8:	f7f8 fa0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80086ac:	b900      	cbnz	r0, 80086b0 <_dtoa_r+0x168>
 80086ae:	3f01      	subs	r7, #1
 80086b0:	2f16      	cmp	r7, #22
 80086b2:	d852      	bhi.n	800875a <_dtoa_r+0x212>
 80086b4:	4b5d      	ldr	r3, [pc, #372]	@ (800882c <_dtoa_r+0x2e4>)
 80086b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80086ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086c2:	f7f8 fa0b 	bl	8000adc <__aeabi_dcmplt>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d049      	beq.n	800875e <_dtoa_r+0x216>
 80086ca:	3f01      	subs	r7, #1
 80086cc:	2300      	movs	r3, #0
 80086ce:	9310      	str	r3, [sp, #64]	@ 0x40
 80086d0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80086d2:	1b9b      	subs	r3, r3, r6
 80086d4:	1e5a      	subs	r2, r3, #1
 80086d6:	bf45      	ittet	mi
 80086d8:	f1c3 0301 	rsbmi	r3, r3, #1
 80086dc:	9300      	strmi	r3, [sp, #0]
 80086de:	2300      	movpl	r3, #0
 80086e0:	2300      	movmi	r3, #0
 80086e2:	9206      	str	r2, [sp, #24]
 80086e4:	bf54      	ite	pl
 80086e6:	9300      	strpl	r3, [sp, #0]
 80086e8:	9306      	strmi	r3, [sp, #24]
 80086ea:	2f00      	cmp	r7, #0
 80086ec:	db39      	blt.n	8008762 <_dtoa_r+0x21a>
 80086ee:	9b06      	ldr	r3, [sp, #24]
 80086f0:	970d      	str	r7, [sp, #52]	@ 0x34
 80086f2:	443b      	add	r3, r7
 80086f4:	9306      	str	r3, [sp, #24]
 80086f6:	2300      	movs	r3, #0
 80086f8:	9308      	str	r3, [sp, #32]
 80086fa:	9b07      	ldr	r3, [sp, #28]
 80086fc:	2b09      	cmp	r3, #9
 80086fe:	d863      	bhi.n	80087c8 <_dtoa_r+0x280>
 8008700:	2b05      	cmp	r3, #5
 8008702:	bfc4      	itt	gt
 8008704:	3b04      	subgt	r3, #4
 8008706:	9307      	strgt	r3, [sp, #28]
 8008708:	9b07      	ldr	r3, [sp, #28]
 800870a:	f1a3 0302 	sub.w	r3, r3, #2
 800870e:	bfcc      	ite	gt
 8008710:	2400      	movgt	r4, #0
 8008712:	2401      	movle	r4, #1
 8008714:	2b03      	cmp	r3, #3
 8008716:	d863      	bhi.n	80087e0 <_dtoa_r+0x298>
 8008718:	e8df f003 	tbb	[pc, r3]
 800871c:	2b375452 	.word	0x2b375452
 8008720:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008724:	441e      	add	r6, r3
 8008726:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800872a:	2b20      	cmp	r3, #32
 800872c:	bfc1      	itttt	gt
 800872e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008732:	409f      	lslgt	r7, r3
 8008734:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008738:	fa24 f303 	lsrgt.w	r3, r4, r3
 800873c:	bfd6      	itet	le
 800873e:	f1c3 0320 	rsble	r3, r3, #32
 8008742:	ea47 0003 	orrgt.w	r0, r7, r3
 8008746:	fa04 f003 	lslle.w	r0, r4, r3
 800874a:	f7f7 fedb 	bl	8000504 <__aeabi_ui2d>
 800874e:	2201      	movs	r2, #1
 8008750:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008754:	3e01      	subs	r6, #1
 8008756:	9212      	str	r2, [sp, #72]	@ 0x48
 8008758:	e776      	b.n	8008648 <_dtoa_r+0x100>
 800875a:	2301      	movs	r3, #1
 800875c:	e7b7      	b.n	80086ce <_dtoa_r+0x186>
 800875e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008760:	e7b6      	b.n	80086d0 <_dtoa_r+0x188>
 8008762:	9b00      	ldr	r3, [sp, #0]
 8008764:	1bdb      	subs	r3, r3, r7
 8008766:	9300      	str	r3, [sp, #0]
 8008768:	427b      	negs	r3, r7
 800876a:	9308      	str	r3, [sp, #32]
 800876c:	2300      	movs	r3, #0
 800876e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008770:	e7c3      	b.n	80086fa <_dtoa_r+0x1b2>
 8008772:	2301      	movs	r3, #1
 8008774:	9309      	str	r3, [sp, #36]	@ 0x24
 8008776:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008778:	eb07 0b03 	add.w	fp, r7, r3
 800877c:	f10b 0301 	add.w	r3, fp, #1
 8008780:	2b01      	cmp	r3, #1
 8008782:	9303      	str	r3, [sp, #12]
 8008784:	bfb8      	it	lt
 8008786:	2301      	movlt	r3, #1
 8008788:	e006      	b.n	8008798 <_dtoa_r+0x250>
 800878a:	2301      	movs	r3, #1
 800878c:	9309      	str	r3, [sp, #36]	@ 0x24
 800878e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008790:	2b00      	cmp	r3, #0
 8008792:	dd28      	ble.n	80087e6 <_dtoa_r+0x29e>
 8008794:	469b      	mov	fp, r3
 8008796:	9303      	str	r3, [sp, #12]
 8008798:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800879c:	2100      	movs	r1, #0
 800879e:	2204      	movs	r2, #4
 80087a0:	f102 0514 	add.w	r5, r2, #20
 80087a4:	429d      	cmp	r5, r3
 80087a6:	d926      	bls.n	80087f6 <_dtoa_r+0x2ae>
 80087a8:	6041      	str	r1, [r0, #4]
 80087aa:	4648      	mov	r0, r9
 80087ac:	f000 fd9c 	bl	80092e8 <_Balloc>
 80087b0:	4682      	mov	sl, r0
 80087b2:	2800      	cmp	r0, #0
 80087b4:	d142      	bne.n	800883c <_dtoa_r+0x2f4>
 80087b6:	4b1e      	ldr	r3, [pc, #120]	@ (8008830 <_dtoa_r+0x2e8>)
 80087b8:	4602      	mov	r2, r0
 80087ba:	f240 11af 	movw	r1, #431	@ 0x1af
 80087be:	e6da      	b.n	8008576 <_dtoa_r+0x2e>
 80087c0:	2300      	movs	r3, #0
 80087c2:	e7e3      	b.n	800878c <_dtoa_r+0x244>
 80087c4:	2300      	movs	r3, #0
 80087c6:	e7d5      	b.n	8008774 <_dtoa_r+0x22c>
 80087c8:	2401      	movs	r4, #1
 80087ca:	2300      	movs	r3, #0
 80087cc:	9307      	str	r3, [sp, #28]
 80087ce:	9409      	str	r4, [sp, #36]	@ 0x24
 80087d0:	f04f 3bff 	mov.w	fp, #4294967295
 80087d4:	2200      	movs	r2, #0
 80087d6:	f8cd b00c 	str.w	fp, [sp, #12]
 80087da:	2312      	movs	r3, #18
 80087dc:	920c      	str	r2, [sp, #48]	@ 0x30
 80087de:	e7db      	b.n	8008798 <_dtoa_r+0x250>
 80087e0:	2301      	movs	r3, #1
 80087e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e4:	e7f4      	b.n	80087d0 <_dtoa_r+0x288>
 80087e6:	f04f 0b01 	mov.w	fp, #1
 80087ea:	f8cd b00c 	str.w	fp, [sp, #12]
 80087ee:	465b      	mov	r3, fp
 80087f0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80087f4:	e7d0      	b.n	8008798 <_dtoa_r+0x250>
 80087f6:	3101      	adds	r1, #1
 80087f8:	0052      	lsls	r2, r2, #1
 80087fa:	e7d1      	b.n	80087a0 <_dtoa_r+0x258>
 80087fc:	f3af 8000 	nop.w
 8008800:	636f4361 	.word	0x636f4361
 8008804:	3fd287a7 	.word	0x3fd287a7
 8008808:	8b60c8b3 	.word	0x8b60c8b3
 800880c:	3fc68a28 	.word	0x3fc68a28
 8008810:	509f79fb 	.word	0x509f79fb
 8008814:	3fd34413 	.word	0x3fd34413
 8008818:	0800a619 	.word	0x0800a619
 800881c:	0800a630 	.word	0x0800a630
 8008820:	7ff00000 	.word	0x7ff00000
 8008824:	0800a5e9 	.word	0x0800a5e9
 8008828:	3ff80000 	.word	0x3ff80000
 800882c:	0800a780 	.word	0x0800a780
 8008830:	0800a688 	.word	0x0800a688
 8008834:	0800a615 	.word	0x0800a615
 8008838:	0800a5e8 	.word	0x0800a5e8
 800883c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008840:	6018      	str	r0, [r3, #0]
 8008842:	9b03      	ldr	r3, [sp, #12]
 8008844:	2b0e      	cmp	r3, #14
 8008846:	f200 80a1 	bhi.w	800898c <_dtoa_r+0x444>
 800884a:	2c00      	cmp	r4, #0
 800884c:	f000 809e 	beq.w	800898c <_dtoa_r+0x444>
 8008850:	2f00      	cmp	r7, #0
 8008852:	dd33      	ble.n	80088bc <_dtoa_r+0x374>
 8008854:	4b9c      	ldr	r3, [pc, #624]	@ (8008ac8 <_dtoa_r+0x580>)
 8008856:	f007 020f 	and.w	r2, r7, #15
 800885a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800885e:	ed93 7b00 	vldr	d7, [r3]
 8008862:	05f8      	lsls	r0, r7, #23
 8008864:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008868:	ea4f 1427 	mov.w	r4, r7, asr #4
 800886c:	d516      	bpl.n	800889c <_dtoa_r+0x354>
 800886e:	4b97      	ldr	r3, [pc, #604]	@ (8008acc <_dtoa_r+0x584>)
 8008870:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008874:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008878:	f7f7 ffe8 	bl	800084c <__aeabi_ddiv>
 800887c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008880:	f004 040f 	and.w	r4, r4, #15
 8008884:	2603      	movs	r6, #3
 8008886:	4d91      	ldr	r5, [pc, #580]	@ (8008acc <_dtoa_r+0x584>)
 8008888:	b954      	cbnz	r4, 80088a0 <_dtoa_r+0x358>
 800888a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800888e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008892:	f7f7 ffdb 	bl	800084c <__aeabi_ddiv>
 8008896:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800889a:	e028      	b.n	80088ee <_dtoa_r+0x3a6>
 800889c:	2602      	movs	r6, #2
 800889e:	e7f2      	b.n	8008886 <_dtoa_r+0x33e>
 80088a0:	07e1      	lsls	r1, r4, #31
 80088a2:	d508      	bpl.n	80088b6 <_dtoa_r+0x36e>
 80088a4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80088a8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80088ac:	f7f7 fea4 	bl	80005f8 <__aeabi_dmul>
 80088b0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80088b4:	3601      	adds	r6, #1
 80088b6:	1064      	asrs	r4, r4, #1
 80088b8:	3508      	adds	r5, #8
 80088ba:	e7e5      	b.n	8008888 <_dtoa_r+0x340>
 80088bc:	f000 80af 	beq.w	8008a1e <_dtoa_r+0x4d6>
 80088c0:	427c      	negs	r4, r7
 80088c2:	4b81      	ldr	r3, [pc, #516]	@ (8008ac8 <_dtoa_r+0x580>)
 80088c4:	4d81      	ldr	r5, [pc, #516]	@ (8008acc <_dtoa_r+0x584>)
 80088c6:	f004 020f 	and.w	r2, r4, #15
 80088ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80088d6:	f7f7 fe8f 	bl	80005f8 <__aeabi_dmul>
 80088da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088de:	1124      	asrs	r4, r4, #4
 80088e0:	2300      	movs	r3, #0
 80088e2:	2602      	movs	r6, #2
 80088e4:	2c00      	cmp	r4, #0
 80088e6:	f040 808f 	bne.w	8008a08 <_dtoa_r+0x4c0>
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d1d3      	bne.n	8008896 <_dtoa_r+0x34e>
 80088ee:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80088f0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f000 8094 	beq.w	8008a22 <_dtoa_r+0x4da>
 80088fa:	4b75      	ldr	r3, [pc, #468]	@ (8008ad0 <_dtoa_r+0x588>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	4620      	mov	r0, r4
 8008900:	4629      	mov	r1, r5
 8008902:	f7f8 f8eb 	bl	8000adc <__aeabi_dcmplt>
 8008906:	2800      	cmp	r0, #0
 8008908:	f000 808b 	beq.w	8008a22 <_dtoa_r+0x4da>
 800890c:	9b03      	ldr	r3, [sp, #12]
 800890e:	2b00      	cmp	r3, #0
 8008910:	f000 8087 	beq.w	8008a22 <_dtoa_r+0x4da>
 8008914:	f1bb 0f00 	cmp.w	fp, #0
 8008918:	dd34      	ble.n	8008984 <_dtoa_r+0x43c>
 800891a:	4620      	mov	r0, r4
 800891c:	4b6d      	ldr	r3, [pc, #436]	@ (8008ad4 <_dtoa_r+0x58c>)
 800891e:	2200      	movs	r2, #0
 8008920:	4629      	mov	r1, r5
 8008922:	f7f7 fe69 	bl	80005f8 <__aeabi_dmul>
 8008926:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800892a:	f107 38ff 	add.w	r8, r7, #4294967295
 800892e:	3601      	adds	r6, #1
 8008930:	465c      	mov	r4, fp
 8008932:	4630      	mov	r0, r6
 8008934:	f7f7 fdf6 	bl	8000524 <__aeabi_i2d>
 8008938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800893c:	f7f7 fe5c 	bl	80005f8 <__aeabi_dmul>
 8008940:	4b65      	ldr	r3, [pc, #404]	@ (8008ad8 <_dtoa_r+0x590>)
 8008942:	2200      	movs	r2, #0
 8008944:	f7f7 fca2 	bl	800028c <__adddf3>
 8008948:	4605      	mov	r5, r0
 800894a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800894e:	2c00      	cmp	r4, #0
 8008950:	d16a      	bne.n	8008a28 <_dtoa_r+0x4e0>
 8008952:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008956:	4b61      	ldr	r3, [pc, #388]	@ (8008adc <_dtoa_r+0x594>)
 8008958:	2200      	movs	r2, #0
 800895a:	f7f7 fc95 	bl	8000288 <__aeabi_dsub>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008966:	462a      	mov	r2, r5
 8008968:	4633      	mov	r3, r6
 800896a:	f7f8 f8d5 	bl	8000b18 <__aeabi_dcmpgt>
 800896e:	2800      	cmp	r0, #0
 8008970:	f040 8298 	bne.w	8008ea4 <_dtoa_r+0x95c>
 8008974:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008978:	462a      	mov	r2, r5
 800897a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800897e:	f7f8 f8ad 	bl	8000adc <__aeabi_dcmplt>
 8008982:	bb38      	cbnz	r0, 80089d4 <_dtoa_r+0x48c>
 8008984:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008988:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800898c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800898e:	2b00      	cmp	r3, #0
 8008990:	f2c0 8157 	blt.w	8008c42 <_dtoa_r+0x6fa>
 8008994:	2f0e      	cmp	r7, #14
 8008996:	f300 8154 	bgt.w	8008c42 <_dtoa_r+0x6fa>
 800899a:	4b4b      	ldr	r3, [pc, #300]	@ (8008ac8 <_dtoa_r+0x580>)
 800899c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80089a0:	ed93 7b00 	vldr	d7, [r3]
 80089a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	ed8d 7b00 	vstr	d7, [sp]
 80089ac:	f280 80e5 	bge.w	8008b7a <_dtoa_r+0x632>
 80089b0:	9b03      	ldr	r3, [sp, #12]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	f300 80e1 	bgt.w	8008b7a <_dtoa_r+0x632>
 80089b8:	d10c      	bne.n	80089d4 <_dtoa_r+0x48c>
 80089ba:	4b48      	ldr	r3, [pc, #288]	@ (8008adc <_dtoa_r+0x594>)
 80089bc:	2200      	movs	r2, #0
 80089be:	ec51 0b17 	vmov	r0, r1, d7
 80089c2:	f7f7 fe19 	bl	80005f8 <__aeabi_dmul>
 80089c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80089ca:	f7f8 f89b 	bl	8000b04 <__aeabi_dcmpge>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	f000 8266 	beq.w	8008ea0 <_dtoa_r+0x958>
 80089d4:	2400      	movs	r4, #0
 80089d6:	4625      	mov	r5, r4
 80089d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089da:	4656      	mov	r6, sl
 80089dc:	ea6f 0803 	mvn.w	r8, r3
 80089e0:	2700      	movs	r7, #0
 80089e2:	4621      	mov	r1, r4
 80089e4:	4648      	mov	r0, r9
 80089e6:	f000 fcbf 	bl	8009368 <_Bfree>
 80089ea:	2d00      	cmp	r5, #0
 80089ec:	f000 80bd 	beq.w	8008b6a <_dtoa_r+0x622>
 80089f0:	b12f      	cbz	r7, 80089fe <_dtoa_r+0x4b6>
 80089f2:	42af      	cmp	r7, r5
 80089f4:	d003      	beq.n	80089fe <_dtoa_r+0x4b6>
 80089f6:	4639      	mov	r1, r7
 80089f8:	4648      	mov	r0, r9
 80089fa:	f000 fcb5 	bl	8009368 <_Bfree>
 80089fe:	4629      	mov	r1, r5
 8008a00:	4648      	mov	r0, r9
 8008a02:	f000 fcb1 	bl	8009368 <_Bfree>
 8008a06:	e0b0      	b.n	8008b6a <_dtoa_r+0x622>
 8008a08:	07e2      	lsls	r2, r4, #31
 8008a0a:	d505      	bpl.n	8008a18 <_dtoa_r+0x4d0>
 8008a0c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008a10:	f7f7 fdf2 	bl	80005f8 <__aeabi_dmul>
 8008a14:	3601      	adds	r6, #1
 8008a16:	2301      	movs	r3, #1
 8008a18:	1064      	asrs	r4, r4, #1
 8008a1a:	3508      	adds	r5, #8
 8008a1c:	e762      	b.n	80088e4 <_dtoa_r+0x39c>
 8008a1e:	2602      	movs	r6, #2
 8008a20:	e765      	b.n	80088ee <_dtoa_r+0x3a6>
 8008a22:	9c03      	ldr	r4, [sp, #12]
 8008a24:	46b8      	mov	r8, r7
 8008a26:	e784      	b.n	8008932 <_dtoa_r+0x3ea>
 8008a28:	4b27      	ldr	r3, [pc, #156]	@ (8008ac8 <_dtoa_r+0x580>)
 8008a2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008a30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a34:	4454      	add	r4, sl
 8008a36:	2900      	cmp	r1, #0
 8008a38:	d054      	beq.n	8008ae4 <_dtoa_r+0x59c>
 8008a3a:	4929      	ldr	r1, [pc, #164]	@ (8008ae0 <_dtoa_r+0x598>)
 8008a3c:	2000      	movs	r0, #0
 8008a3e:	f7f7 ff05 	bl	800084c <__aeabi_ddiv>
 8008a42:	4633      	mov	r3, r6
 8008a44:	462a      	mov	r2, r5
 8008a46:	f7f7 fc1f 	bl	8000288 <__aeabi_dsub>
 8008a4a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008a4e:	4656      	mov	r6, sl
 8008a50:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a54:	f7f8 f880 	bl	8000b58 <__aeabi_d2iz>
 8008a58:	4605      	mov	r5, r0
 8008a5a:	f7f7 fd63 	bl	8000524 <__aeabi_i2d>
 8008a5e:	4602      	mov	r2, r0
 8008a60:	460b      	mov	r3, r1
 8008a62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008a66:	f7f7 fc0f 	bl	8000288 <__aeabi_dsub>
 8008a6a:	3530      	adds	r5, #48	@ 0x30
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a74:	f806 5b01 	strb.w	r5, [r6], #1
 8008a78:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a7c:	f7f8 f82e 	bl	8000adc <__aeabi_dcmplt>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d172      	bne.n	8008b6a <_dtoa_r+0x622>
 8008a84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a88:	4911      	ldr	r1, [pc, #68]	@ (8008ad0 <_dtoa_r+0x588>)
 8008a8a:	2000      	movs	r0, #0
 8008a8c:	f7f7 fbfc 	bl	8000288 <__aeabi_dsub>
 8008a90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008a94:	f7f8 f822 	bl	8000adc <__aeabi_dcmplt>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	f040 80b4 	bne.w	8008c06 <_dtoa_r+0x6be>
 8008a9e:	42a6      	cmp	r6, r4
 8008aa0:	f43f af70 	beq.w	8008984 <_dtoa_r+0x43c>
 8008aa4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8008ad4 <_dtoa_r+0x58c>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	f7f7 fda4 	bl	80005f8 <__aeabi_dmul>
 8008ab0:	4b08      	ldr	r3, [pc, #32]	@ (8008ad4 <_dtoa_r+0x58c>)
 8008ab2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008abc:	f7f7 fd9c 	bl	80005f8 <__aeabi_dmul>
 8008ac0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ac4:	e7c4      	b.n	8008a50 <_dtoa_r+0x508>
 8008ac6:	bf00      	nop
 8008ac8:	0800a780 	.word	0x0800a780
 8008acc:	0800a758 	.word	0x0800a758
 8008ad0:	3ff00000 	.word	0x3ff00000
 8008ad4:	40240000 	.word	0x40240000
 8008ad8:	401c0000 	.word	0x401c0000
 8008adc:	40140000 	.word	0x40140000
 8008ae0:	3fe00000 	.word	0x3fe00000
 8008ae4:	4631      	mov	r1, r6
 8008ae6:	4628      	mov	r0, r5
 8008ae8:	f7f7 fd86 	bl	80005f8 <__aeabi_dmul>
 8008aec:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008af0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008af2:	4656      	mov	r6, sl
 8008af4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008af8:	f7f8 f82e 	bl	8000b58 <__aeabi_d2iz>
 8008afc:	4605      	mov	r5, r0
 8008afe:	f7f7 fd11 	bl	8000524 <__aeabi_i2d>
 8008b02:	4602      	mov	r2, r0
 8008b04:	460b      	mov	r3, r1
 8008b06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b0a:	f7f7 fbbd 	bl	8000288 <__aeabi_dsub>
 8008b0e:	3530      	adds	r5, #48	@ 0x30
 8008b10:	f806 5b01 	strb.w	r5, [r6], #1
 8008b14:	4602      	mov	r2, r0
 8008b16:	460b      	mov	r3, r1
 8008b18:	42a6      	cmp	r6, r4
 8008b1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008b1e:	f04f 0200 	mov.w	r2, #0
 8008b22:	d124      	bne.n	8008b6e <_dtoa_r+0x626>
 8008b24:	4baf      	ldr	r3, [pc, #700]	@ (8008de4 <_dtoa_r+0x89c>)
 8008b26:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008b2a:	f7f7 fbaf 	bl	800028c <__adddf3>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	460b      	mov	r3, r1
 8008b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b36:	f7f7 ffef 	bl	8000b18 <__aeabi_dcmpgt>
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d163      	bne.n	8008c06 <_dtoa_r+0x6be>
 8008b3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008b42:	49a8      	ldr	r1, [pc, #672]	@ (8008de4 <_dtoa_r+0x89c>)
 8008b44:	2000      	movs	r0, #0
 8008b46:	f7f7 fb9f 	bl	8000288 <__aeabi_dsub>
 8008b4a:	4602      	mov	r2, r0
 8008b4c:	460b      	mov	r3, r1
 8008b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008b52:	f7f7 ffc3 	bl	8000adc <__aeabi_dcmplt>
 8008b56:	2800      	cmp	r0, #0
 8008b58:	f43f af14 	beq.w	8008984 <_dtoa_r+0x43c>
 8008b5c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008b5e:	1e73      	subs	r3, r6, #1
 8008b60:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008b62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b66:	2b30      	cmp	r3, #48	@ 0x30
 8008b68:	d0f8      	beq.n	8008b5c <_dtoa_r+0x614>
 8008b6a:	4647      	mov	r7, r8
 8008b6c:	e03b      	b.n	8008be6 <_dtoa_r+0x69e>
 8008b6e:	4b9e      	ldr	r3, [pc, #632]	@ (8008de8 <_dtoa_r+0x8a0>)
 8008b70:	f7f7 fd42 	bl	80005f8 <__aeabi_dmul>
 8008b74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008b78:	e7bc      	b.n	8008af4 <_dtoa_r+0x5ac>
 8008b7a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008b7e:	4656      	mov	r6, sl
 8008b80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b84:	4620      	mov	r0, r4
 8008b86:	4629      	mov	r1, r5
 8008b88:	f7f7 fe60 	bl	800084c <__aeabi_ddiv>
 8008b8c:	f7f7 ffe4 	bl	8000b58 <__aeabi_d2iz>
 8008b90:	4680      	mov	r8, r0
 8008b92:	f7f7 fcc7 	bl	8000524 <__aeabi_i2d>
 8008b96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008b9a:	f7f7 fd2d 	bl	80005f8 <__aeabi_dmul>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	460b      	mov	r3, r1
 8008ba2:	4620      	mov	r0, r4
 8008ba4:	4629      	mov	r1, r5
 8008ba6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008baa:	f7f7 fb6d 	bl	8000288 <__aeabi_dsub>
 8008bae:	f806 4b01 	strb.w	r4, [r6], #1
 8008bb2:	9d03      	ldr	r5, [sp, #12]
 8008bb4:	eba6 040a 	sub.w	r4, r6, sl
 8008bb8:	42a5      	cmp	r5, r4
 8008bba:	4602      	mov	r2, r0
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	d133      	bne.n	8008c28 <_dtoa_r+0x6e0>
 8008bc0:	f7f7 fb64 	bl	800028c <__adddf3>
 8008bc4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bc8:	4604      	mov	r4, r0
 8008bca:	460d      	mov	r5, r1
 8008bcc:	f7f7 ffa4 	bl	8000b18 <__aeabi_dcmpgt>
 8008bd0:	b9c0      	cbnz	r0, 8008c04 <_dtoa_r+0x6bc>
 8008bd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bd6:	4620      	mov	r0, r4
 8008bd8:	4629      	mov	r1, r5
 8008bda:	f7f7 ff75 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bde:	b110      	cbz	r0, 8008be6 <_dtoa_r+0x69e>
 8008be0:	f018 0f01 	tst.w	r8, #1
 8008be4:	d10e      	bne.n	8008c04 <_dtoa_r+0x6bc>
 8008be6:	9902      	ldr	r1, [sp, #8]
 8008be8:	4648      	mov	r0, r9
 8008bea:	f000 fbbd 	bl	8009368 <_Bfree>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	7033      	strb	r3, [r6, #0]
 8008bf2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008bf4:	3701      	adds	r7, #1
 8008bf6:	601f      	str	r7, [r3, #0]
 8008bf8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 824b 	beq.w	8009096 <_dtoa_r+0xb4e>
 8008c00:	601e      	str	r6, [r3, #0]
 8008c02:	e248      	b.n	8009096 <_dtoa_r+0xb4e>
 8008c04:	46b8      	mov	r8, r7
 8008c06:	4633      	mov	r3, r6
 8008c08:	461e      	mov	r6, r3
 8008c0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c0e:	2a39      	cmp	r2, #57	@ 0x39
 8008c10:	d106      	bne.n	8008c20 <_dtoa_r+0x6d8>
 8008c12:	459a      	cmp	sl, r3
 8008c14:	d1f8      	bne.n	8008c08 <_dtoa_r+0x6c0>
 8008c16:	2230      	movs	r2, #48	@ 0x30
 8008c18:	f108 0801 	add.w	r8, r8, #1
 8008c1c:	f88a 2000 	strb.w	r2, [sl]
 8008c20:	781a      	ldrb	r2, [r3, #0]
 8008c22:	3201      	adds	r2, #1
 8008c24:	701a      	strb	r2, [r3, #0]
 8008c26:	e7a0      	b.n	8008b6a <_dtoa_r+0x622>
 8008c28:	4b6f      	ldr	r3, [pc, #444]	@ (8008de8 <_dtoa_r+0x8a0>)
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f7f7 fce4 	bl	80005f8 <__aeabi_dmul>
 8008c30:	2200      	movs	r2, #0
 8008c32:	2300      	movs	r3, #0
 8008c34:	4604      	mov	r4, r0
 8008c36:	460d      	mov	r5, r1
 8008c38:	f7f7 ff46 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d09f      	beq.n	8008b80 <_dtoa_r+0x638>
 8008c40:	e7d1      	b.n	8008be6 <_dtoa_r+0x69e>
 8008c42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c44:	2a00      	cmp	r2, #0
 8008c46:	f000 80ea 	beq.w	8008e1e <_dtoa_r+0x8d6>
 8008c4a:	9a07      	ldr	r2, [sp, #28]
 8008c4c:	2a01      	cmp	r2, #1
 8008c4e:	f300 80cd 	bgt.w	8008dec <_dtoa_r+0x8a4>
 8008c52:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008c54:	2a00      	cmp	r2, #0
 8008c56:	f000 80c1 	beq.w	8008ddc <_dtoa_r+0x894>
 8008c5a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008c5e:	9c08      	ldr	r4, [sp, #32]
 8008c60:	9e00      	ldr	r6, [sp, #0]
 8008c62:	9a00      	ldr	r2, [sp, #0]
 8008c64:	441a      	add	r2, r3
 8008c66:	9200      	str	r2, [sp, #0]
 8008c68:	9a06      	ldr	r2, [sp, #24]
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	441a      	add	r2, r3
 8008c6e:	4648      	mov	r0, r9
 8008c70:	9206      	str	r2, [sp, #24]
 8008c72:	f000 fc2d 	bl	80094d0 <__i2b>
 8008c76:	4605      	mov	r5, r0
 8008c78:	b166      	cbz	r6, 8008c94 <_dtoa_r+0x74c>
 8008c7a:	9b06      	ldr	r3, [sp, #24]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	dd09      	ble.n	8008c94 <_dtoa_r+0x74c>
 8008c80:	42b3      	cmp	r3, r6
 8008c82:	9a00      	ldr	r2, [sp, #0]
 8008c84:	bfa8      	it	ge
 8008c86:	4633      	movge	r3, r6
 8008c88:	1ad2      	subs	r2, r2, r3
 8008c8a:	9200      	str	r2, [sp, #0]
 8008c8c:	9a06      	ldr	r2, [sp, #24]
 8008c8e:	1af6      	subs	r6, r6, r3
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	9306      	str	r3, [sp, #24]
 8008c94:	9b08      	ldr	r3, [sp, #32]
 8008c96:	b30b      	cbz	r3, 8008cdc <_dtoa_r+0x794>
 8008c98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	f000 80c6 	beq.w	8008e2c <_dtoa_r+0x8e4>
 8008ca0:	2c00      	cmp	r4, #0
 8008ca2:	f000 80c0 	beq.w	8008e26 <_dtoa_r+0x8de>
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	4622      	mov	r2, r4
 8008caa:	4648      	mov	r0, r9
 8008cac:	f000 fcc8 	bl	8009640 <__pow5mult>
 8008cb0:	9a02      	ldr	r2, [sp, #8]
 8008cb2:	4601      	mov	r1, r0
 8008cb4:	4605      	mov	r5, r0
 8008cb6:	4648      	mov	r0, r9
 8008cb8:	f000 fc20 	bl	80094fc <__multiply>
 8008cbc:	9902      	ldr	r1, [sp, #8]
 8008cbe:	4680      	mov	r8, r0
 8008cc0:	4648      	mov	r0, r9
 8008cc2:	f000 fb51 	bl	8009368 <_Bfree>
 8008cc6:	9b08      	ldr	r3, [sp, #32]
 8008cc8:	1b1b      	subs	r3, r3, r4
 8008cca:	9308      	str	r3, [sp, #32]
 8008ccc:	f000 80b1 	beq.w	8008e32 <_dtoa_r+0x8ea>
 8008cd0:	9a08      	ldr	r2, [sp, #32]
 8008cd2:	4641      	mov	r1, r8
 8008cd4:	4648      	mov	r0, r9
 8008cd6:	f000 fcb3 	bl	8009640 <__pow5mult>
 8008cda:	9002      	str	r0, [sp, #8]
 8008cdc:	2101      	movs	r1, #1
 8008cde:	4648      	mov	r0, r9
 8008ce0:	f000 fbf6 	bl	80094d0 <__i2b>
 8008ce4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ce6:	4604      	mov	r4, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	f000 81d8 	beq.w	800909e <_dtoa_r+0xb56>
 8008cee:	461a      	mov	r2, r3
 8008cf0:	4601      	mov	r1, r0
 8008cf2:	4648      	mov	r0, r9
 8008cf4:	f000 fca4 	bl	8009640 <__pow5mult>
 8008cf8:	9b07      	ldr	r3, [sp, #28]
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	f300 809f 	bgt.w	8008e40 <_dtoa_r+0x8f8>
 8008d02:	9b04      	ldr	r3, [sp, #16]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f040 8097 	bne.w	8008e38 <_dtoa_r+0x8f0>
 8008d0a:	9b05      	ldr	r3, [sp, #20]
 8008d0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	f040 8093 	bne.w	8008e3c <_dtoa_r+0x8f4>
 8008d16:	9b05      	ldr	r3, [sp, #20]
 8008d18:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d1c:	0d1b      	lsrs	r3, r3, #20
 8008d1e:	051b      	lsls	r3, r3, #20
 8008d20:	b133      	cbz	r3, 8008d30 <_dtoa_r+0x7e8>
 8008d22:	9b00      	ldr	r3, [sp, #0]
 8008d24:	3301      	adds	r3, #1
 8008d26:	9300      	str	r3, [sp, #0]
 8008d28:	9b06      	ldr	r3, [sp, #24]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	9306      	str	r3, [sp, #24]
 8008d2e:	2301      	movs	r3, #1
 8008d30:	9308      	str	r3, [sp, #32]
 8008d32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f000 81b8 	beq.w	80090aa <_dtoa_r+0xb62>
 8008d3a:	6923      	ldr	r3, [r4, #16]
 8008d3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d40:	6918      	ldr	r0, [r3, #16]
 8008d42:	f000 fb79 	bl	8009438 <__hi0bits>
 8008d46:	f1c0 0020 	rsb	r0, r0, #32
 8008d4a:	9b06      	ldr	r3, [sp, #24]
 8008d4c:	4418      	add	r0, r3
 8008d4e:	f010 001f 	ands.w	r0, r0, #31
 8008d52:	f000 8082 	beq.w	8008e5a <_dtoa_r+0x912>
 8008d56:	f1c0 0320 	rsb	r3, r0, #32
 8008d5a:	2b04      	cmp	r3, #4
 8008d5c:	dd73      	ble.n	8008e46 <_dtoa_r+0x8fe>
 8008d5e:	9b00      	ldr	r3, [sp, #0]
 8008d60:	f1c0 001c 	rsb	r0, r0, #28
 8008d64:	4403      	add	r3, r0
 8008d66:	9300      	str	r3, [sp, #0]
 8008d68:	9b06      	ldr	r3, [sp, #24]
 8008d6a:	4403      	add	r3, r0
 8008d6c:	4406      	add	r6, r0
 8008d6e:	9306      	str	r3, [sp, #24]
 8008d70:	9b00      	ldr	r3, [sp, #0]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	dd05      	ble.n	8008d82 <_dtoa_r+0x83a>
 8008d76:	9902      	ldr	r1, [sp, #8]
 8008d78:	461a      	mov	r2, r3
 8008d7a:	4648      	mov	r0, r9
 8008d7c:	f000 fcba 	bl	80096f4 <__lshift>
 8008d80:	9002      	str	r0, [sp, #8]
 8008d82:	9b06      	ldr	r3, [sp, #24]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	dd05      	ble.n	8008d94 <_dtoa_r+0x84c>
 8008d88:	4621      	mov	r1, r4
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f000 fcb1 	bl	80096f4 <__lshift>
 8008d92:	4604      	mov	r4, r0
 8008d94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d061      	beq.n	8008e5e <_dtoa_r+0x916>
 8008d9a:	9802      	ldr	r0, [sp, #8]
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	f000 fd15 	bl	80097cc <__mcmp>
 8008da2:	2800      	cmp	r0, #0
 8008da4:	da5b      	bge.n	8008e5e <_dtoa_r+0x916>
 8008da6:	2300      	movs	r3, #0
 8008da8:	9902      	ldr	r1, [sp, #8]
 8008daa:	220a      	movs	r2, #10
 8008dac:	4648      	mov	r0, r9
 8008dae:	f000 fafd 	bl	80093ac <__multadd>
 8008db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008db4:	9002      	str	r0, [sp, #8]
 8008db6:	f107 38ff 	add.w	r8, r7, #4294967295
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	f000 8177 	beq.w	80090ae <_dtoa_r+0xb66>
 8008dc0:	4629      	mov	r1, r5
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	220a      	movs	r2, #10
 8008dc6:	4648      	mov	r0, r9
 8008dc8:	f000 faf0 	bl	80093ac <__multadd>
 8008dcc:	f1bb 0f00 	cmp.w	fp, #0
 8008dd0:	4605      	mov	r5, r0
 8008dd2:	dc6f      	bgt.n	8008eb4 <_dtoa_r+0x96c>
 8008dd4:	9b07      	ldr	r3, [sp, #28]
 8008dd6:	2b02      	cmp	r3, #2
 8008dd8:	dc49      	bgt.n	8008e6e <_dtoa_r+0x926>
 8008dda:	e06b      	b.n	8008eb4 <_dtoa_r+0x96c>
 8008ddc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008dde:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008de2:	e73c      	b.n	8008c5e <_dtoa_r+0x716>
 8008de4:	3fe00000 	.word	0x3fe00000
 8008de8:	40240000 	.word	0x40240000
 8008dec:	9b03      	ldr	r3, [sp, #12]
 8008dee:	1e5c      	subs	r4, r3, #1
 8008df0:	9b08      	ldr	r3, [sp, #32]
 8008df2:	42a3      	cmp	r3, r4
 8008df4:	db09      	blt.n	8008e0a <_dtoa_r+0x8c2>
 8008df6:	1b1c      	subs	r4, r3, r4
 8008df8:	9b03      	ldr	r3, [sp, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	f6bf af30 	bge.w	8008c60 <_dtoa_r+0x718>
 8008e00:	9b00      	ldr	r3, [sp, #0]
 8008e02:	9a03      	ldr	r2, [sp, #12]
 8008e04:	1a9e      	subs	r6, r3, r2
 8008e06:	2300      	movs	r3, #0
 8008e08:	e72b      	b.n	8008c62 <_dtoa_r+0x71a>
 8008e0a:	9b08      	ldr	r3, [sp, #32]
 8008e0c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008e0e:	9408      	str	r4, [sp, #32]
 8008e10:	1ae3      	subs	r3, r4, r3
 8008e12:	441a      	add	r2, r3
 8008e14:	9e00      	ldr	r6, [sp, #0]
 8008e16:	9b03      	ldr	r3, [sp, #12]
 8008e18:	920d      	str	r2, [sp, #52]	@ 0x34
 8008e1a:	2400      	movs	r4, #0
 8008e1c:	e721      	b.n	8008c62 <_dtoa_r+0x71a>
 8008e1e:	9c08      	ldr	r4, [sp, #32]
 8008e20:	9e00      	ldr	r6, [sp, #0]
 8008e22:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008e24:	e728      	b.n	8008c78 <_dtoa_r+0x730>
 8008e26:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008e2a:	e751      	b.n	8008cd0 <_dtoa_r+0x788>
 8008e2c:	9a08      	ldr	r2, [sp, #32]
 8008e2e:	9902      	ldr	r1, [sp, #8]
 8008e30:	e750      	b.n	8008cd4 <_dtoa_r+0x78c>
 8008e32:	f8cd 8008 	str.w	r8, [sp, #8]
 8008e36:	e751      	b.n	8008cdc <_dtoa_r+0x794>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e779      	b.n	8008d30 <_dtoa_r+0x7e8>
 8008e3c:	9b04      	ldr	r3, [sp, #16]
 8008e3e:	e777      	b.n	8008d30 <_dtoa_r+0x7e8>
 8008e40:	2300      	movs	r3, #0
 8008e42:	9308      	str	r3, [sp, #32]
 8008e44:	e779      	b.n	8008d3a <_dtoa_r+0x7f2>
 8008e46:	d093      	beq.n	8008d70 <_dtoa_r+0x828>
 8008e48:	9a00      	ldr	r2, [sp, #0]
 8008e4a:	331c      	adds	r3, #28
 8008e4c:	441a      	add	r2, r3
 8008e4e:	9200      	str	r2, [sp, #0]
 8008e50:	9a06      	ldr	r2, [sp, #24]
 8008e52:	441a      	add	r2, r3
 8008e54:	441e      	add	r6, r3
 8008e56:	9206      	str	r2, [sp, #24]
 8008e58:	e78a      	b.n	8008d70 <_dtoa_r+0x828>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	e7f4      	b.n	8008e48 <_dtoa_r+0x900>
 8008e5e:	9b03      	ldr	r3, [sp, #12]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	46b8      	mov	r8, r7
 8008e64:	dc20      	bgt.n	8008ea8 <_dtoa_r+0x960>
 8008e66:	469b      	mov	fp, r3
 8008e68:	9b07      	ldr	r3, [sp, #28]
 8008e6a:	2b02      	cmp	r3, #2
 8008e6c:	dd1e      	ble.n	8008eac <_dtoa_r+0x964>
 8008e6e:	f1bb 0f00 	cmp.w	fp, #0
 8008e72:	f47f adb1 	bne.w	80089d8 <_dtoa_r+0x490>
 8008e76:	4621      	mov	r1, r4
 8008e78:	465b      	mov	r3, fp
 8008e7a:	2205      	movs	r2, #5
 8008e7c:	4648      	mov	r0, r9
 8008e7e:	f000 fa95 	bl	80093ac <__multadd>
 8008e82:	4601      	mov	r1, r0
 8008e84:	4604      	mov	r4, r0
 8008e86:	9802      	ldr	r0, [sp, #8]
 8008e88:	f000 fca0 	bl	80097cc <__mcmp>
 8008e8c:	2800      	cmp	r0, #0
 8008e8e:	f77f ada3 	ble.w	80089d8 <_dtoa_r+0x490>
 8008e92:	4656      	mov	r6, sl
 8008e94:	2331      	movs	r3, #49	@ 0x31
 8008e96:	f806 3b01 	strb.w	r3, [r6], #1
 8008e9a:	f108 0801 	add.w	r8, r8, #1
 8008e9e:	e59f      	b.n	80089e0 <_dtoa_r+0x498>
 8008ea0:	9c03      	ldr	r4, [sp, #12]
 8008ea2:	46b8      	mov	r8, r7
 8008ea4:	4625      	mov	r5, r4
 8008ea6:	e7f4      	b.n	8008e92 <_dtoa_r+0x94a>
 8008ea8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f000 8101 	beq.w	80090b6 <_dtoa_r+0xb6e>
 8008eb4:	2e00      	cmp	r6, #0
 8008eb6:	dd05      	ble.n	8008ec4 <_dtoa_r+0x97c>
 8008eb8:	4629      	mov	r1, r5
 8008eba:	4632      	mov	r2, r6
 8008ebc:	4648      	mov	r0, r9
 8008ebe:	f000 fc19 	bl	80096f4 <__lshift>
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	9b08      	ldr	r3, [sp, #32]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d05c      	beq.n	8008f84 <_dtoa_r+0xa3c>
 8008eca:	6869      	ldr	r1, [r5, #4]
 8008ecc:	4648      	mov	r0, r9
 8008ece:	f000 fa0b 	bl	80092e8 <_Balloc>
 8008ed2:	4606      	mov	r6, r0
 8008ed4:	b928      	cbnz	r0, 8008ee2 <_dtoa_r+0x99a>
 8008ed6:	4b82      	ldr	r3, [pc, #520]	@ (80090e0 <_dtoa_r+0xb98>)
 8008ed8:	4602      	mov	r2, r0
 8008eda:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ede:	f7ff bb4a 	b.w	8008576 <_dtoa_r+0x2e>
 8008ee2:	692a      	ldr	r2, [r5, #16]
 8008ee4:	3202      	adds	r2, #2
 8008ee6:	0092      	lsls	r2, r2, #2
 8008ee8:	f105 010c 	add.w	r1, r5, #12
 8008eec:	300c      	adds	r0, #12
 8008eee:	f000 fff7 	bl	8009ee0 <memcpy>
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	4631      	mov	r1, r6
 8008ef6:	4648      	mov	r0, r9
 8008ef8:	f000 fbfc 	bl	80096f4 <__lshift>
 8008efc:	f10a 0301 	add.w	r3, sl, #1
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	eb0a 030b 	add.w	r3, sl, fp
 8008f06:	9308      	str	r3, [sp, #32]
 8008f08:	9b04      	ldr	r3, [sp, #16]
 8008f0a:	f003 0301 	and.w	r3, r3, #1
 8008f0e:	462f      	mov	r7, r5
 8008f10:	9306      	str	r3, [sp, #24]
 8008f12:	4605      	mov	r5, r0
 8008f14:	9b00      	ldr	r3, [sp, #0]
 8008f16:	9802      	ldr	r0, [sp, #8]
 8008f18:	4621      	mov	r1, r4
 8008f1a:	f103 3bff 	add.w	fp, r3, #4294967295
 8008f1e:	f7ff fa88 	bl	8008432 <quorem>
 8008f22:	4603      	mov	r3, r0
 8008f24:	3330      	adds	r3, #48	@ 0x30
 8008f26:	9003      	str	r0, [sp, #12]
 8008f28:	4639      	mov	r1, r7
 8008f2a:	9802      	ldr	r0, [sp, #8]
 8008f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f2e:	f000 fc4d 	bl	80097cc <__mcmp>
 8008f32:	462a      	mov	r2, r5
 8008f34:	9004      	str	r0, [sp, #16]
 8008f36:	4621      	mov	r1, r4
 8008f38:	4648      	mov	r0, r9
 8008f3a:	f000 fc63 	bl	8009804 <__mdiff>
 8008f3e:	68c2      	ldr	r2, [r0, #12]
 8008f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f42:	4606      	mov	r6, r0
 8008f44:	bb02      	cbnz	r2, 8008f88 <_dtoa_r+0xa40>
 8008f46:	4601      	mov	r1, r0
 8008f48:	9802      	ldr	r0, [sp, #8]
 8008f4a:	f000 fc3f 	bl	80097cc <__mcmp>
 8008f4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f50:	4602      	mov	r2, r0
 8008f52:	4631      	mov	r1, r6
 8008f54:	4648      	mov	r0, r9
 8008f56:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f58:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f5a:	f000 fa05 	bl	8009368 <_Bfree>
 8008f5e:	9b07      	ldr	r3, [sp, #28]
 8008f60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008f62:	9e00      	ldr	r6, [sp, #0]
 8008f64:	ea42 0103 	orr.w	r1, r2, r3
 8008f68:	9b06      	ldr	r3, [sp, #24]
 8008f6a:	4319      	orrs	r1, r3
 8008f6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f6e:	d10d      	bne.n	8008f8c <_dtoa_r+0xa44>
 8008f70:	2b39      	cmp	r3, #57	@ 0x39
 8008f72:	d027      	beq.n	8008fc4 <_dtoa_r+0xa7c>
 8008f74:	9a04      	ldr	r2, [sp, #16]
 8008f76:	2a00      	cmp	r2, #0
 8008f78:	dd01      	ble.n	8008f7e <_dtoa_r+0xa36>
 8008f7a:	9b03      	ldr	r3, [sp, #12]
 8008f7c:	3331      	adds	r3, #49	@ 0x31
 8008f7e:	f88b 3000 	strb.w	r3, [fp]
 8008f82:	e52e      	b.n	80089e2 <_dtoa_r+0x49a>
 8008f84:	4628      	mov	r0, r5
 8008f86:	e7b9      	b.n	8008efc <_dtoa_r+0x9b4>
 8008f88:	2201      	movs	r2, #1
 8008f8a:	e7e2      	b.n	8008f52 <_dtoa_r+0xa0a>
 8008f8c:	9904      	ldr	r1, [sp, #16]
 8008f8e:	2900      	cmp	r1, #0
 8008f90:	db04      	blt.n	8008f9c <_dtoa_r+0xa54>
 8008f92:	9807      	ldr	r0, [sp, #28]
 8008f94:	4301      	orrs	r1, r0
 8008f96:	9806      	ldr	r0, [sp, #24]
 8008f98:	4301      	orrs	r1, r0
 8008f9a:	d120      	bne.n	8008fde <_dtoa_r+0xa96>
 8008f9c:	2a00      	cmp	r2, #0
 8008f9e:	ddee      	ble.n	8008f7e <_dtoa_r+0xa36>
 8008fa0:	9902      	ldr	r1, [sp, #8]
 8008fa2:	9300      	str	r3, [sp, #0]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	4648      	mov	r0, r9
 8008fa8:	f000 fba4 	bl	80096f4 <__lshift>
 8008fac:	4621      	mov	r1, r4
 8008fae:	9002      	str	r0, [sp, #8]
 8008fb0:	f000 fc0c 	bl	80097cc <__mcmp>
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	9b00      	ldr	r3, [sp, #0]
 8008fb8:	dc02      	bgt.n	8008fc0 <_dtoa_r+0xa78>
 8008fba:	d1e0      	bne.n	8008f7e <_dtoa_r+0xa36>
 8008fbc:	07da      	lsls	r2, r3, #31
 8008fbe:	d5de      	bpl.n	8008f7e <_dtoa_r+0xa36>
 8008fc0:	2b39      	cmp	r3, #57	@ 0x39
 8008fc2:	d1da      	bne.n	8008f7a <_dtoa_r+0xa32>
 8008fc4:	2339      	movs	r3, #57	@ 0x39
 8008fc6:	f88b 3000 	strb.w	r3, [fp]
 8008fca:	4633      	mov	r3, r6
 8008fcc:	461e      	mov	r6, r3
 8008fce:	3b01      	subs	r3, #1
 8008fd0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008fd4:	2a39      	cmp	r2, #57	@ 0x39
 8008fd6:	d04e      	beq.n	8009076 <_dtoa_r+0xb2e>
 8008fd8:	3201      	adds	r2, #1
 8008fda:	701a      	strb	r2, [r3, #0]
 8008fdc:	e501      	b.n	80089e2 <_dtoa_r+0x49a>
 8008fde:	2a00      	cmp	r2, #0
 8008fe0:	dd03      	ble.n	8008fea <_dtoa_r+0xaa2>
 8008fe2:	2b39      	cmp	r3, #57	@ 0x39
 8008fe4:	d0ee      	beq.n	8008fc4 <_dtoa_r+0xa7c>
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	e7c9      	b.n	8008f7e <_dtoa_r+0xa36>
 8008fea:	9a00      	ldr	r2, [sp, #0]
 8008fec:	9908      	ldr	r1, [sp, #32]
 8008fee:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008ff2:	428a      	cmp	r2, r1
 8008ff4:	d028      	beq.n	8009048 <_dtoa_r+0xb00>
 8008ff6:	9902      	ldr	r1, [sp, #8]
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	220a      	movs	r2, #10
 8008ffc:	4648      	mov	r0, r9
 8008ffe:	f000 f9d5 	bl	80093ac <__multadd>
 8009002:	42af      	cmp	r7, r5
 8009004:	9002      	str	r0, [sp, #8]
 8009006:	f04f 0300 	mov.w	r3, #0
 800900a:	f04f 020a 	mov.w	r2, #10
 800900e:	4639      	mov	r1, r7
 8009010:	4648      	mov	r0, r9
 8009012:	d107      	bne.n	8009024 <_dtoa_r+0xadc>
 8009014:	f000 f9ca 	bl	80093ac <__multadd>
 8009018:	4607      	mov	r7, r0
 800901a:	4605      	mov	r5, r0
 800901c:	9b00      	ldr	r3, [sp, #0]
 800901e:	3301      	adds	r3, #1
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	e777      	b.n	8008f14 <_dtoa_r+0x9cc>
 8009024:	f000 f9c2 	bl	80093ac <__multadd>
 8009028:	4629      	mov	r1, r5
 800902a:	4607      	mov	r7, r0
 800902c:	2300      	movs	r3, #0
 800902e:	220a      	movs	r2, #10
 8009030:	4648      	mov	r0, r9
 8009032:	f000 f9bb 	bl	80093ac <__multadd>
 8009036:	4605      	mov	r5, r0
 8009038:	e7f0      	b.n	800901c <_dtoa_r+0xad4>
 800903a:	f1bb 0f00 	cmp.w	fp, #0
 800903e:	bfcc      	ite	gt
 8009040:	465e      	movgt	r6, fp
 8009042:	2601      	movle	r6, #1
 8009044:	4456      	add	r6, sl
 8009046:	2700      	movs	r7, #0
 8009048:	9902      	ldr	r1, [sp, #8]
 800904a:	9300      	str	r3, [sp, #0]
 800904c:	2201      	movs	r2, #1
 800904e:	4648      	mov	r0, r9
 8009050:	f000 fb50 	bl	80096f4 <__lshift>
 8009054:	4621      	mov	r1, r4
 8009056:	9002      	str	r0, [sp, #8]
 8009058:	f000 fbb8 	bl	80097cc <__mcmp>
 800905c:	2800      	cmp	r0, #0
 800905e:	dcb4      	bgt.n	8008fca <_dtoa_r+0xa82>
 8009060:	d102      	bne.n	8009068 <_dtoa_r+0xb20>
 8009062:	9b00      	ldr	r3, [sp, #0]
 8009064:	07db      	lsls	r3, r3, #31
 8009066:	d4b0      	bmi.n	8008fca <_dtoa_r+0xa82>
 8009068:	4633      	mov	r3, r6
 800906a:	461e      	mov	r6, r3
 800906c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009070:	2a30      	cmp	r2, #48	@ 0x30
 8009072:	d0fa      	beq.n	800906a <_dtoa_r+0xb22>
 8009074:	e4b5      	b.n	80089e2 <_dtoa_r+0x49a>
 8009076:	459a      	cmp	sl, r3
 8009078:	d1a8      	bne.n	8008fcc <_dtoa_r+0xa84>
 800907a:	2331      	movs	r3, #49	@ 0x31
 800907c:	f108 0801 	add.w	r8, r8, #1
 8009080:	f88a 3000 	strb.w	r3, [sl]
 8009084:	e4ad      	b.n	80089e2 <_dtoa_r+0x49a>
 8009086:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009088:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80090e4 <_dtoa_r+0xb9c>
 800908c:	b11b      	cbz	r3, 8009096 <_dtoa_r+0xb4e>
 800908e:	f10a 0308 	add.w	r3, sl, #8
 8009092:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009094:	6013      	str	r3, [r2, #0]
 8009096:	4650      	mov	r0, sl
 8009098:	b017      	add	sp, #92	@ 0x5c
 800909a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909e:	9b07      	ldr	r3, [sp, #28]
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	f77f ae2e 	ble.w	8008d02 <_dtoa_r+0x7ba>
 80090a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090a8:	9308      	str	r3, [sp, #32]
 80090aa:	2001      	movs	r0, #1
 80090ac:	e64d      	b.n	8008d4a <_dtoa_r+0x802>
 80090ae:	f1bb 0f00 	cmp.w	fp, #0
 80090b2:	f77f aed9 	ble.w	8008e68 <_dtoa_r+0x920>
 80090b6:	4656      	mov	r6, sl
 80090b8:	9802      	ldr	r0, [sp, #8]
 80090ba:	4621      	mov	r1, r4
 80090bc:	f7ff f9b9 	bl	8008432 <quorem>
 80090c0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80090c4:	f806 3b01 	strb.w	r3, [r6], #1
 80090c8:	eba6 020a 	sub.w	r2, r6, sl
 80090cc:	4593      	cmp	fp, r2
 80090ce:	ddb4      	ble.n	800903a <_dtoa_r+0xaf2>
 80090d0:	9902      	ldr	r1, [sp, #8]
 80090d2:	2300      	movs	r3, #0
 80090d4:	220a      	movs	r2, #10
 80090d6:	4648      	mov	r0, r9
 80090d8:	f000 f968 	bl	80093ac <__multadd>
 80090dc:	9002      	str	r0, [sp, #8]
 80090de:	e7eb      	b.n	80090b8 <_dtoa_r+0xb70>
 80090e0:	0800a688 	.word	0x0800a688
 80090e4:	0800a60c 	.word	0x0800a60c

080090e8 <_free_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	4605      	mov	r5, r0
 80090ec:	2900      	cmp	r1, #0
 80090ee:	d041      	beq.n	8009174 <_free_r+0x8c>
 80090f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090f4:	1f0c      	subs	r4, r1, #4
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	bfb8      	it	lt
 80090fa:	18e4      	addlt	r4, r4, r3
 80090fc:	f000 f8e8 	bl	80092d0 <__malloc_lock>
 8009100:	4a1d      	ldr	r2, [pc, #116]	@ (8009178 <_free_r+0x90>)
 8009102:	6813      	ldr	r3, [r2, #0]
 8009104:	b933      	cbnz	r3, 8009114 <_free_r+0x2c>
 8009106:	6063      	str	r3, [r4, #4]
 8009108:	6014      	str	r4, [r2, #0]
 800910a:	4628      	mov	r0, r5
 800910c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009110:	f000 b8e4 	b.w	80092dc <__malloc_unlock>
 8009114:	42a3      	cmp	r3, r4
 8009116:	d908      	bls.n	800912a <_free_r+0x42>
 8009118:	6820      	ldr	r0, [r4, #0]
 800911a:	1821      	adds	r1, r4, r0
 800911c:	428b      	cmp	r3, r1
 800911e:	bf01      	itttt	eq
 8009120:	6819      	ldreq	r1, [r3, #0]
 8009122:	685b      	ldreq	r3, [r3, #4]
 8009124:	1809      	addeq	r1, r1, r0
 8009126:	6021      	streq	r1, [r4, #0]
 8009128:	e7ed      	b.n	8009106 <_free_r+0x1e>
 800912a:	461a      	mov	r2, r3
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	b10b      	cbz	r3, 8009134 <_free_r+0x4c>
 8009130:	42a3      	cmp	r3, r4
 8009132:	d9fa      	bls.n	800912a <_free_r+0x42>
 8009134:	6811      	ldr	r1, [r2, #0]
 8009136:	1850      	adds	r0, r2, r1
 8009138:	42a0      	cmp	r0, r4
 800913a:	d10b      	bne.n	8009154 <_free_r+0x6c>
 800913c:	6820      	ldr	r0, [r4, #0]
 800913e:	4401      	add	r1, r0
 8009140:	1850      	adds	r0, r2, r1
 8009142:	4283      	cmp	r3, r0
 8009144:	6011      	str	r1, [r2, #0]
 8009146:	d1e0      	bne.n	800910a <_free_r+0x22>
 8009148:	6818      	ldr	r0, [r3, #0]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	6053      	str	r3, [r2, #4]
 800914e:	4408      	add	r0, r1
 8009150:	6010      	str	r0, [r2, #0]
 8009152:	e7da      	b.n	800910a <_free_r+0x22>
 8009154:	d902      	bls.n	800915c <_free_r+0x74>
 8009156:	230c      	movs	r3, #12
 8009158:	602b      	str	r3, [r5, #0]
 800915a:	e7d6      	b.n	800910a <_free_r+0x22>
 800915c:	6820      	ldr	r0, [r4, #0]
 800915e:	1821      	adds	r1, r4, r0
 8009160:	428b      	cmp	r3, r1
 8009162:	bf04      	itt	eq
 8009164:	6819      	ldreq	r1, [r3, #0]
 8009166:	685b      	ldreq	r3, [r3, #4]
 8009168:	6063      	str	r3, [r4, #4]
 800916a:	bf04      	itt	eq
 800916c:	1809      	addeq	r1, r1, r0
 800916e:	6021      	streq	r1, [r4, #0]
 8009170:	6054      	str	r4, [r2, #4]
 8009172:	e7ca      	b.n	800910a <_free_r+0x22>
 8009174:	bd38      	pop	{r3, r4, r5, pc}
 8009176:	bf00      	nop
 8009178:	200005bc 	.word	0x200005bc

0800917c <malloc>:
 800917c:	4b02      	ldr	r3, [pc, #8]	@ (8009188 <malloc+0xc>)
 800917e:	4601      	mov	r1, r0
 8009180:	6818      	ldr	r0, [r3, #0]
 8009182:	f000 b825 	b.w	80091d0 <_malloc_r>
 8009186:	bf00      	nop
 8009188:	20000024 	.word	0x20000024

0800918c <sbrk_aligned>:
 800918c:	b570      	push	{r4, r5, r6, lr}
 800918e:	4e0f      	ldr	r6, [pc, #60]	@ (80091cc <sbrk_aligned+0x40>)
 8009190:	460c      	mov	r4, r1
 8009192:	6831      	ldr	r1, [r6, #0]
 8009194:	4605      	mov	r5, r0
 8009196:	b911      	cbnz	r1, 800919e <sbrk_aligned+0x12>
 8009198:	f000 fe92 	bl	8009ec0 <_sbrk_r>
 800919c:	6030      	str	r0, [r6, #0]
 800919e:	4621      	mov	r1, r4
 80091a0:	4628      	mov	r0, r5
 80091a2:	f000 fe8d 	bl	8009ec0 <_sbrk_r>
 80091a6:	1c43      	adds	r3, r0, #1
 80091a8:	d103      	bne.n	80091b2 <sbrk_aligned+0x26>
 80091aa:	f04f 34ff 	mov.w	r4, #4294967295
 80091ae:	4620      	mov	r0, r4
 80091b0:	bd70      	pop	{r4, r5, r6, pc}
 80091b2:	1cc4      	adds	r4, r0, #3
 80091b4:	f024 0403 	bic.w	r4, r4, #3
 80091b8:	42a0      	cmp	r0, r4
 80091ba:	d0f8      	beq.n	80091ae <sbrk_aligned+0x22>
 80091bc:	1a21      	subs	r1, r4, r0
 80091be:	4628      	mov	r0, r5
 80091c0:	f000 fe7e 	bl	8009ec0 <_sbrk_r>
 80091c4:	3001      	adds	r0, #1
 80091c6:	d1f2      	bne.n	80091ae <sbrk_aligned+0x22>
 80091c8:	e7ef      	b.n	80091aa <sbrk_aligned+0x1e>
 80091ca:	bf00      	nop
 80091cc:	200005b8 	.word	0x200005b8

080091d0 <_malloc_r>:
 80091d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091d4:	1ccd      	adds	r5, r1, #3
 80091d6:	f025 0503 	bic.w	r5, r5, #3
 80091da:	3508      	adds	r5, #8
 80091dc:	2d0c      	cmp	r5, #12
 80091de:	bf38      	it	cc
 80091e0:	250c      	movcc	r5, #12
 80091e2:	2d00      	cmp	r5, #0
 80091e4:	4606      	mov	r6, r0
 80091e6:	db01      	blt.n	80091ec <_malloc_r+0x1c>
 80091e8:	42a9      	cmp	r1, r5
 80091ea:	d904      	bls.n	80091f6 <_malloc_r+0x26>
 80091ec:	230c      	movs	r3, #12
 80091ee:	6033      	str	r3, [r6, #0]
 80091f0:	2000      	movs	r0, #0
 80091f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092cc <_malloc_r+0xfc>
 80091fa:	f000 f869 	bl	80092d0 <__malloc_lock>
 80091fe:	f8d8 3000 	ldr.w	r3, [r8]
 8009202:	461c      	mov	r4, r3
 8009204:	bb44      	cbnz	r4, 8009258 <_malloc_r+0x88>
 8009206:	4629      	mov	r1, r5
 8009208:	4630      	mov	r0, r6
 800920a:	f7ff ffbf 	bl	800918c <sbrk_aligned>
 800920e:	1c43      	adds	r3, r0, #1
 8009210:	4604      	mov	r4, r0
 8009212:	d158      	bne.n	80092c6 <_malloc_r+0xf6>
 8009214:	f8d8 4000 	ldr.w	r4, [r8]
 8009218:	4627      	mov	r7, r4
 800921a:	2f00      	cmp	r7, #0
 800921c:	d143      	bne.n	80092a6 <_malloc_r+0xd6>
 800921e:	2c00      	cmp	r4, #0
 8009220:	d04b      	beq.n	80092ba <_malloc_r+0xea>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	4639      	mov	r1, r7
 8009226:	4630      	mov	r0, r6
 8009228:	eb04 0903 	add.w	r9, r4, r3
 800922c:	f000 fe48 	bl	8009ec0 <_sbrk_r>
 8009230:	4581      	cmp	r9, r0
 8009232:	d142      	bne.n	80092ba <_malloc_r+0xea>
 8009234:	6821      	ldr	r1, [r4, #0]
 8009236:	1a6d      	subs	r5, r5, r1
 8009238:	4629      	mov	r1, r5
 800923a:	4630      	mov	r0, r6
 800923c:	f7ff ffa6 	bl	800918c <sbrk_aligned>
 8009240:	3001      	adds	r0, #1
 8009242:	d03a      	beq.n	80092ba <_malloc_r+0xea>
 8009244:	6823      	ldr	r3, [r4, #0]
 8009246:	442b      	add	r3, r5
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	f8d8 3000 	ldr.w	r3, [r8]
 800924e:	685a      	ldr	r2, [r3, #4]
 8009250:	bb62      	cbnz	r2, 80092ac <_malloc_r+0xdc>
 8009252:	f8c8 7000 	str.w	r7, [r8]
 8009256:	e00f      	b.n	8009278 <_malloc_r+0xa8>
 8009258:	6822      	ldr	r2, [r4, #0]
 800925a:	1b52      	subs	r2, r2, r5
 800925c:	d420      	bmi.n	80092a0 <_malloc_r+0xd0>
 800925e:	2a0b      	cmp	r2, #11
 8009260:	d917      	bls.n	8009292 <_malloc_r+0xc2>
 8009262:	1961      	adds	r1, r4, r5
 8009264:	42a3      	cmp	r3, r4
 8009266:	6025      	str	r5, [r4, #0]
 8009268:	bf18      	it	ne
 800926a:	6059      	strne	r1, [r3, #4]
 800926c:	6863      	ldr	r3, [r4, #4]
 800926e:	bf08      	it	eq
 8009270:	f8c8 1000 	streq.w	r1, [r8]
 8009274:	5162      	str	r2, [r4, r5]
 8009276:	604b      	str	r3, [r1, #4]
 8009278:	4630      	mov	r0, r6
 800927a:	f000 f82f 	bl	80092dc <__malloc_unlock>
 800927e:	f104 000b 	add.w	r0, r4, #11
 8009282:	1d23      	adds	r3, r4, #4
 8009284:	f020 0007 	bic.w	r0, r0, #7
 8009288:	1ac2      	subs	r2, r0, r3
 800928a:	bf1c      	itt	ne
 800928c:	1a1b      	subne	r3, r3, r0
 800928e:	50a3      	strne	r3, [r4, r2]
 8009290:	e7af      	b.n	80091f2 <_malloc_r+0x22>
 8009292:	6862      	ldr	r2, [r4, #4]
 8009294:	42a3      	cmp	r3, r4
 8009296:	bf0c      	ite	eq
 8009298:	f8c8 2000 	streq.w	r2, [r8]
 800929c:	605a      	strne	r2, [r3, #4]
 800929e:	e7eb      	b.n	8009278 <_malloc_r+0xa8>
 80092a0:	4623      	mov	r3, r4
 80092a2:	6864      	ldr	r4, [r4, #4]
 80092a4:	e7ae      	b.n	8009204 <_malloc_r+0x34>
 80092a6:	463c      	mov	r4, r7
 80092a8:	687f      	ldr	r7, [r7, #4]
 80092aa:	e7b6      	b.n	800921a <_malloc_r+0x4a>
 80092ac:	461a      	mov	r2, r3
 80092ae:	685b      	ldr	r3, [r3, #4]
 80092b0:	42a3      	cmp	r3, r4
 80092b2:	d1fb      	bne.n	80092ac <_malloc_r+0xdc>
 80092b4:	2300      	movs	r3, #0
 80092b6:	6053      	str	r3, [r2, #4]
 80092b8:	e7de      	b.n	8009278 <_malloc_r+0xa8>
 80092ba:	230c      	movs	r3, #12
 80092bc:	6033      	str	r3, [r6, #0]
 80092be:	4630      	mov	r0, r6
 80092c0:	f000 f80c 	bl	80092dc <__malloc_unlock>
 80092c4:	e794      	b.n	80091f0 <_malloc_r+0x20>
 80092c6:	6005      	str	r5, [r0, #0]
 80092c8:	e7d6      	b.n	8009278 <_malloc_r+0xa8>
 80092ca:	bf00      	nop
 80092cc:	200005bc 	.word	0x200005bc

080092d0 <__malloc_lock>:
 80092d0:	4801      	ldr	r0, [pc, #4]	@ (80092d8 <__malloc_lock+0x8>)
 80092d2:	f7ff b8ac 	b.w	800842e <__retarget_lock_acquire_recursive>
 80092d6:	bf00      	nop
 80092d8:	200005b4 	.word	0x200005b4

080092dc <__malloc_unlock>:
 80092dc:	4801      	ldr	r0, [pc, #4]	@ (80092e4 <__malloc_unlock+0x8>)
 80092de:	f7ff b8a7 	b.w	8008430 <__retarget_lock_release_recursive>
 80092e2:	bf00      	nop
 80092e4:	200005b4 	.word	0x200005b4

080092e8 <_Balloc>:
 80092e8:	b570      	push	{r4, r5, r6, lr}
 80092ea:	69c6      	ldr	r6, [r0, #28]
 80092ec:	4604      	mov	r4, r0
 80092ee:	460d      	mov	r5, r1
 80092f0:	b976      	cbnz	r6, 8009310 <_Balloc+0x28>
 80092f2:	2010      	movs	r0, #16
 80092f4:	f7ff ff42 	bl	800917c <malloc>
 80092f8:	4602      	mov	r2, r0
 80092fa:	61e0      	str	r0, [r4, #28]
 80092fc:	b920      	cbnz	r0, 8009308 <_Balloc+0x20>
 80092fe:	4b18      	ldr	r3, [pc, #96]	@ (8009360 <_Balloc+0x78>)
 8009300:	4818      	ldr	r0, [pc, #96]	@ (8009364 <_Balloc+0x7c>)
 8009302:	216b      	movs	r1, #107	@ 0x6b
 8009304:	f000 fdfa 	bl	8009efc <__assert_func>
 8009308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800930c:	6006      	str	r6, [r0, #0]
 800930e:	60c6      	str	r6, [r0, #12]
 8009310:	69e6      	ldr	r6, [r4, #28]
 8009312:	68f3      	ldr	r3, [r6, #12]
 8009314:	b183      	cbz	r3, 8009338 <_Balloc+0x50>
 8009316:	69e3      	ldr	r3, [r4, #28]
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800931e:	b9b8      	cbnz	r0, 8009350 <_Balloc+0x68>
 8009320:	2101      	movs	r1, #1
 8009322:	fa01 f605 	lsl.w	r6, r1, r5
 8009326:	1d72      	adds	r2, r6, #5
 8009328:	0092      	lsls	r2, r2, #2
 800932a:	4620      	mov	r0, r4
 800932c:	f000 fe04 	bl	8009f38 <_calloc_r>
 8009330:	b160      	cbz	r0, 800934c <_Balloc+0x64>
 8009332:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009336:	e00e      	b.n	8009356 <_Balloc+0x6e>
 8009338:	2221      	movs	r2, #33	@ 0x21
 800933a:	2104      	movs	r1, #4
 800933c:	4620      	mov	r0, r4
 800933e:	f000 fdfb 	bl	8009f38 <_calloc_r>
 8009342:	69e3      	ldr	r3, [r4, #28]
 8009344:	60f0      	str	r0, [r6, #12]
 8009346:	68db      	ldr	r3, [r3, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d1e4      	bne.n	8009316 <_Balloc+0x2e>
 800934c:	2000      	movs	r0, #0
 800934e:	bd70      	pop	{r4, r5, r6, pc}
 8009350:	6802      	ldr	r2, [r0, #0]
 8009352:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009356:	2300      	movs	r3, #0
 8009358:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800935c:	e7f7      	b.n	800934e <_Balloc+0x66>
 800935e:	bf00      	nop
 8009360:	0800a619 	.word	0x0800a619
 8009364:	0800a699 	.word	0x0800a699

08009368 <_Bfree>:
 8009368:	b570      	push	{r4, r5, r6, lr}
 800936a:	69c6      	ldr	r6, [r0, #28]
 800936c:	4605      	mov	r5, r0
 800936e:	460c      	mov	r4, r1
 8009370:	b976      	cbnz	r6, 8009390 <_Bfree+0x28>
 8009372:	2010      	movs	r0, #16
 8009374:	f7ff ff02 	bl	800917c <malloc>
 8009378:	4602      	mov	r2, r0
 800937a:	61e8      	str	r0, [r5, #28]
 800937c:	b920      	cbnz	r0, 8009388 <_Bfree+0x20>
 800937e:	4b09      	ldr	r3, [pc, #36]	@ (80093a4 <_Bfree+0x3c>)
 8009380:	4809      	ldr	r0, [pc, #36]	@ (80093a8 <_Bfree+0x40>)
 8009382:	218f      	movs	r1, #143	@ 0x8f
 8009384:	f000 fdba 	bl	8009efc <__assert_func>
 8009388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800938c:	6006      	str	r6, [r0, #0]
 800938e:	60c6      	str	r6, [r0, #12]
 8009390:	b13c      	cbz	r4, 80093a2 <_Bfree+0x3a>
 8009392:	69eb      	ldr	r3, [r5, #28]
 8009394:	6862      	ldr	r2, [r4, #4]
 8009396:	68db      	ldr	r3, [r3, #12]
 8009398:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800939c:	6021      	str	r1, [r4, #0]
 800939e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093a2:	bd70      	pop	{r4, r5, r6, pc}
 80093a4:	0800a619 	.word	0x0800a619
 80093a8:	0800a699 	.word	0x0800a699

080093ac <__multadd>:
 80093ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b0:	690d      	ldr	r5, [r1, #16]
 80093b2:	4607      	mov	r7, r0
 80093b4:	460c      	mov	r4, r1
 80093b6:	461e      	mov	r6, r3
 80093b8:	f101 0c14 	add.w	ip, r1, #20
 80093bc:	2000      	movs	r0, #0
 80093be:	f8dc 3000 	ldr.w	r3, [ip]
 80093c2:	b299      	uxth	r1, r3
 80093c4:	fb02 6101 	mla	r1, r2, r1, r6
 80093c8:	0c1e      	lsrs	r6, r3, #16
 80093ca:	0c0b      	lsrs	r3, r1, #16
 80093cc:	fb02 3306 	mla	r3, r2, r6, r3
 80093d0:	b289      	uxth	r1, r1
 80093d2:	3001      	adds	r0, #1
 80093d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093d8:	4285      	cmp	r5, r0
 80093da:	f84c 1b04 	str.w	r1, [ip], #4
 80093de:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093e2:	dcec      	bgt.n	80093be <__multadd+0x12>
 80093e4:	b30e      	cbz	r6, 800942a <__multadd+0x7e>
 80093e6:	68a3      	ldr	r3, [r4, #8]
 80093e8:	42ab      	cmp	r3, r5
 80093ea:	dc19      	bgt.n	8009420 <__multadd+0x74>
 80093ec:	6861      	ldr	r1, [r4, #4]
 80093ee:	4638      	mov	r0, r7
 80093f0:	3101      	adds	r1, #1
 80093f2:	f7ff ff79 	bl	80092e8 <_Balloc>
 80093f6:	4680      	mov	r8, r0
 80093f8:	b928      	cbnz	r0, 8009406 <__multadd+0x5a>
 80093fa:	4602      	mov	r2, r0
 80093fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009430 <__multadd+0x84>)
 80093fe:	480d      	ldr	r0, [pc, #52]	@ (8009434 <__multadd+0x88>)
 8009400:	21ba      	movs	r1, #186	@ 0xba
 8009402:	f000 fd7b 	bl	8009efc <__assert_func>
 8009406:	6922      	ldr	r2, [r4, #16]
 8009408:	3202      	adds	r2, #2
 800940a:	f104 010c 	add.w	r1, r4, #12
 800940e:	0092      	lsls	r2, r2, #2
 8009410:	300c      	adds	r0, #12
 8009412:	f000 fd65 	bl	8009ee0 <memcpy>
 8009416:	4621      	mov	r1, r4
 8009418:	4638      	mov	r0, r7
 800941a:	f7ff ffa5 	bl	8009368 <_Bfree>
 800941e:	4644      	mov	r4, r8
 8009420:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009424:	3501      	adds	r5, #1
 8009426:	615e      	str	r6, [r3, #20]
 8009428:	6125      	str	r5, [r4, #16]
 800942a:	4620      	mov	r0, r4
 800942c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009430:	0800a688 	.word	0x0800a688
 8009434:	0800a699 	.word	0x0800a699

08009438 <__hi0bits>:
 8009438:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800943c:	4603      	mov	r3, r0
 800943e:	bf36      	itet	cc
 8009440:	0403      	lslcc	r3, r0, #16
 8009442:	2000      	movcs	r0, #0
 8009444:	2010      	movcc	r0, #16
 8009446:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800944a:	bf3c      	itt	cc
 800944c:	021b      	lslcc	r3, r3, #8
 800944e:	3008      	addcc	r0, #8
 8009450:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009454:	bf3c      	itt	cc
 8009456:	011b      	lslcc	r3, r3, #4
 8009458:	3004      	addcc	r0, #4
 800945a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800945e:	bf3c      	itt	cc
 8009460:	009b      	lslcc	r3, r3, #2
 8009462:	3002      	addcc	r0, #2
 8009464:	2b00      	cmp	r3, #0
 8009466:	db05      	blt.n	8009474 <__hi0bits+0x3c>
 8009468:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800946c:	f100 0001 	add.w	r0, r0, #1
 8009470:	bf08      	it	eq
 8009472:	2020      	moveq	r0, #32
 8009474:	4770      	bx	lr

08009476 <__lo0bits>:
 8009476:	6803      	ldr	r3, [r0, #0]
 8009478:	4602      	mov	r2, r0
 800947a:	f013 0007 	ands.w	r0, r3, #7
 800947e:	d00b      	beq.n	8009498 <__lo0bits+0x22>
 8009480:	07d9      	lsls	r1, r3, #31
 8009482:	d421      	bmi.n	80094c8 <__lo0bits+0x52>
 8009484:	0798      	lsls	r0, r3, #30
 8009486:	bf49      	itett	mi
 8009488:	085b      	lsrmi	r3, r3, #1
 800948a:	089b      	lsrpl	r3, r3, #2
 800948c:	2001      	movmi	r0, #1
 800948e:	6013      	strmi	r3, [r2, #0]
 8009490:	bf5c      	itt	pl
 8009492:	6013      	strpl	r3, [r2, #0]
 8009494:	2002      	movpl	r0, #2
 8009496:	4770      	bx	lr
 8009498:	b299      	uxth	r1, r3
 800949a:	b909      	cbnz	r1, 80094a0 <__lo0bits+0x2a>
 800949c:	0c1b      	lsrs	r3, r3, #16
 800949e:	2010      	movs	r0, #16
 80094a0:	b2d9      	uxtb	r1, r3
 80094a2:	b909      	cbnz	r1, 80094a8 <__lo0bits+0x32>
 80094a4:	3008      	adds	r0, #8
 80094a6:	0a1b      	lsrs	r3, r3, #8
 80094a8:	0719      	lsls	r1, r3, #28
 80094aa:	bf04      	itt	eq
 80094ac:	091b      	lsreq	r3, r3, #4
 80094ae:	3004      	addeq	r0, #4
 80094b0:	0799      	lsls	r1, r3, #30
 80094b2:	bf04      	itt	eq
 80094b4:	089b      	lsreq	r3, r3, #2
 80094b6:	3002      	addeq	r0, #2
 80094b8:	07d9      	lsls	r1, r3, #31
 80094ba:	d403      	bmi.n	80094c4 <__lo0bits+0x4e>
 80094bc:	085b      	lsrs	r3, r3, #1
 80094be:	f100 0001 	add.w	r0, r0, #1
 80094c2:	d003      	beq.n	80094cc <__lo0bits+0x56>
 80094c4:	6013      	str	r3, [r2, #0]
 80094c6:	4770      	bx	lr
 80094c8:	2000      	movs	r0, #0
 80094ca:	4770      	bx	lr
 80094cc:	2020      	movs	r0, #32
 80094ce:	4770      	bx	lr

080094d0 <__i2b>:
 80094d0:	b510      	push	{r4, lr}
 80094d2:	460c      	mov	r4, r1
 80094d4:	2101      	movs	r1, #1
 80094d6:	f7ff ff07 	bl	80092e8 <_Balloc>
 80094da:	4602      	mov	r2, r0
 80094dc:	b928      	cbnz	r0, 80094ea <__i2b+0x1a>
 80094de:	4b05      	ldr	r3, [pc, #20]	@ (80094f4 <__i2b+0x24>)
 80094e0:	4805      	ldr	r0, [pc, #20]	@ (80094f8 <__i2b+0x28>)
 80094e2:	f240 1145 	movw	r1, #325	@ 0x145
 80094e6:	f000 fd09 	bl	8009efc <__assert_func>
 80094ea:	2301      	movs	r3, #1
 80094ec:	6144      	str	r4, [r0, #20]
 80094ee:	6103      	str	r3, [r0, #16]
 80094f0:	bd10      	pop	{r4, pc}
 80094f2:	bf00      	nop
 80094f4:	0800a688 	.word	0x0800a688
 80094f8:	0800a699 	.word	0x0800a699

080094fc <__multiply>:
 80094fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009500:	4617      	mov	r7, r2
 8009502:	690a      	ldr	r2, [r1, #16]
 8009504:	693b      	ldr	r3, [r7, #16]
 8009506:	429a      	cmp	r2, r3
 8009508:	bfa8      	it	ge
 800950a:	463b      	movge	r3, r7
 800950c:	4689      	mov	r9, r1
 800950e:	bfa4      	itt	ge
 8009510:	460f      	movge	r7, r1
 8009512:	4699      	movge	r9, r3
 8009514:	693d      	ldr	r5, [r7, #16]
 8009516:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	6879      	ldr	r1, [r7, #4]
 800951e:	eb05 060a 	add.w	r6, r5, sl
 8009522:	42b3      	cmp	r3, r6
 8009524:	b085      	sub	sp, #20
 8009526:	bfb8      	it	lt
 8009528:	3101      	addlt	r1, #1
 800952a:	f7ff fedd 	bl	80092e8 <_Balloc>
 800952e:	b930      	cbnz	r0, 800953e <__multiply+0x42>
 8009530:	4602      	mov	r2, r0
 8009532:	4b41      	ldr	r3, [pc, #260]	@ (8009638 <__multiply+0x13c>)
 8009534:	4841      	ldr	r0, [pc, #260]	@ (800963c <__multiply+0x140>)
 8009536:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800953a:	f000 fcdf 	bl	8009efc <__assert_func>
 800953e:	f100 0414 	add.w	r4, r0, #20
 8009542:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009546:	4623      	mov	r3, r4
 8009548:	2200      	movs	r2, #0
 800954a:	4573      	cmp	r3, lr
 800954c:	d320      	bcc.n	8009590 <__multiply+0x94>
 800954e:	f107 0814 	add.w	r8, r7, #20
 8009552:	f109 0114 	add.w	r1, r9, #20
 8009556:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800955a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800955e:	9302      	str	r3, [sp, #8]
 8009560:	1beb      	subs	r3, r5, r7
 8009562:	3b15      	subs	r3, #21
 8009564:	f023 0303 	bic.w	r3, r3, #3
 8009568:	3304      	adds	r3, #4
 800956a:	3715      	adds	r7, #21
 800956c:	42bd      	cmp	r5, r7
 800956e:	bf38      	it	cc
 8009570:	2304      	movcc	r3, #4
 8009572:	9301      	str	r3, [sp, #4]
 8009574:	9b02      	ldr	r3, [sp, #8]
 8009576:	9103      	str	r1, [sp, #12]
 8009578:	428b      	cmp	r3, r1
 800957a:	d80c      	bhi.n	8009596 <__multiply+0x9a>
 800957c:	2e00      	cmp	r6, #0
 800957e:	dd03      	ble.n	8009588 <__multiply+0x8c>
 8009580:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009584:	2b00      	cmp	r3, #0
 8009586:	d055      	beq.n	8009634 <__multiply+0x138>
 8009588:	6106      	str	r6, [r0, #16]
 800958a:	b005      	add	sp, #20
 800958c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009590:	f843 2b04 	str.w	r2, [r3], #4
 8009594:	e7d9      	b.n	800954a <__multiply+0x4e>
 8009596:	f8b1 a000 	ldrh.w	sl, [r1]
 800959a:	f1ba 0f00 	cmp.w	sl, #0
 800959e:	d01f      	beq.n	80095e0 <__multiply+0xe4>
 80095a0:	46c4      	mov	ip, r8
 80095a2:	46a1      	mov	r9, r4
 80095a4:	2700      	movs	r7, #0
 80095a6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095aa:	f8d9 3000 	ldr.w	r3, [r9]
 80095ae:	fa1f fb82 	uxth.w	fp, r2
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80095b8:	443b      	add	r3, r7
 80095ba:	f8d9 7000 	ldr.w	r7, [r9]
 80095be:	0c12      	lsrs	r2, r2, #16
 80095c0:	0c3f      	lsrs	r7, r7, #16
 80095c2:	fb0a 7202 	mla	r2, sl, r2, r7
 80095c6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80095ca:	b29b      	uxth	r3, r3
 80095cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095d0:	4565      	cmp	r5, ip
 80095d2:	f849 3b04 	str.w	r3, [r9], #4
 80095d6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80095da:	d8e4      	bhi.n	80095a6 <__multiply+0xaa>
 80095dc:	9b01      	ldr	r3, [sp, #4]
 80095de:	50e7      	str	r7, [r4, r3]
 80095e0:	9b03      	ldr	r3, [sp, #12]
 80095e2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80095e6:	3104      	adds	r1, #4
 80095e8:	f1b9 0f00 	cmp.w	r9, #0
 80095ec:	d020      	beq.n	8009630 <__multiply+0x134>
 80095ee:	6823      	ldr	r3, [r4, #0]
 80095f0:	4647      	mov	r7, r8
 80095f2:	46a4      	mov	ip, r4
 80095f4:	f04f 0a00 	mov.w	sl, #0
 80095f8:	f8b7 b000 	ldrh.w	fp, [r7]
 80095fc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009600:	fb09 220b 	mla	r2, r9, fp, r2
 8009604:	4452      	add	r2, sl
 8009606:	b29b      	uxth	r3, r3
 8009608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800960c:	f84c 3b04 	str.w	r3, [ip], #4
 8009610:	f857 3b04 	ldr.w	r3, [r7], #4
 8009614:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009618:	f8bc 3000 	ldrh.w	r3, [ip]
 800961c:	fb09 330a 	mla	r3, r9, sl, r3
 8009620:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009624:	42bd      	cmp	r5, r7
 8009626:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800962a:	d8e5      	bhi.n	80095f8 <__multiply+0xfc>
 800962c:	9a01      	ldr	r2, [sp, #4]
 800962e:	50a3      	str	r3, [r4, r2]
 8009630:	3404      	adds	r4, #4
 8009632:	e79f      	b.n	8009574 <__multiply+0x78>
 8009634:	3e01      	subs	r6, #1
 8009636:	e7a1      	b.n	800957c <__multiply+0x80>
 8009638:	0800a688 	.word	0x0800a688
 800963c:	0800a699 	.word	0x0800a699

08009640 <__pow5mult>:
 8009640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009644:	4615      	mov	r5, r2
 8009646:	f012 0203 	ands.w	r2, r2, #3
 800964a:	4607      	mov	r7, r0
 800964c:	460e      	mov	r6, r1
 800964e:	d007      	beq.n	8009660 <__pow5mult+0x20>
 8009650:	4c25      	ldr	r4, [pc, #148]	@ (80096e8 <__pow5mult+0xa8>)
 8009652:	3a01      	subs	r2, #1
 8009654:	2300      	movs	r3, #0
 8009656:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800965a:	f7ff fea7 	bl	80093ac <__multadd>
 800965e:	4606      	mov	r6, r0
 8009660:	10ad      	asrs	r5, r5, #2
 8009662:	d03d      	beq.n	80096e0 <__pow5mult+0xa0>
 8009664:	69fc      	ldr	r4, [r7, #28]
 8009666:	b97c      	cbnz	r4, 8009688 <__pow5mult+0x48>
 8009668:	2010      	movs	r0, #16
 800966a:	f7ff fd87 	bl	800917c <malloc>
 800966e:	4602      	mov	r2, r0
 8009670:	61f8      	str	r0, [r7, #28]
 8009672:	b928      	cbnz	r0, 8009680 <__pow5mult+0x40>
 8009674:	4b1d      	ldr	r3, [pc, #116]	@ (80096ec <__pow5mult+0xac>)
 8009676:	481e      	ldr	r0, [pc, #120]	@ (80096f0 <__pow5mult+0xb0>)
 8009678:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800967c:	f000 fc3e 	bl	8009efc <__assert_func>
 8009680:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009684:	6004      	str	r4, [r0, #0]
 8009686:	60c4      	str	r4, [r0, #12]
 8009688:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800968c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009690:	b94c      	cbnz	r4, 80096a6 <__pow5mult+0x66>
 8009692:	f240 2171 	movw	r1, #625	@ 0x271
 8009696:	4638      	mov	r0, r7
 8009698:	f7ff ff1a 	bl	80094d0 <__i2b>
 800969c:	2300      	movs	r3, #0
 800969e:	f8c8 0008 	str.w	r0, [r8, #8]
 80096a2:	4604      	mov	r4, r0
 80096a4:	6003      	str	r3, [r0, #0]
 80096a6:	f04f 0900 	mov.w	r9, #0
 80096aa:	07eb      	lsls	r3, r5, #31
 80096ac:	d50a      	bpl.n	80096c4 <__pow5mult+0x84>
 80096ae:	4631      	mov	r1, r6
 80096b0:	4622      	mov	r2, r4
 80096b2:	4638      	mov	r0, r7
 80096b4:	f7ff ff22 	bl	80094fc <__multiply>
 80096b8:	4631      	mov	r1, r6
 80096ba:	4680      	mov	r8, r0
 80096bc:	4638      	mov	r0, r7
 80096be:	f7ff fe53 	bl	8009368 <_Bfree>
 80096c2:	4646      	mov	r6, r8
 80096c4:	106d      	asrs	r5, r5, #1
 80096c6:	d00b      	beq.n	80096e0 <__pow5mult+0xa0>
 80096c8:	6820      	ldr	r0, [r4, #0]
 80096ca:	b938      	cbnz	r0, 80096dc <__pow5mult+0x9c>
 80096cc:	4622      	mov	r2, r4
 80096ce:	4621      	mov	r1, r4
 80096d0:	4638      	mov	r0, r7
 80096d2:	f7ff ff13 	bl	80094fc <__multiply>
 80096d6:	6020      	str	r0, [r4, #0]
 80096d8:	f8c0 9000 	str.w	r9, [r0]
 80096dc:	4604      	mov	r4, r0
 80096de:	e7e4      	b.n	80096aa <__pow5mult+0x6a>
 80096e0:	4630      	mov	r0, r6
 80096e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096e6:	bf00      	nop
 80096e8:	0800a74c 	.word	0x0800a74c
 80096ec:	0800a619 	.word	0x0800a619
 80096f0:	0800a699 	.word	0x0800a699

080096f4 <__lshift>:
 80096f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096f8:	460c      	mov	r4, r1
 80096fa:	6849      	ldr	r1, [r1, #4]
 80096fc:	6923      	ldr	r3, [r4, #16]
 80096fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009702:	68a3      	ldr	r3, [r4, #8]
 8009704:	4607      	mov	r7, r0
 8009706:	4691      	mov	r9, r2
 8009708:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800970c:	f108 0601 	add.w	r6, r8, #1
 8009710:	42b3      	cmp	r3, r6
 8009712:	db0b      	blt.n	800972c <__lshift+0x38>
 8009714:	4638      	mov	r0, r7
 8009716:	f7ff fde7 	bl	80092e8 <_Balloc>
 800971a:	4605      	mov	r5, r0
 800971c:	b948      	cbnz	r0, 8009732 <__lshift+0x3e>
 800971e:	4602      	mov	r2, r0
 8009720:	4b28      	ldr	r3, [pc, #160]	@ (80097c4 <__lshift+0xd0>)
 8009722:	4829      	ldr	r0, [pc, #164]	@ (80097c8 <__lshift+0xd4>)
 8009724:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009728:	f000 fbe8 	bl	8009efc <__assert_func>
 800972c:	3101      	adds	r1, #1
 800972e:	005b      	lsls	r3, r3, #1
 8009730:	e7ee      	b.n	8009710 <__lshift+0x1c>
 8009732:	2300      	movs	r3, #0
 8009734:	f100 0114 	add.w	r1, r0, #20
 8009738:	f100 0210 	add.w	r2, r0, #16
 800973c:	4618      	mov	r0, r3
 800973e:	4553      	cmp	r3, sl
 8009740:	db33      	blt.n	80097aa <__lshift+0xb6>
 8009742:	6920      	ldr	r0, [r4, #16]
 8009744:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009748:	f104 0314 	add.w	r3, r4, #20
 800974c:	f019 091f 	ands.w	r9, r9, #31
 8009750:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009754:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009758:	d02b      	beq.n	80097b2 <__lshift+0xbe>
 800975a:	f1c9 0e20 	rsb	lr, r9, #32
 800975e:	468a      	mov	sl, r1
 8009760:	2200      	movs	r2, #0
 8009762:	6818      	ldr	r0, [r3, #0]
 8009764:	fa00 f009 	lsl.w	r0, r0, r9
 8009768:	4310      	orrs	r0, r2
 800976a:	f84a 0b04 	str.w	r0, [sl], #4
 800976e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009772:	459c      	cmp	ip, r3
 8009774:	fa22 f20e 	lsr.w	r2, r2, lr
 8009778:	d8f3      	bhi.n	8009762 <__lshift+0x6e>
 800977a:	ebac 0304 	sub.w	r3, ip, r4
 800977e:	3b15      	subs	r3, #21
 8009780:	f023 0303 	bic.w	r3, r3, #3
 8009784:	3304      	adds	r3, #4
 8009786:	f104 0015 	add.w	r0, r4, #21
 800978a:	4560      	cmp	r0, ip
 800978c:	bf88      	it	hi
 800978e:	2304      	movhi	r3, #4
 8009790:	50ca      	str	r2, [r1, r3]
 8009792:	b10a      	cbz	r2, 8009798 <__lshift+0xa4>
 8009794:	f108 0602 	add.w	r6, r8, #2
 8009798:	3e01      	subs	r6, #1
 800979a:	4638      	mov	r0, r7
 800979c:	612e      	str	r6, [r5, #16]
 800979e:	4621      	mov	r1, r4
 80097a0:	f7ff fde2 	bl	8009368 <_Bfree>
 80097a4:	4628      	mov	r0, r5
 80097a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80097ae:	3301      	adds	r3, #1
 80097b0:	e7c5      	b.n	800973e <__lshift+0x4a>
 80097b2:	3904      	subs	r1, #4
 80097b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80097bc:	459c      	cmp	ip, r3
 80097be:	d8f9      	bhi.n	80097b4 <__lshift+0xc0>
 80097c0:	e7ea      	b.n	8009798 <__lshift+0xa4>
 80097c2:	bf00      	nop
 80097c4:	0800a688 	.word	0x0800a688
 80097c8:	0800a699 	.word	0x0800a699

080097cc <__mcmp>:
 80097cc:	690a      	ldr	r2, [r1, #16]
 80097ce:	4603      	mov	r3, r0
 80097d0:	6900      	ldr	r0, [r0, #16]
 80097d2:	1a80      	subs	r0, r0, r2
 80097d4:	b530      	push	{r4, r5, lr}
 80097d6:	d10e      	bne.n	80097f6 <__mcmp+0x2a>
 80097d8:	3314      	adds	r3, #20
 80097da:	3114      	adds	r1, #20
 80097dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80097e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80097e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80097e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80097ec:	4295      	cmp	r5, r2
 80097ee:	d003      	beq.n	80097f8 <__mcmp+0x2c>
 80097f0:	d205      	bcs.n	80097fe <__mcmp+0x32>
 80097f2:	f04f 30ff 	mov.w	r0, #4294967295
 80097f6:	bd30      	pop	{r4, r5, pc}
 80097f8:	42a3      	cmp	r3, r4
 80097fa:	d3f3      	bcc.n	80097e4 <__mcmp+0x18>
 80097fc:	e7fb      	b.n	80097f6 <__mcmp+0x2a>
 80097fe:	2001      	movs	r0, #1
 8009800:	e7f9      	b.n	80097f6 <__mcmp+0x2a>
	...

08009804 <__mdiff>:
 8009804:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009808:	4689      	mov	r9, r1
 800980a:	4606      	mov	r6, r0
 800980c:	4611      	mov	r1, r2
 800980e:	4648      	mov	r0, r9
 8009810:	4614      	mov	r4, r2
 8009812:	f7ff ffdb 	bl	80097cc <__mcmp>
 8009816:	1e05      	subs	r5, r0, #0
 8009818:	d112      	bne.n	8009840 <__mdiff+0x3c>
 800981a:	4629      	mov	r1, r5
 800981c:	4630      	mov	r0, r6
 800981e:	f7ff fd63 	bl	80092e8 <_Balloc>
 8009822:	4602      	mov	r2, r0
 8009824:	b928      	cbnz	r0, 8009832 <__mdiff+0x2e>
 8009826:	4b3f      	ldr	r3, [pc, #252]	@ (8009924 <__mdiff+0x120>)
 8009828:	f240 2137 	movw	r1, #567	@ 0x237
 800982c:	483e      	ldr	r0, [pc, #248]	@ (8009928 <__mdiff+0x124>)
 800982e:	f000 fb65 	bl	8009efc <__assert_func>
 8009832:	2301      	movs	r3, #1
 8009834:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009838:	4610      	mov	r0, r2
 800983a:	b003      	add	sp, #12
 800983c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009840:	bfbc      	itt	lt
 8009842:	464b      	movlt	r3, r9
 8009844:	46a1      	movlt	r9, r4
 8009846:	4630      	mov	r0, r6
 8009848:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800984c:	bfba      	itte	lt
 800984e:	461c      	movlt	r4, r3
 8009850:	2501      	movlt	r5, #1
 8009852:	2500      	movge	r5, #0
 8009854:	f7ff fd48 	bl	80092e8 <_Balloc>
 8009858:	4602      	mov	r2, r0
 800985a:	b918      	cbnz	r0, 8009864 <__mdiff+0x60>
 800985c:	4b31      	ldr	r3, [pc, #196]	@ (8009924 <__mdiff+0x120>)
 800985e:	f240 2145 	movw	r1, #581	@ 0x245
 8009862:	e7e3      	b.n	800982c <__mdiff+0x28>
 8009864:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009868:	6926      	ldr	r6, [r4, #16]
 800986a:	60c5      	str	r5, [r0, #12]
 800986c:	f109 0310 	add.w	r3, r9, #16
 8009870:	f109 0514 	add.w	r5, r9, #20
 8009874:	f104 0e14 	add.w	lr, r4, #20
 8009878:	f100 0b14 	add.w	fp, r0, #20
 800987c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009880:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	46d9      	mov	r9, fp
 8009888:	f04f 0c00 	mov.w	ip, #0
 800988c:	9b01      	ldr	r3, [sp, #4]
 800988e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009892:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009896:	9301      	str	r3, [sp, #4]
 8009898:	fa1f f38a 	uxth.w	r3, sl
 800989c:	4619      	mov	r1, r3
 800989e:	b283      	uxth	r3, r0
 80098a0:	1acb      	subs	r3, r1, r3
 80098a2:	0c00      	lsrs	r0, r0, #16
 80098a4:	4463      	add	r3, ip
 80098a6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098aa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098ae:	b29b      	uxth	r3, r3
 80098b0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098b4:	4576      	cmp	r6, lr
 80098b6:	f849 3b04 	str.w	r3, [r9], #4
 80098ba:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098be:	d8e5      	bhi.n	800988c <__mdiff+0x88>
 80098c0:	1b33      	subs	r3, r6, r4
 80098c2:	3b15      	subs	r3, #21
 80098c4:	f023 0303 	bic.w	r3, r3, #3
 80098c8:	3415      	adds	r4, #21
 80098ca:	3304      	adds	r3, #4
 80098cc:	42a6      	cmp	r6, r4
 80098ce:	bf38      	it	cc
 80098d0:	2304      	movcc	r3, #4
 80098d2:	441d      	add	r5, r3
 80098d4:	445b      	add	r3, fp
 80098d6:	461e      	mov	r6, r3
 80098d8:	462c      	mov	r4, r5
 80098da:	4544      	cmp	r4, r8
 80098dc:	d30e      	bcc.n	80098fc <__mdiff+0xf8>
 80098de:	f108 0103 	add.w	r1, r8, #3
 80098e2:	1b49      	subs	r1, r1, r5
 80098e4:	f021 0103 	bic.w	r1, r1, #3
 80098e8:	3d03      	subs	r5, #3
 80098ea:	45a8      	cmp	r8, r5
 80098ec:	bf38      	it	cc
 80098ee:	2100      	movcc	r1, #0
 80098f0:	440b      	add	r3, r1
 80098f2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80098f6:	b191      	cbz	r1, 800991e <__mdiff+0x11a>
 80098f8:	6117      	str	r7, [r2, #16]
 80098fa:	e79d      	b.n	8009838 <__mdiff+0x34>
 80098fc:	f854 1b04 	ldr.w	r1, [r4], #4
 8009900:	46e6      	mov	lr, ip
 8009902:	0c08      	lsrs	r0, r1, #16
 8009904:	fa1c fc81 	uxtah	ip, ip, r1
 8009908:	4471      	add	r1, lr
 800990a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800990e:	b289      	uxth	r1, r1
 8009910:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009914:	f846 1b04 	str.w	r1, [r6], #4
 8009918:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800991c:	e7dd      	b.n	80098da <__mdiff+0xd6>
 800991e:	3f01      	subs	r7, #1
 8009920:	e7e7      	b.n	80098f2 <__mdiff+0xee>
 8009922:	bf00      	nop
 8009924:	0800a688 	.word	0x0800a688
 8009928:	0800a699 	.word	0x0800a699

0800992c <__d2b>:
 800992c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009930:	460f      	mov	r7, r1
 8009932:	2101      	movs	r1, #1
 8009934:	ec59 8b10 	vmov	r8, r9, d0
 8009938:	4616      	mov	r6, r2
 800993a:	f7ff fcd5 	bl	80092e8 <_Balloc>
 800993e:	4604      	mov	r4, r0
 8009940:	b930      	cbnz	r0, 8009950 <__d2b+0x24>
 8009942:	4602      	mov	r2, r0
 8009944:	4b23      	ldr	r3, [pc, #140]	@ (80099d4 <__d2b+0xa8>)
 8009946:	4824      	ldr	r0, [pc, #144]	@ (80099d8 <__d2b+0xac>)
 8009948:	f240 310f 	movw	r1, #783	@ 0x30f
 800994c:	f000 fad6 	bl	8009efc <__assert_func>
 8009950:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009954:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009958:	b10d      	cbz	r5, 800995e <__d2b+0x32>
 800995a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800995e:	9301      	str	r3, [sp, #4]
 8009960:	f1b8 0300 	subs.w	r3, r8, #0
 8009964:	d023      	beq.n	80099ae <__d2b+0x82>
 8009966:	4668      	mov	r0, sp
 8009968:	9300      	str	r3, [sp, #0]
 800996a:	f7ff fd84 	bl	8009476 <__lo0bits>
 800996e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009972:	b1d0      	cbz	r0, 80099aa <__d2b+0x7e>
 8009974:	f1c0 0320 	rsb	r3, r0, #32
 8009978:	fa02 f303 	lsl.w	r3, r2, r3
 800997c:	430b      	orrs	r3, r1
 800997e:	40c2      	lsrs	r2, r0
 8009980:	6163      	str	r3, [r4, #20]
 8009982:	9201      	str	r2, [sp, #4]
 8009984:	9b01      	ldr	r3, [sp, #4]
 8009986:	61a3      	str	r3, [r4, #24]
 8009988:	2b00      	cmp	r3, #0
 800998a:	bf0c      	ite	eq
 800998c:	2201      	moveq	r2, #1
 800998e:	2202      	movne	r2, #2
 8009990:	6122      	str	r2, [r4, #16]
 8009992:	b1a5      	cbz	r5, 80099be <__d2b+0x92>
 8009994:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009998:	4405      	add	r5, r0
 800999a:	603d      	str	r5, [r7, #0]
 800999c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099a0:	6030      	str	r0, [r6, #0]
 80099a2:	4620      	mov	r0, r4
 80099a4:	b003      	add	sp, #12
 80099a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099aa:	6161      	str	r1, [r4, #20]
 80099ac:	e7ea      	b.n	8009984 <__d2b+0x58>
 80099ae:	a801      	add	r0, sp, #4
 80099b0:	f7ff fd61 	bl	8009476 <__lo0bits>
 80099b4:	9b01      	ldr	r3, [sp, #4]
 80099b6:	6163      	str	r3, [r4, #20]
 80099b8:	3020      	adds	r0, #32
 80099ba:	2201      	movs	r2, #1
 80099bc:	e7e8      	b.n	8009990 <__d2b+0x64>
 80099be:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099c2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80099c6:	6038      	str	r0, [r7, #0]
 80099c8:	6918      	ldr	r0, [r3, #16]
 80099ca:	f7ff fd35 	bl	8009438 <__hi0bits>
 80099ce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80099d2:	e7e5      	b.n	80099a0 <__d2b+0x74>
 80099d4:	0800a688 	.word	0x0800a688
 80099d8:	0800a699 	.word	0x0800a699

080099dc <__sfputc_r>:
 80099dc:	6893      	ldr	r3, [r2, #8]
 80099de:	3b01      	subs	r3, #1
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	b410      	push	{r4}
 80099e4:	6093      	str	r3, [r2, #8]
 80099e6:	da08      	bge.n	80099fa <__sfputc_r+0x1e>
 80099e8:	6994      	ldr	r4, [r2, #24]
 80099ea:	42a3      	cmp	r3, r4
 80099ec:	db01      	blt.n	80099f2 <__sfputc_r+0x16>
 80099ee:	290a      	cmp	r1, #10
 80099f0:	d103      	bne.n	80099fa <__sfputc_r+0x1e>
 80099f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80099f6:	f7fe bc08 	b.w	800820a <__swbuf_r>
 80099fa:	6813      	ldr	r3, [r2, #0]
 80099fc:	1c58      	adds	r0, r3, #1
 80099fe:	6010      	str	r0, [r2, #0]
 8009a00:	7019      	strb	r1, [r3, #0]
 8009a02:	4608      	mov	r0, r1
 8009a04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a08:	4770      	bx	lr

08009a0a <__sfputs_r>:
 8009a0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a0c:	4606      	mov	r6, r0
 8009a0e:	460f      	mov	r7, r1
 8009a10:	4614      	mov	r4, r2
 8009a12:	18d5      	adds	r5, r2, r3
 8009a14:	42ac      	cmp	r4, r5
 8009a16:	d101      	bne.n	8009a1c <__sfputs_r+0x12>
 8009a18:	2000      	movs	r0, #0
 8009a1a:	e007      	b.n	8009a2c <__sfputs_r+0x22>
 8009a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a20:	463a      	mov	r2, r7
 8009a22:	4630      	mov	r0, r6
 8009a24:	f7ff ffda 	bl	80099dc <__sfputc_r>
 8009a28:	1c43      	adds	r3, r0, #1
 8009a2a:	d1f3      	bne.n	8009a14 <__sfputs_r+0xa>
 8009a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a30 <_vfiprintf_r>:
 8009a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a34:	460d      	mov	r5, r1
 8009a36:	b09d      	sub	sp, #116	@ 0x74
 8009a38:	4614      	mov	r4, r2
 8009a3a:	4698      	mov	r8, r3
 8009a3c:	4606      	mov	r6, r0
 8009a3e:	b118      	cbz	r0, 8009a48 <_vfiprintf_r+0x18>
 8009a40:	6a03      	ldr	r3, [r0, #32]
 8009a42:	b90b      	cbnz	r3, 8009a48 <_vfiprintf_r+0x18>
 8009a44:	f7fe faf8 	bl	8008038 <__sinit>
 8009a48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a4a:	07d9      	lsls	r1, r3, #31
 8009a4c:	d405      	bmi.n	8009a5a <_vfiprintf_r+0x2a>
 8009a4e:	89ab      	ldrh	r3, [r5, #12]
 8009a50:	059a      	lsls	r2, r3, #22
 8009a52:	d402      	bmi.n	8009a5a <_vfiprintf_r+0x2a>
 8009a54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a56:	f7fe fcea 	bl	800842e <__retarget_lock_acquire_recursive>
 8009a5a:	89ab      	ldrh	r3, [r5, #12]
 8009a5c:	071b      	lsls	r3, r3, #28
 8009a5e:	d501      	bpl.n	8009a64 <_vfiprintf_r+0x34>
 8009a60:	692b      	ldr	r3, [r5, #16]
 8009a62:	b99b      	cbnz	r3, 8009a8c <_vfiprintf_r+0x5c>
 8009a64:	4629      	mov	r1, r5
 8009a66:	4630      	mov	r0, r6
 8009a68:	f7fe fc0e 	bl	8008288 <__swsetup_r>
 8009a6c:	b170      	cbz	r0, 8009a8c <_vfiprintf_r+0x5c>
 8009a6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a70:	07dc      	lsls	r4, r3, #31
 8009a72:	d504      	bpl.n	8009a7e <_vfiprintf_r+0x4e>
 8009a74:	f04f 30ff 	mov.w	r0, #4294967295
 8009a78:	b01d      	add	sp, #116	@ 0x74
 8009a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a7e:	89ab      	ldrh	r3, [r5, #12]
 8009a80:	0598      	lsls	r0, r3, #22
 8009a82:	d4f7      	bmi.n	8009a74 <_vfiprintf_r+0x44>
 8009a84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a86:	f7fe fcd3 	bl	8008430 <__retarget_lock_release_recursive>
 8009a8a:	e7f3      	b.n	8009a74 <_vfiprintf_r+0x44>
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a90:	2320      	movs	r3, #32
 8009a92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a96:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a9a:	2330      	movs	r3, #48	@ 0x30
 8009a9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c4c <_vfiprintf_r+0x21c>
 8009aa0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009aa4:	f04f 0901 	mov.w	r9, #1
 8009aa8:	4623      	mov	r3, r4
 8009aaa:	469a      	mov	sl, r3
 8009aac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ab0:	b10a      	cbz	r2, 8009ab6 <_vfiprintf_r+0x86>
 8009ab2:	2a25      	cmp	r2, #37	@ 0x25
 8009ab4:	d1f9      	bne.n	8009aaa <_vfiprintf_r+0x7a>
 8009ab6:	ebba 0b04 	subs.w	fp, sl, r4
 8009aba:	d00b      	beq.n	8009ad4 <_vfiprintf_r+0xa4>
 8009abc:	465b      	mov	r3, fp
 8009abe:	4622      	mov	r2, r4
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f7ff ffa1 	bl	8009a0a <__sfputs_r>
 8009ac8:	3001      	adds	r0, #1
 8009aca:	f000 80a7 	beq.w	8009c1c <_vfiprintf_r+0x1ec>
 8009ace:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ad0:	445a      	add	r2, fp
 8009ad2:	9209      	str	r2, [sp, #36]	@ 0x24
 8009ad4:	f89a 3000 	ldrb.w	r3, [sl]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f000 809f 	beq.w	8009c1c <_vfiprintf_r+0x1ec>
 8009ade:	2300      	movs	r3, #0
 8009ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ae8:	f10a 0a01 	add.w	sl, sl, #1
 8009aec:	9304      	str	r3, [sp, #16]
 8009aee:	9307      	str	r3, [sp, #28]
 8009af0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009af4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009af6:	4654      	mov	r4, sl
 8009af8:	2205      	movs	r2, #5
 8009afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009afe:	4853      	ldr	r0, [pc, #332]	@ (8009c4c <_vfiprintf_r+0x21c>)
 8009b00:	f7f6 fb66 	bl	80001d0 <memchr>
 8009b04:	9a04      	ldr	r2, [sp, #16]
 8009b06:	b9d8      	cbnz	r0, 8009b40 <_vfiprintf_r+0x110>
 8009b08:	06d1      	lsls	r1, r2, #27
 8009b0a:	bf44      	itt	mi
 8009b0c:	2320      	movmi	r3, #32
 8009b0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b12:	0713      	lsls	r3, r2, #28
 8009b14:	bf44      	itt	mi
 8009b16:	232b      	movmi	r3, #43	@ 0x2b
 8009b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b1c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b20:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b22:	d015      	beq.n	8009b50 <_vfiprintf_r+0x120>
 8009b24:	9a07      	ldr	r2, [sp, #28]
 8009b26:	4654      	mov	r4, sl
 8009b28:	2000      	movs	r0, #0
 8009b2a:	f04f 0c0a 	mov.w	ip, #10
 8009b2e:	4621      	mov	r1, r4
 8009b30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b34:	3b30      	subs	r3, #48	@ 0x30
 8009b36:	2b09      	cmp	r3, #9
 8009b38:	d94b      	bls.n	8009bd2 <_vfiprintf_r+0x1a2>
 8009b3a:	b1b0      	cbz	r0, 8009b6a <_vfiprintf_r+0x13a>
 8009b3c:	9207      	str	r2, [sp, #28]
 8009b3e:	e014      	b.n	8009b6a <_vfiprintf_r+0x13a>
 8009b40:	eba0 0308 	sub.w	r3, r0, r8
 8009b44:	fa09 f303 	lsl.w	r3, r9, r3
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	9304      	str	r3, [sp, #16]
 8009b4c:	46a2      	mov	sl, r4
 8009b4e:	e7d2      	b.n	8009af6 <_vfiprintf_r+0xc6>
 8009b50:	9b03      	ldr	r3, [sp, #12]
 8009b52:	1d19      	adds	r1, r3, #4
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	9103      	str	r1, [sp, #12]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	bfbb      	ittet	lt
 8009b5c:	425b      	neglt	r3, r3
 8009b5e:	f042 0202 	orrlt.w	r2, r2, #2
 8009b62:	9307      	strge	r3, [sp, #28]
 8009b64:	9307      	strlt	r3, [sp, #28]
 8009b66:	bfb8      	it	lt
 8009b68:	9204      	strlt	r2, [sp, #16]
 8009b6a:	7823      	ldrb	r3, [r4, #0]
 8009b6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b6e:	d10a      	bne.n	8009b86 <_vfiprintf_r+0x156>
 8009b70:	7863      	ldrb	r3, [r4, #1]
 8009b72:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b74:	d132      	bne.n	8009bdc <_vfiprintf_r+0x1ac>
 8009b76:	9b03      	ldr	r3, [sp, #12]
 8009b78:	1d1a      	adds	r2, r3, #4
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	9203      	str	r2, [sp, #12]
 8009b7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b82:	3402      	adds	r4, #2
 8009b84:	9305      	str	r3, [sp, #20]
 8009b86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c5c <_vfiprintf_r+0x22c>
 8009b8a:	7821      	ldrb	r1, [r4, #0]
 8009b8c:	2203      	movs	r2, #3
 8009b8e:	4650      	mov	r0, sl
 8009b90:	f7f6 fb1e 	bl	80001d0 <memchr>
 8009b94:	b138      	cbz	r0, 8009ba6 <_vfiprintf_r+0x176>
 8009b96:	9b04      	ldr	r3, [sp, #16]
 8009b98:	eba0 000a 	sub.w	r0, r0, sl
 8009b9c:	2240      	movs	r2, #64	@ 0x40
 8009b9e:	4082      	lsls	r2, r0
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	3401      	adds	r4, #1
 8009ba4:	9304      	str	r3, [sp, #16]
 8009ba6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009baa:	4829      	ldr	r0, [pc, #164]	@ (8009c50 <_vfiprintf_r+0x220>)
 8009bac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009bb0:	2206      	movs	r2, #6
 8009bb2:	f7f6 fb0d 	bl	80001d0 <memchr>
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	d03f      	beq.n	8009c3a <_vfiprintf_r+0x20a>
 8009bba:	4b26      	ldr	r3, [pc, #152]	@ (8009c54 <_vfiprintf_r+0x224>)
 8009bbc:	bb1b      	cbnz	r3, 8009c06 <_vfiprintf_r+0x1d6>
 8009bbe:	9b03      	ldr	r3, [sp, #12]
 8009bc0:	3307      	adds	r3, #7
 8009bc2:	f023 0307 	bic.w	r3, r3, #7
 8009bc6:	3308      	adds	r3, #8
 8009bc8:	9303      	str	r3, [sp, #12]
 8009bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bcc:	443b      	add	r3, r7
 8009bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd0:	e76a      	b.n	8009aa8 <_vfiprintf_r+0x78>
 8009bd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009bd6:	460c      	mov	r4, r1
 8009bd8:	2001      	movs	r0, #1
 8009bda:	e7a8      	b.n	8009b2e <_vfiprintf_r+0xfe>
 8009bdc:	2300      	movs	r3, #0
 8009bde:	3401      	adds	r4, #1
 8009be0:	9305      	str	r3, [sp, #20]
 8009be2:	4619      	mov	r1, r3
 8009be4:	f04f 0c0a 	mov.w	ip, #10
 8009be8:	4620      	mov	r0, r4
 8009bea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009bee:	3a30      	subs	r2, #48	@ 0x30
 8009bf0:	2a09      	cmp	r2, #9
 8009bf2:	d903      	bls.n	8009bfc <_vfiprintf_r+0x1cc>
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d0c6      	beq.n	8009b86 <_vfiprintf_r+0x156>
 8009bf8:	9105      	str	r1, [sp, #20]
 8009bfa:	e7c4      	b.n	8009b86 <_vfiprintf_r+0x156>
 8009bfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c00:	4604      	mov	r4, r0
 8009c02:	2301      	movs	r3, #1
 8009c04:	e7f0      	b.n	8009be8 <_vfiprintf_r+0x1b8>
 8009c06:	ab03      	add	r3, sp, #12
 8009c08:	9300      	str	r3, [sp, #0]
 8009c0a:	462a      	mov	r2, r5
 8009c0c:	4b12      	ldr	r3, [pc, #72]	@ (8009c58 <_vfiprintf_r+0x228>)
 8009c0e:	a904      	add	r1, sp, #16
 8009c10:	4630      	mov	r0, r6
 8009c12:	f7fd fdcf 	bl	80077b4 <_printf_float>
 8009c16:	4607      	mov	r7, r0
 8009c18:	1c78      	adds	r0, r7, #1
 8009c1a:	d1d6      	bne.n	8009bca <_vfiprintf_r+0x19a>
 8009c1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c1e:	07d9      	lsls	r1, r3, #31
 8009c20:	d405      	bmi.n	8009c2e <_vfiprintf_r+0x1fe>
 8009c22:	89ab      	ldrh	r3, [r5, #12]
 8009c24:	059a      	lsls	r2, r3, #22
 8009c26:	d402      	bmi.n	8009c2e <_vfiprintf_r+0x1fe>
 8009c28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c2a:	f7fe fc01 	bl	8008430 <__retarget_lock_release_recursive>
 8009c2e:	89ab      	ldrh	r3, [r5, #12]
 8009c30:	065b      	lsls	r3, r3, #25
 8009c32:	f53f af1f 	bmi.w	8009a74 <_vfiprintf_r+0x44>
 8009c36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c38:	e71e      	b.n	8009a78 <_vfiprintf_r+0x48>
 8009c3a:	ab03      	add	r3, sp, #12
 8009c3c:	9300      	str	r3, [sp, #0]
 8009c3e:	462a      	mov	r2, r5
 8009c40:	4b05      	ldr	r3, [pc, #20]	@ (8009c58 <_vfiprintf_r+0x228>)
 8009c42:	a904      	add	r1, sp, #16
 8009c44:	4630      	mov	r0, r6
 8009c46:	f7fe f84d 	bl	8007ce4 <_printf_i>
 8009c4a:	e7e4      	b.n	8009c16 <_vfiprintf_r+0x1e6>
 8009c4c:	0800a6f2 	.word	0x0800a6f2
 8009c50:	0800a6fc 	.word	0x0800a6fc
 8009c54:	080077b5 	.word	0x080077b5
 8009c58:	08009a0b 	.word	0x08009a0b
 8009c5c:	0800a6f8 	.word	0x0800a6f8

08009c60 <__sflush_r>:
 8009c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c68:	0716      	lsls	r6, r2, #28
 8009c6a:	4605      	mov	r5, r0
 8009c6c:	460c      	mov	r4, r1
 8009c6e:	d454      	bmi.n	8009d1a <__sflush_r+0xba>
 8009c70:	684b      	ldr	r3, [r1, #4]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	dc02      	bgt.n	8009c7c <__sflush_r+0x1c>
 8009c76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	dd48      	ble.n	8009d0e <__sflush_r+0xae>
 8009c7c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009c7e:	2e00      	cmp	r6, #0
 8009c80:	d045      	beq.n	8009d0e <__sflush_r+0xae>
 8009c82:	2300      	movs	r3, #0
 8009c84:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009c88:	682f      	ldr	r7, [r5, #0]
 8009c8a:	6a21      	ldr	r1, [r4, #32]
 8009c8c:	602b      	str	r3, [r5, #0]
 8009c8e:	d030      	beq.n	8009cf2 <__sflush_r+0x92>
 8009c90:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009c92:	89a3      	ldrh	r3, [r4, #12]
 8009c94:	0759      	lsls	r1, r3, #29
 8009c96:	d505      	bpl.n	8009ca4 <__sflush_r+0x44>
 8009c98:	6863      	ldr	r3, [r4, #4]
 8009c9a:	1ad2      	subs	r2, r2, r3
 8009c9c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009c9e:	b10b      	cbz	r3, 8009ca4 <__sflush_r+0x44>
 8009ca0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ca2:	1ad2      	subs	r2, r2, r3
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ca8:	6a21      	ldr	r1, [r4, #32]
 8009caa:	4628      	mov	r0, r5
 8009cac:	47b0      	blx	r6
 8009cae:	1c43      	adds	r3, r0, #1
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	d106      	bne.n	8009cc2 <__sflush_r+0x62>
 8009cb4:	6829      	ldr	r1, [r5, #0]
 8009cb6:	291d      	cmp	r1, #29
 8009cb8:	d82b      	bhi.n	8009d12 <__sflush_r+0xb2>
 8009cba:	4a2a      	ldr	r2, [pc, #168]	@ (8009d64 <__sflush_r+0x104>)
 8009cbc:	40ca      	lsrs	r2, r1
 8009cbe:	07d6      	lsls	r6, r2, #31
 8009cc0:	d527      	bpl.n	8009d12 <__sflush_r+0xb2>
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	6062      	str	r2, [r4, #4]
 8009cc6:	04d9      	lsls	r1, r3, #19
 8009cc8:	6922      	ldr	r2, [r4, #16]
 8009cca:	6022      	str	r2, [r4, #0]
 8009ccc:	d504      	bpl.n	8009cd8 <__sflush_r+0x78>
 8009cce:	1c42      	adds	r2, r0, #1
 8009cd0:	d101      	bne.n	8009cd6 <__sflush_r+0x76>
 8009cd2:	682b      	ldr	r3, [r5, #0]
 8009cd4:	b903      	cbnz	r3, 8009cd8 <__sflush_r+0x78>
 8009cd6:	6560      	str	r0, [r4, #84]	@ 0x54
 8009cd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cda:	602f      	str	r7, [r5, #0]
 8009cdc:	b1b9      	cbz	r1, 8009d0e <__sflush_r+0xae>
 8009cde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ce2:	4299      	cmp	r1, r3
 8009ce4:	d002      	beq.n	8009cec <__sflush_r+0x8c>
 8009ce6:	4628      	mov	r0, r5
 8009ce8:	f7ff f9fe 	bl	80090e8 <_free_r>
 8009cec:	2300      	movs	r3, #0
 8009cee:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cf0:	e00d      	b.n	8009d0e <__sflush_r+0xae>
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	4628      	mov	r0, r5
 8009cf6:	47b0      	blx	r6
 8009cf8:	4602      	mov	r2, r0
 8009cfa:	1c50      	adds	r0, r2, #1
 8009cfc:	d1c9      	bne.n	8009c92 <__sflush_r+0x32>
 8009cfe:	682b      	ldr	r3, [r5, #0]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d0c6      	beq.n	8009c92 <__sflush_r+0x32>
 8009d04:	2b1d      	cmp	r3, #29
 8009d06:	d001      	beq.n	8009d0c <__sflush_r+0xac>
 8009d08:	2b16      	cmp	r3, #22
 8009d0a:	d11e      	bne.n	8009d4a <__sflush_r+0xea>
 8009d0c:	602f      	str	r7, [r5, #0]
 8009d0e:	2000      	movs	r0, #0
 8009d10:	e022      	b.n	8009d58 <__sflush_r+0xf8>
 8009d12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d16:	b21b      	sxth	r3, r3
 8009d18:	e01b      	b.n	8009d52 <__sflush_r+0xf2>
 8009d1a:	690f      	ldr	r7, [r1, #16]
 8009d1c:	2f00      	cmp	r7, #0
 8009d1e:	d0f6      	beq.n	8009d0e <__sflush_r+0xae>
 8009d20:	0793      	lsls	r3, r2, #30
 8009d22:	680e      	ldr	r6, [r1, #0]
 8009d24:	bf08      	it	eq
 8009d26:	694b      	ldreq	r3, [r1, #20]
 8009d28:	600f      	str	r7, [r1, #0]
 8009d2a:	bf18      	it	ne
 8009d2c:	2300      	movne	r3, #0
 8009d2e:	eba6 0807 	sub.w	r8, r6, r7
 8009d32:	608b      	str	r3, [r1, #8]
 8009d34:	f1b8 0f00 	cmp.w	r8, #0
 8009d38:	dde9      	ble.n	8009d0e <__sflush_r+0xae>
 8009d3a:	6a21      	ldr	r1, [r4, #32]
 8009d3c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d3e:	4643      	mov	r3, r8
 8009d40:	463a      	mov	r2, r7
 8009d42:	4628      	mov	r0, r5
 8009d44:	47b0      	blx	r6
 8009d46:	2800      	cmp	r0, #0
 8009d48:	dc08      	bgt.n	8009d5c <__sflush_r+0xfc>
 8009d4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d52:	81a3      	strh	r3, [r4, #12]
 8009d54:	f04f 30ff 	mov.w	r0, #4294967295
 8009d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d5c:	4407      	add	r7, r0
 8009d5e:	eba8 0800 	sub.w	r8, r8, r0
 8009d62:	e7e7      	b.n	8009d34 <__sflush_r+0xd4>
 8009d64:	20400001 	.word	0x20400001

08009d68 <_fflush_r>:
 8009d68:	b538      	push	{r3, r4, r5, lr}
 8009d6a:	690b      	ldr	r3, [r1, #16]
 8009d6c:	4605      	mov	r5, r0
 8009d6e:	460c      	mov	r4, r1
 8009d70:	b913      	cbnz	r3, 8009d78 <_fflush_r+0x10>
 8009d72:	2500      	movs	r5, #0
 8009d74:	4628      	mov	r0, r5
 8009d76:	bd38      	pop	{r3, r4, r5, pc}
 8009d78:	b118      	cbz	r0, 8009d82 <_fflush_r+0x1a>
 8009d7a:	6a03      	ldr	r3, [r0, #32]
 8009d7c:	b90b      	cbnz	r3, 8009d82 <_fflush_r+0x1a>
 8009d7e:	f7fe f95b 	bl	8008038 <__sinit>
 8009d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0f3      	beq.n	8009d72 <_fflush_r+0xa>
 8009d8a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009d8c:	07d0      	lsls	r0, r2, #31
 8009d8e:	d404      	bmi.n	8009d9a <_fflush_r+0x32>
 8009d90:	0599      	lsls	r1, r3, #22
 8009d92:	d402      	bmi.n	8009d9a <_fflush_r+0x32>
 8009d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009d96:	f7fe fb4a 	bl	800842e <__retarget_lock_acquire_recursive>
 8009d9a:	4628      	mov	r0, r5
 8009d9c:	4621      	mov	r1, r4
 8009d9e:	f7ff ff5f 	bl	8009c60 <__sflush_r>
 8009da2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009da4:	07da      	lsls	r2, r3, #31
 8009da6:	4605      	mov	r5, r0
 8009da8:	d4e4      	bmi.n	8009d74 <_fflush_r+0xc>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	059b      	lsls	r3, r3, #22
 8009dae:	d4e1      	bmi.n	8009d74 <_fflush_r+0xc>
 8009db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009db2:	f7fe fb3d 	bl	8008430 <__retarget_lock_release_recursive>
 8009db6:	e7dd      	b.n	8009d74 <_fflush_r+0xc>

08009db8 <__swhatbuf_r>:
 8009db8:	b570      	push	{r4, r5, r6, lr}
 8009dba:	460c      	mov	r4, r1
 8009dbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dc0:	2900      	cmp	r1, #0
 8009dc2:	b096      	sub	sp, #88	@ 0x58
 8009dc4:	4615      	mov	r5, r2
 8009dc6:	461e      	mov	r6, r3
 8009dc8:	da0d      	bge.n	8009de6 <__swhatbuf_r+0x2e>
 8009dca:	89a3      	ldrh	r3, [r4, #12]
 8009dcc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009dd0:	f04f 0100 	mov.w	r1, #0
 8009dd4:	bf14      	ite	ne
 8009dd6:	2340      	movne	r3, #64	@ 0x40
 8009dd8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ddc:	2000      	movs	r0, #0
 8009dde:	6031      	str	r1, [r6, #0]
 8009de0:	602b      	str	r3, [r5, #0]
 8009de2:	b016      	add	sp, #88	@ 0x58
 8009de4:	bd70      	pop	{r4, r5, r6, pc}
 8009de6:	466a      	mov	r2, sp
 8009de8:	f000 f848 	bl	8009e7c <_fstat_r>
 8009dec:	2800      	cmp	r0, #0
 8009dee:	dbec      	blt.n	8009dca <__swhatbuf_r+0x12>
 8009df0:	9901      	ldr	r1, [sp, #4]
 8009df2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009df6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009dfa:	4259      	negs	r1, r3
 8009dfc:	4159      	adcs	r1, r3
 8009dfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009e02:	e7eb      	b.n	8009ddc <__swhatbuf_r+0x24>

08009e04 <__smakebuf_r>:
 8009e04:	898b      	ldrh	r3, [r1, #12]
 8009e06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e08:	079d      	lsls	r5, r3, #30
 8009e0a:	4606      	mov	r6, r0
 8009e0c:	460c      	mov	r4, r1
 8009e0e:	d507      	bpl.n	8009e20 <__smakebuf_r+0x1c>
 8009e10:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e14:	6023      	str	r3, [r4, #0]
 8009e16:	6123      	str	r3, [r4, #16]
 8009e18:	2301      	movs	r3, #1
 8009e1a:	6163      	str	r3, [r4, #20]
 8009e1c:	b003      	add	sp, #12
 8009e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e20:	ab01      	add	r3, sp, #4
 8009e22:	466a      	mov	r2, sp
 8009e24:	f7ff ffc8 	bl	8009db8 <__swhatbuf_r>
 8009e28:	9f00      	ldr	r7, [sp, #0]
 8009e2a:	4605      	mov	r5, r0
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	4630      	mov	r0, r6
 8009e30:	f7ff f9ce 	bl	80091d0 <_malloc_r>
 8009e34:	b948      	cbnz	r0, 8009e4a <__smakebuf_r+0x46>
 8009e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e3a:	059a      	lsls	r2, r3, #22
 8009e3c:	d4ee      	bmi.n	8009e1c <__smakebuf_r+0x18>
 8009e3e:	f023 0303 	bic.w	r3, r3, #3
 8009e42:	f043 0302 	orr.w	r3, r3, #2
 8009e46:	81a3      	strh	r3, [r4, #12]
 8009e48:	e7e2      	b.n	8009e10 <__smakebuf_r+0xc>
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	6020      	str	r0, [r4, #0]
 8009e4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e52:	81a3      	strh	r3, [r4, #12]
 8009e54:	9b01      	ldr	r3, [sp, #4]
 8009e56:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e5a:	b15b      	cbz	r3, 8009e74 <__smakebuf_r+0x70>
 8009e5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e60:	4630      	mov	r0, r6
 8009e62:	f000 f81d 	bl	8009ea0 <_isatty_r>
 8009e66:	b128      	cbz	r0, 8009e74 <__smakebuf_r+0x70>
 8009e68:	89a3      	ldrh	r3, [r4, #12]
 8009e6a:	f023 0303 	bic.w	r3, r3, #3
 8009e6e:	f043 0301 	orr.w	r3, r3, #1
 8009e72:	81a3      	strh	r3, [r4, #12]
 8009e74:	89a3      	ldrh	r3, [r4, #12]
 8009e76:	431d      	orrs	r5, r3
 8009e78:	81a5      	strh	r5, [r4, #12]
 8009e7a:	e7cf      	b.n	8009e1c <__smakebuf_r+0x18>

08009e7c <_fstat_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4d07      	ldr	r5, [pc, #28]	@ (8009e9c <_fstat_r+0x20>)
 8009e80:	2300      	movs	r3, #0
 8009e82:	4604      	mov	r4, r0
 8009e84:	4608      	mov	r0, r1
 8009e86:	4611      	mov	r1, r2
 8009e88:	602b      	str	r3, [r5, #0]
 8009e8a:	f7f8 fba3 	bl	80025d4 <_fstat>
 8009e8e:	1c43      	adds	r3, r0, #1
 8009e90:	d102      	bne.n	8009e98 <_fstat_r+0x1c>
 8009e92:	682b      	ldr	r3, [r5, #0]
 8009e94:	b103      	cbz	r3, 8009e98 <_fstat_r+0x1c>
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	bd38      	pop	{r3, r4, r5, pc}
 8009e9a:	bf00      	nop
 8009e9c:	200005b0 	.word	0x200005b0

08009ea0 <_isatty_r>:
 8009ea0:	b538      	push	{r3, r4, r5, lr}
 8009ea2:	4d06      	ldr	r5, [pc, #24]	@ (8009ebc <_isatty_r+0x1c>)
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	4608      	mov	r0, r1
 8009eaa:	602b      	str	r3, [r5, #0]
 8009eac:	f7f8 fba2 	bl	80025f4 <_isatty>
 8009eb0:	1c43      	adds	r3, r0, #1
 8009eb2:	d102      	bne.n	8009eba <_isatty_r+0x1a>
 8009eb4:	682b      	ldr	r3, [r5, #0]
 8009eb6:	b103      	cbz	r3, 8009eba <_isatty_r+0x1a>
 8009eb8:	6023      	str	r3, [r4, #0]
 8009eba:	bd38      	pop	{r3, r4, r5, pc}
 8009ebc:	200005b0 	.word	0x200005b0

08009ec0 <_sbrk_r>:
 8009ec0:	b538      	push	{r3, r4, r5, lr}
 8009ec2:	4d06      	ldr	r5, [pc, #24]	@ (8009edc <_sbrk_r+0x1c>)
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	4604      	mov	r4, r0
 8009ec8:	4608      	mov	r0, r1
 8009eca:	602b      	str	r3, [r5, #0]
 8009ecc:	f7f8 fbaa 	bl	8002624 <_sbrk>
 8009ed0:	1c43      	adds	r3, r0, #1
 8009ed2:	d102      	bne.n	8009eda <_sbrk_r+0x1a>
 8009ed4:	682b      	ldr	r3, [r5, #0]
 8009ed6:	b103      	cbz	r3, 8009eda <_sbrk_r+0x1a>
 8009ed8:	6023      	str	r3, [r4, #0]
 8009eda:	bd38      	pop	{r3, r4, r5, pc}
 8009edc:	200005b0 	.word	0x200005b0

08009ee0 <memcpy>:
 8009ee0:	440a      	add	r2, r1
 8009ee2:	4291      	cmp	r1, r2
 8009ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ee8:	d100      	bne.n	8009eec <memcpy+0xc>
 8009eea:	4770      	bx	lr
 8009eec:	b510      	push	{r4, lr}
 8009eee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ef2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ef6:	4291      	cmp	r1, r2
 8009ef8:	d1f9      	bne.n	8009eee <memcpy+0xe>
 8009efa:	bd10      	pop	{r4, pc}

08009efc <__assert_func>:
 8009efc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009efe:	4614      	mov	r4, r2
 8009f00:	461a      	mov	r2, r3
 8009f02:	4b09      	ldr	r3, [pc, #36]	@ (8009f28 <__assert_func+0x2c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4605      	mov	r5, r0
 8009f08:	68d8      	ldr	r0, [r3, #12]
 8009f0a:	b14c      	cbz	r4, 8009f20 <__assert_func+0x24>
 8009f0c:	4b07      	ldr	r3, [pc, #28]	@ (8009f2c <__assert_func+0x30>)
 8009f0e:	9100      	str	r1, [sp, #0]
 8009f10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f14:	4906      	ldr	r1, [pc, #24]	@ (8009f30 <__assert_func+0x34>)
 8009f16:	462b      	mov	r3, r5
 8009f18:	f000 f842 	bl	8009fa0 <fiprintf>
 8009f1c:	f000 f852 	bl	8009fc4 <abort>
 8009f20:	4b04      	ldr	r3, [pc, #16]	@ (8009f34 <__assert_func+0x38>)
 8009f22:	461c      	mov	r4, r3
 8009f24:	e7f3      	b.n	8009f0e <__assert_func+0x12>
 8009f26:	bf00      	nop
 8009f28:	20000024 	.word	0x20000024
 8009f2c:	0800a70d 	.word	0x0800a70d
 8009f30:	0800a71a 	.word	0x0800a71a
 8009f34:	0800a748 	.word	0x0800a748

08009f38 <_calloc_r>:
 8009f38:	b570      	push	{r4, r5, r6, lr}
 8009f3a:	fba1 5402 	umull	r5, r4, r1, r2
 8009f3e:	b934      	cbnz	r4, 8009f4e <_calloc_r+0x16>
 8009f40:	4629      	mov	r1, r5
 8009f42:	f7ff f945 	bl	80091d0 <_malloc_r>
 8009f46:	4606      	mov	r6, r0
 8009f48:	b928      	cbnz	r0, 8009f56 <_calloc_r+0x1e>
 8009f4a:	4630      	mov	r0, r6
 8009f4c:	bd70      	pop	{r4, r5, r6, pc}
 8009f4e:	220c      	movs	r2, #12
 8009f50:	6002      	str	r2, [r0, #0]
 8009f52:	2600      	movs	r6, #0
 8009f54:	e7f9      	b.n	8009f4a <_calloc_r+0x12>
 8009f56:	462a      	mov	r2, r5
 8009f58:	4621      	mov	r1, r4
 8009f5a:	f7fe f9eb 	bl	8008334 <memset>
 8009f5e:	e7f4      	b.n	8009f4a <_calloc_r+0x12>

08009f60 <__ascii_mbtowc>:
 8009f60:	b082      	sub	sp, #8
 8009f62:	b901      	cbnz	r1, 8009f66 <__ascii_mbtowc+0x6>
 8009f64:	a901      	add	r1, sp, #4
 8009f66:	b142      	cbz	r2, 8009f7a <__ascii_mbtowc+0x1a>
 8009f68:	b14b      	cbz	r3, 8009f7e <__ascii_mbtowc+0x1e>
 8009f6a:	7813      	ldrb	r3, [r2, #0]
 8009f6c:	600b      	str	r3, [r1, #0]
 8009f6e:	7812      	ldrb	r2, [r2, #0]
 8009f70:	1e10      	subs	r0, r2, #0
 8009f72:	bf18      	it	ne
 8009f74:	2001      	movne	r0, #1
 8009f76:	b002      	add	sp, #8
 8009f78:	4770      	bx	lr
 8009f7a:	4610      	mov	r0, r2
 8009f7c:	e7fb      	b.n	8009f76 <__ascii_mbtowc+0x16>
 8009f7e:	f06f 0001 	mvn.w	r0, #1
 8009f82:	e7f8      	b.n	8009f76 <__ascii_mbtowc+0x16>

08009f84 <__ascii_wctomb>:
 8009f84:	4603      	mov	r3, r0
 8009f86:	4608      	mov	r0, r1
 8009f88:	b141      	cbz	r1, 8009f9c <__ascii_wctomb+0x18>
 8009f8a:	2aff      	cmp	r2, #255	@ 0xff
 8009f8c:	d904      	bls.n	8009f98 <__ascii_wctomb+0x14>
 8009f8e:	228a      	movs	r2, #138	@ 0x8a
 8009f90:	601a      	str	r2, [r3, #0]
 8009f92:	f04f 30ff 	mov.w	r0, #4294967295
 8009f96:	4770      	bx	lr
 8009f98:	700a      	strb	r2, [r1, #0]
 8009f9a:	2001      	movs	r0, #1
 8009f9c:	4770      	bx	lr
	...

08009fa0 <fiprintf>:
 8009fa0:	b40e      	push	{r1, r2, r3}
 8009fa2:	b503      	push	{r0, r1, lr}
 8009fa4:	4601      	mov	r1, r0
 8009fa6:	ab03      	add	r3, sp, #12
 8009fa8:	4805      	ldr	r0, [pc, #20]	@ (8009fc0 <fiprintf+0x20>)
 8009faa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fae:	6800      	ldr	r0, [r0, #0]
 8009fb0:	9301      	str	r3, [sp, #4]
 8009fb2:	f7ff fd3d 	bl	8009a30 <_vfiprintf_r>
 8009fb6:	b002      	add	sp, #8
 8009fb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fbc:	b003      	add	sp, #12
 8009fbe:	4770      	bx	lr
 8009fc0:	20000024 	.word	0x20000024

08009fc4 <abort>:
 8009fc4:	b508      	push	{r3, lr}
 8009fc6:	2006      	movs	r0, #6
 8009fc8:	f000 f82c 	bl	800a024 <raise>
 8009fcc:	2001      	movs	r0, #1
 8009fce:	f7f8 fab1 	bl	8002534 <_exit>

08009fd2 <_raise_r>:
 8009fd2:	291f      	cmp	r1, #31
 8009fd4:	b538      	push	{r3, r4, r5, lr}
 8009fd6:	4605      	mov	r5, r0
 8009fd8:	460c      	mov	r4, r1
 8009fda:	d904      	bls.n	8009fe6 <_raise_r+0x14>
 8009fdc:	2316      	movs	r3, #22
 8009fde:	6003      	str	r3, [r0, #0]
 8009fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe4:	bd38      	pop	{r3, r4, r5, pc}
 8009fe6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009fe8:	b112      	cbz	r2, 8009ff0 <_raise_r+0x1e>
 8009fea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fee:	b94b      	cbnz	r3, 800a004 <_raise_r+0x32>
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	f000 f831 	bl	800a058 <_getpid_r>
 8009ff6:	4622      	mov	r2, r4
 8009ff8:	4601      	mov	r1, r0
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a000:	f000 b818 	b.w	800a034 <_kill_r>
 800a004:	2b01      	cmp	r3, #1
 800a006:	d00a      	beq.n	800a01e <_raise_r+0x4c>
 800a008:	1c59      	adds	r1, r3, #1
 800a00a:	d103      	bne.n	800a014 <_raise_r+0x42>
 800a00c:	2316      	movs	r3, #22
 800a00e:	6003      	str	r3, [r0, #0]
 800a010:	2001      	movs	r0, #1
 800a012:	e7e7      	b.n	8009fe4 <_raise_r+0x12>
 800a014:	2100      	movs	r1, #0
 800a016:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a01a:	4620      	mov	r0, r4
 800a01c:	4798      	blx	r3
 800a01e:	2000      	movs	r0, #0
 800a020:	e7e0      	b.n	8009fe4 <_raise_r+0x12>
	...

0800a024 <raise>:
 800a024:	4b02      	ldr	r3, [pc, #8]	@ (800a030 <raise+0xc>)
 800a026:	4601      	mov	r1, r0
 800a028:	6818      	ldr	r0, [r3, #0]
 800a02a:	f7ff bfd2 	b.w	8009fd2 <_raise_r>
 800a02e:	bf00      	nop
 800a030:	20000024 	.word	0x20000024

0800a034 <_kill_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	4d07      	ldr	r5, [pc, #28]	@ (800a054 <_kill_r+0x20>)
 800a038:	2300      	movs	r3, #0
 800a03a:	4604      	mov	r4, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	4611      	mov	r1, r2
 800a040:	602b      	str	r3, [r5, #0]
 800a042:	f7f8 fa67 	bl	8002514 <_kill>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	d102      	bne.n	800a050 <_kill_r+0x1c>
 800a04a:	682b      	ldr	r3, [r5, #0]
 800a04c:	b103      	cbz	r3, 800a050 <_kill_r+0x1c>
 800a04e:	6023      	str	r3, [r4, #0]
 800a050:	bd38      	pop	{r3, r4, r5, pc}
 800a052:	bf00      	nop
 800a054:	200005b0 	.word	0x200005b0

0800a058 <_getpid_r>:
 800a058:	f7f8 ba54 	b.w	8002504 <_getpid>

0800a05c <_init>:
 800a05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a05e:	bf00      	nop
 800a060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a062:	bc08      	pop	{r3}
 800a064:	469e      	mov	lr, r3
 800a066:	4770      	bx	lr

0800a068 <_fini>:
 800a068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a06a:	bf00      	nop
 800a06c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a06e:	bc08      	pop	{r3}
 800a070:	469e      	mov	lr, r3
 800a072:	4770      	bx	lr
