[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder",
    "duplicate":"~Adder_8|Adder_8/FA0:Full_Adder",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_1",
    "duplicate":"~Adder_8|Adder_8/FA1:Full_Adder",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_2",
    "duplicate":"~Adder_8|Adder_8/FA2:Full_Adder",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_3",
    "duplicate":"~Adder_8|Adder_8/FA3:Full_Adder",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_4",
    "duplicate":"~Adder_8|Adder_8/FA4:Full_Adder",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_5",
    "duplicate":"~Adder_8|Adder_8/FA5:Full_Adder",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_6",
    "duplicate":"~Adder_8|Adder_8/FA6:Full_Adder",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~Adder_8|Full_Adder_7",
    "duplicate":"~Adder_8|Adder_8/FA7:Full_Adder",
    "index":0.875
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generate"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Adder_8|Adder_8>io_out",
    "sources":[
      "~Adder_8|Adder_8>io_in_a",
      "~Adder_8|Adder_8>io_in_b"
    ]
  }
]