{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699970964944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699970964949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 14 22:09:24 2023 " "Processing started: Tue Nov 14 22:09:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699970964949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970964949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dac_driver -c dac_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off dac_driver -c dac_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970964949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699970965298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699970965298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dac_driver.v(37) " "Verilog HDL information at dac_driver.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699970971901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_driver " "Found entity 1: dac_driver" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699970971903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970971903 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dac_driver " "Elaborating entity \"dac_driver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699970971921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dac_driver.v(35) " "Verilog HDL assignment warning at dac_driver.v(35): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699970971922 "|dac_driver"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs GND " "Pin \"cs\" is stuck at GND" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699970972125 "|dac_driver|cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "sclk VCC " "Pin \"sclk\" is stuck at VCC" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699970972125 "|dac_driver|sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "cvt_done GND " "Pin \"cvt_done\" is stuck at GND" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699970972125 "|dac_driver|cvt_done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699970972125 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699970972160 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/fpga-exps/dac_driver/proj/output_files/dac_driver.map.smsg " "Generated suppressed messages file C:/fpga/workspace/fpga-exps/dac_driver/proj/output_files/dac_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970972338 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699970972392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699970972392 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "../rtl/dac_driver.v" "" { Text "C:/fpga/workspace/fpga-exps/dac_driver/rtl/dac_driver.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699970972410 "|dac_driver|data[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699970972410 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699970972410 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699970972410 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699970972410 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699970972410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699970972423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 14 22:09:32 2023 " "Processing ended: Tue Nov 14 22:09:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699970972423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699970972423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699970972423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699970972423 ""}
