{
  "name": "core_arch::x86::avx512f::_mm256_mask_storeu_pd",
  "safe": false,
  "callees": {
    "core_arch::simd::i64x4::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::i64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    },
    "core_arch::x86::__m256d::as_f64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_masked_store": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes to a vector of pointers.\n\n `T` must be a vector.\n\n `U` must be a pointer to the element type of `T`\n\n `V` must be a vector of integers with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, write the corresponding\n value in `val` to the pointer offset from `ptr`.\n The first element is written to `ptr`, the second to `ptr.wrapping_offset(1)` and so on.\n Otherwise if the corresponding value in `mask` is `0`, do nothing.\n\n # Safety\n `ptr` must be aligned according to the `ALIGN` parameter, see [`SimdAlign`] for details.\n\n `mask` must only contain `0` or `!0` values.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::simd::i64x4": [
      "Plain"
    ],
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::simd::f64x4": [
      "Plain"
    ]
  },
  "path": 7925,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:35583:1: 35586:2",
  "src": "pub unsafe fn _mm256_mask_storeu_pd(mem_addr: *mut f64, mask: __mmask8, a: __m256d) {\n    let mask = simd_select_bitmask(mask, i64x4::splat(!0), i64x4::ZERO);\n    simd_masked_store!(SimdAlign::Unaligned, mask, mem_addr, a.as_f64x4());\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_mask_storeu_pd(_1: *mut f64, _2: u8, _3: core_arch::x86::__m256d) -> () {\n    let mut _0: ();\n    let  _4: core_arch::simd::i64x4;\n    let mut _5: core_arch::simd::i64x4;\n    let mut _6: i64;\n    let  _7: ();\n    let mut _8: core_arch::simd::f64x4;\n    debug mem_addr => _1;\n    debug mask => _2;\n    debug a => _3;\n    debug mask => _4;\n    bb0: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = Not(0_i64);\n        _5 = core_arch::simd::i64x4::splat(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_6);\n        _4 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::i64x4>(_2, move _5, core_arch::simd::i64x4::ZERO) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        StorageLive(_8);\n        _8 = core_arch::x86::__m256d::as_f64x4(_3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _7 = intrinsics::simd::simd_masked_store::<core_arch::simd::i64x4, *mut f64, core_arch::simd::f64x4, intrinsics::simd::SimdAlign::Unaligned>(_4, _1, move _8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        return;\n    }\n}\n",
  "doc": " Store packed double-precision (64-bit) floating-point elements from a into memory using writemask k.\n mem_addr does not need to be aligned on any particular boundary.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_storeu_pd)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}