From e1b125f0a6b04b3b7405407c6715c6b71da1fbb6 Mon Sep 17 00:00:00 2001
From: Kris Bahnsen <kris@embeddedTS.com>
Date: Thu, 26 May 2022 21:17:40 +0000
Subject: [PATCH 3/4] ARM: dts: tsterumo: Initial support

Based on files in linux-terumo repo for 5.10.y
---
 arch/arm/boot/dts/Makefile              |   1 +
 arch/arm/boot/dts/imx6q-tsterumo.dts    |  53 ++
 arch/arm/boot/dts/imx6qdl-tsterumo.dtsi | 620 ++++++++++++++++++++++++
 3 files changed, 674 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6q-tsterumo.dts
 create mode 100644 arch/arm/boot/dts/imx6qdl-tsterumo.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 27ca1ca6e827..997d743810d7 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -600,6 +600,7 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	imx6q-tbs2910.dtb \
 	imx6q-ts4900.dtb \
 	imx6q-ts7970.dtb \
+	imx6q-tsterumo.dtb \
 	imx6q-tx6q-1010.dtb \
 	imx6q-tx6q-1010-comtft.dtb \
 	imx6q-tx6q-1020.dtb \
diff --git a/arch/arm/boot/dts/imx6q-tsterumo.dts b/arch/arm/boot/dts/imx6q-tsterumo.dts
new file mode 100644
index 000000000000..3378ca6651b4
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-tsterumo.dts
@@ -0,0 +1,53 @@
+/*
+ * Copyright 2017 Technologic Systems
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This file is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License
+ *     version 2 as published by the Free Software Foundation.
+ *
+ *     This file is distributed in the hope that it will be useful
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+/dts-v1/;
+#include "imx6q.dtsi"
+#include "imx6qdl-tsterumo.dtsi"
+
+/ {
+	model = "Technologic Systems i.MX6 Quad TS-TERUMO";
+	compatible = "fsl,imx6q-tsterumo", "fsl,imx6q";
+};
+
+&sata {
+        status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx6qdl-tsterumo.dtsi b/arch/arm/boot/dts/imx6qdl-tsterumo.dtsi
new file mode 100644
index 000000000000..482cf68559af
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-tsterumo.dtsi
@@ -0,0 +1,620 @@
+/*
+ * Copyright 2015 Technologic Systems
+ * Copyright 2017 Savoir-Faire Linux
+ *
+ * This file is dual-licensed: you can use it either under the terms
+ * of the GPL or the X11 license, at your option. Note that this dual
+ * licensing only applies to this file, and not this project as a
+ * whole.
+ *
+ *  a) This file is free software; you can redistribute it and/or
+ *     modify it under the terms of the GNU General Public License
+ *     version 2 as published by the Free Software Foundation.
+ *
+ *     This file is distributed in the hope that it will be useful,
+ *     but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *     GNU General Public License for more details.
+ *
+ * Or, alternatively,
+ *
+ *  b) Permission is hereby granted, free of charge, to any person
+ *     obtaining a copy of this software and associated documentation
+ *     files (the "Software"), to deal in the Software without
+ *     restriction, including without limitation the rights to use,
+ *     copy, modify, merge, publish, distribute, sublicense, and/or
+ *     sell copies of the Software, and to permit persons to whom the
+ *     Software is furnished to do so, subject to the following
+ *     conditions:
+ *
+ *     The above copyright notice and this permission notice shall be
+ *     included in all copies or substantial portions of the Software.
+ *
+ *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
+ *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
+ *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
+ *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
+ *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
+ *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
+ *     OTHER DEALINGS IN THE SOFTWARE.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+#include <dt-bindings/sound/fsl-imx-audmux.h>
+
+/ {
+	chosen {
+		stdout-path = &uart1;
+	};
+
+	aliases {
+		ethernet0 = &fec;
+	};
+
+	leds {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_leds1>;
+		compatible = "gpio-leds";
+
+		blue-led {
+			label = "blue-led";
+			gpios = <&gpio4 25 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		green-led {
+			label = "green-led";
+			gpios = <&gpio3 27 GPIO_ACTIVE_LOW>;
+			default-state = "on";
+		};
+
+		red-led {
+			label = "red-led";
+			gpios = <&gpio1 2 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+		};
+
+		yel-led {
+			label = "yellow-led";
+			gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+		};
+
+		/* These are intended as userspace controlled IO.  In this
+		 * kernel version LEDs are the best interface I can find to 
+		 * allow both userspace control and a default value.
+		 */
+		en-usb-5v {
+			label = "en-usb-5v";
+			gpios = <&gpio5 5 0>;
+			default-state = "on";
+		};
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_3p3v: regulator-3p3v {
+			compatible = "regulator-fixed";
+			regulator-name = "3p3v";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+		reg_can2_3v3: en-reg_can2_3v3 {
+			compatible = "regulator-fixed";
+			regulator-name = "reg_can2_3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio6 31 GPIO_ACTIVE_HIGH>;
+		};
+
+		reg_usb_otg_vbus: regulator-usb-otg-vbus {
+			compatible = "regulator-fixed";
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+	};
+
+	v4l2_out {
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	codec: max98357a@0 {
+		compatible = "maxim,max98357a";
+		#sound-dai-cells = <0>;
+		sdmode-gpios = <&gpio2 24 0>;
+	};
+
+	sound {
+		compatible = "simple-audio-card";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_audmux>;
+		simple-audio-card,name = "MAX98357";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,widgets = "Speaker", "Speakers";
+		simple-audio-card,routing = "Speakers", "Speaker";
+		simple-audio-card,bitclock-master = <&cpu_dai>;
+		simple-audio-card,frame-master = <&cpu_dai>;
+		cpu_dai: simple-audio-card,cpu {
+			sound-dai = <&ssi1>;
+			//system-clock-frequency = <1411200>; // 1411200/32=44100hz lrclk
+		};
+		codec_dai: simple-audio-card,codec {
+			sound-dai = <&codec>;
+		};
+	};
+};
+
+&audmux {
+	status = "okay";
+
+	ssi1 {
+		fsl,audmux-port = <MX31_AUDMUX_PORT1_SSI0>;
+		fsl,port-config = <
+			0x00000000
+			IMX_AUDMUX_V2_PDCR_RXDSEL(MX31_AUDMUX_PORT3_SSI_PINS_3)
+		>;
+	};
+
+	aud3 {
+		fsl,audmux-port = <MX31_AUDMUX_PORT3_SSI_PINS_3>;
+		fsl,port-config = <
+			(IMX_AUDMUX_V2_PTCR_TFSDIR |
+			IMX_AUDMUX_V2_PTCR_TFSEL(MX31_AUDMUX_PORT1_SSI0) |
+			IMX_AUDMUX_V2_PTCR_TCLKDIR |
+			IMX_AUDMUX_V2_PTCR_TCSEL(MX31_AUDMUX_PORT1_SSI0))
+			IMX_AUDMUX_V2_PDCR_RXDSEL(MX31_AUDMUX_PORT1_SSI0)
+		>;
+	};
+};
+
+/*
+ * Based on discussion from
+ * https://lists.freedesktop.org/archives/dri-devel/2017-December/160556.html
+ * Sever the HDMI links to IPU1, allows both to be driven and they end up as
+ * a mirror.
+ */
+/delete-node/&ipu1_di0_hdmi;
+/delete-node/&hdmi_mux_0;
+/delete-node/&ipu1_di1_hdmi;
+/delete-node/&hdmi_mux_1;
+
+&hdmi {
+	ddc-i2c-bus = <&i2c2>;
+	status = "okay";
+};
+
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+
+&can2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_3v3>;
+	status = "okay";
+};
+
+&ecspi1 {
+	cs-gpios = <&gpio3 19 GPIO_ACTIVE_LOW>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1>;
+	status = "okay";
+
+	n25q064: flash@0 {
+		compatible = "micron,n25q064", "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <20000000>;
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet>;
+	phy-mode = "rgmii";
+	interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
+			      <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	pinctrl-1 = <&pinctrl_i2c1_gpio>;
+	scl-gpios = <&gpio3 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
+	sda-gpios = <&gpio3 28 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
+
+	rtc1: m41t00s@68 {
+		compatible = "m41t00";
+		reg = <0x68>;
+	};
+};
+
+&i2c2 {
+	status = "okay";
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "gpio";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	pinctrl-1 = <&pinctrl_i2c2_gpio>;
+	scl-gpios = <&gpio4 12 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
+	sda-gpios = <&gpio4 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
+
+	ili251x: ili251x@41 {
+		compatible = "ilitek,ili251x";
+		reg = <0x41>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <18 IRQ_TYPE_EDGE_FALLING>;
+		pinctrl-names="default";
+		gpios=<&gpio5 18 GPIO_ACTIVE_LOW>;
+		reset-gpios = <&gpio5 21 GPIO_ACTIVE_LOW>;
+		max-fingers = <10>;
+		status = "okay";
+	};
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg"; 
+		fsl,data-width = <24>;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing6>;
+			timing6: visionoxT101 {			       
+				clock-frequency = <71100000>;
+				hactive = <1280>;
+				vactive = <800>;
+				hback-porch = <0>;
+				hfront-porch = <150>;
+				vback-porch = <0>;
+				vfront-porch = <13>;
+				hsync-len = <10>;
+				vsync-len = <10>;
+				hsync-active = <1>;
+				vsync-active = <1>;		
+			};
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6-ts7970 {
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
+				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
+				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x100b1
+				MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x100b1 /* Onboard flash CS1# */
+			>;
+		};
+
+		pinctrl_enet: enet {
+			fsl,pins = <
+				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
+				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
+				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b0b0
+				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b0b0
+				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b0b0
+				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b0b0
+				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b0b0
+				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b0b0
+				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
+				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
+				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
+				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
+				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
+				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
+				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
+				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b088
+				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x1b088 /* ETH_PHY_RESET */
+				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
+			>;
+		};
+
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x1b088
+				MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x1b088
+			>;
+		};
+
+		pinctrl_flexcan2: flexcan2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	0x1b088
+				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	0x1b088
+				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x1b088 /* EN_CAN_2# */
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
+				MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c1_gpio: i2c1gpiogrp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D21__GPIO3_IO21		0x4001b8b1
+				MX6QDL_PAD_EIM_D28__GPIO3_IO28		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c2_gpio: i2c2gpiogrp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x4001b8b1
+			>;
+		};
+
+		pinctrl_uart1: uart1-grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b088
+				MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b088
+			>;
+		};
+
+		pinctrl_uart4: uart4-grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x1b088
+				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x1b088
+			>;
+		};
+
+		pinctrl_uart5: uart5-grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x1b088
+				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x1b088
+			>;
+		};
+
+		pinctrl_usbotg: usbotggrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
+			>;
+		};
+
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17059
+				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10059
+				MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17059
+				MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17059
+				MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17059
+				MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17059
+				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 	0x17059 /* WIFI IRQ */
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17059
+				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10059
+				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17059
+				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17059
+				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17059
+				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17059
+				MX6QDL_PAD_EIM_EB0__GPIO2_IO28		0x1b088 /* EN_SD_POWER# */
+			>;
+		};
+
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
+			>;
+		};
+
+		pinctrl_leds1: leds1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D27__GPIO3_IO27		0x1b088 /* GREEN_LED# */
+				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x1b088 /* RED_LED# */
+				MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x1b088 /* YEL_LED# */
+				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x1b088 /* IMX6_BLUE_LED */
+			>;
+		};
+
+		pinctrl_audmux: audmuxgrp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
+				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
+				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
+			>;
+		};
+
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11		0x1b088 /* USB_HUB_RESET# */
+				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13		0x1b088 /* M2_RESET# */
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00		0x10088 /* POWER_FAIL_3V */
+				MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M	0x10088 /* FPGA_24MHZ/USB_HUB_24MHZ */
+				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x10088 /* PUSH_SW_CPU# */
+				MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x10088 /* EN_EMMC_POWER# */
+				MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x10088 /* SCAP_JMP */
+				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	0x10088 /* DISPLAY_INT */
+				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	0x10088 /* DISPLAY_RST */
+				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x1b088 /* DIO_5 */
+				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x1b088 /* DIO_6 */
+				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	0x1b088 /* DIO_7 */
+				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x1b088 /* DIO_2 */
+				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x1b088 /* DIO_8 */
+				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x10088 /* CN99_BOOT_SEL */
+				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	0x1b088 /* EN_USB_5V# */
+				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x1b088 /* R124 */
+				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x1b088 /* R123 */
+				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x1b088 /* R122 */
+				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	0x1b088 /* R121 */
+				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	0x1b088 /* GYRO_INT */
+				MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x1b088 /* DIO_4 */
+				MX6QDL_PAD_EIM_CS1__GPIO2_IO24		0x1b088 /* EN_SPKR */
+				MX6QDL_PAD_EIM_A17__GPIO2_IO21		0x10088 /* I210_RESET# */
+				MX6QDL_PAD_EIM_A19__GPIO2_IO19		0x10088 /* DIO_3 */
+				MX6QDL_PAD_EIM_A20__GPIO2_IO18		0x1b088 /* M2_PRESENT */
+				MX6QDL_PAD_EIM_D23__GPIO3_IO23		0x1b088 /* DIO_1 */
+			>;
+		};
+
+		pinctrl_eim: eim {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	0x1b088 /* DATA_0 */
+				MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	0x1b088 /* DATA_1 */
+				MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	0x1b088 /* DATA_2 */
+				MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	0x1b088 /* DATA_3 */
+				MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	0x1b088 /* DATA_4 */
+				MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	0x1b088 /* DATA_5 */
+				MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	0x1b088 /* DATA_6 */
+				MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	0x1b088 /* DATA_7 */
+				MX6QDL_PAD_EIM_DA0__EIM_AD00		0x1b088 /* MUX_AD_00 */
+				MX6QDL_PAD_EIM_DA1__EIM_AD01		0x1b088 /* MUX_AD_01 */
+				MX6QDL_PAD_EIM_DA2__EIM_AD02		0x1b088 /* MUX_AD_02 */
+				MX6QDL_PAD_EIM_DA3__EIM_AD03		0x1b088 /* MUX_AD_03 */
+				MX6QDL_PAD_EIM_DA4__EIM_AD04		0x1b088 /* MUX_AD_04 */
+				MX6QDL_PAD_EIM_DA5__EIM_AD05		0x1b088 /* MUX_AD_05 */
+				MX6QDL_PAD_EIM_DA6__EIM_AD06		0x1b088 /* MUX_AD_06 */
+				MX6QDL_PAD_EIM_DA7__EIM_AD07		0x1b088 /* MUX_AD_07 */
+				MX6QDL_PAD_EIM_DA8__EIM_AD08		0x1b088 /* MUX_AD_08 */
+				MX6QDL_PAD_EIM_DA9__EIM_AD09		0x1b088 /* MUX_AD_09 */
+				MX6QDL_PAD_EIM_DA10__EIM_AD10		0x1b088 /* MUX_AD_10 */
+				MX6QDL_PAD_EIM_DA11__EIM_AD11		0x1b088 /* MUX_AD_11 */
+				MX6QDL_PAD_EIM_DA12__EIM_AD12		0x1b088 /* MUX_AD_12 */
+				MX6QDL_PAD_EIM_DA13__EIM_AD13		0x1b088 /* MUX_AD_13 */
+				MX6QDL_PAD_EIM_DA14__EIM_AD14		0x1b088 /* MUX_AD_14 */
+				MX6QDL_PAD_EIM_DA15__EIM_AD15		0x1b088 /* MUX_AD_15 */
+				MX6QDL_PAD_EIM_A16__EIM_ADDR16		0x1b088 /* MUX_AD_16 */
+				MX6QDL_PAD_EIM_OE__EIM_OE_B		0x1b088 /* BUS_OE# */
+				MX6QDL_PAD_EIM_RW__EIM_RW		0x1b088 /* BUS_DIR */
+				MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x1b088 /* BUS_CS# */
+			>;
+		};
+	};
+};
+
+&pcie {
+	reset-gpio = <&gpio2 21 0>;
+	status = "okay";
+};
+
+&snvs_rtc {
+	status = "disabled";
+};
+
+&ssi1 {
+//	fsl,mode = "i2s-master";
+//	assigned-clocks = <&clks IMX6QDL_CLK_SSI1_SEL>, <&clks IMX6QDL_CLK_SSI1>;
+//	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
+//	assigned-clock-rates = <0>, <49152000>; // 48kHz on SSI1 clock
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	dma-names = "", "";
+	status = "okay";
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	dma-names = "", "";
+	status = "okay";
+};
+
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	dma-names = "", "";
+	status = "okay";
+};
+
+&usbh1 {
+	disable-over-current;
+	status = "okay";
+};
+
+&usbotg {
+	vbus-supply = <&reg_usb_otg_vbus>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg>;
+	disable-over-current;
+	status = "okay";
+};
+
+&usdhc1 {
+	status = "disabled";
+};
+
+/* SD */
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	vmmc-supply = <&reg_3p3v>;
+	bus-width = <4>;
+	fsl,wp-controller;
+	status = "okay";
+};
+
+/* eMMC */
+&usdhc3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	vmmc-supply = <&reg_3p3v>;
+	bus-width = <4>;
+	non-removable;
+	status = "okay";
+};
+
+&weim {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eim>;
+	ranges = <0 0 0x08000000 0x08000000>;
+
+	mram@0,0 {
+		compatible = "cfi-flash";
+		reg = <0 0 0x02000000>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		bank-width = <2>;
+
+		/* EIM runs at 132MHz, 7.57ns/clk.
+		 * EIM_CS0CGR1 = 0x1750337
+		 * CSREC = 8 CLKs /  60.56 between accesses
+		 */
+		//                    EIM_CS0GCR1, EIM_CS0GCR2, EIM_CS0RCR1,
+		//                    EIM_CS0RCR2, EIM_CS0WCR1, EIM_CS0WCR2
+		fsl,weim-cs-timing = <0x00150031 0x00000000 0x08000000
+				      0x00000000 0x08000000 0x00000000>;
+	};
+};
-- 
2.25.1

