Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 12:50:26 2025
| Host         : LAPTOP-7B86POIG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.530       -3.579                      9                 1032        0.175        0.000                      0                 1032        4.500        0.000                       0                   393  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.530       -3.579                      9                 1032        0.175        0.000                      0                 1032        4.500        0.000                       0                   393  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.530ns,  Total Violation       -3.579ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.530ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_cooldown_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 2.316ns (22.375%)  route 8.035ns (77.625%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.530    15.560    game_datapath/game_regfiles/D[0]
    SLICE_X57Y95         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.443    14.847    game_datapath/game_regfiles/CLK
    SLICE_X57Y95         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y95         FDRE (Setup_fdre_C_D)       -0.040    15.030    game_datapath/game_regfiles/D_cooldown_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                 -0.530    

Slack (VIOLATED) :        -0.425ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_cooldown_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 2.316ns (22.654%)  route 7.907ns (77.346%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.403    15.432    game_datapath/game_regfiles/D[0]
    SLICE_X57Y95         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.443    14.847    game_datapath/game_regfiles/CLK
    SLICE_X57Y95         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y95         FDRE (Setup_fdre_C_D)       -0.062    15.008    game_datapath/game_regfiles/D_cooldown_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -0.425    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_timer_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.209ns  (logic 2.316ns (22.686%)  route 7.893ns (77.314%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.389    15.418    game_datapath/game_regfiles/D[0]
    SLICE_X55Y93         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.442    14.846    game_datapath/game_regfiles/CLK
    SLICE_X55Y93         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)       -0.067    15.002    game_datapath/game_regfiles/D_timer_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -15.418    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 2.316ns (22.654%)  route 7.907ns (77.346%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.403    15.432    game_datapath/game_regfiles/D[0]
    SLICE_X56Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.443    14.847    game_datapath/game_regfiles/CLK
    SLICE_X56Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.053    15.017    game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -0.416    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_score_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.216ns  (logic 2.316ns (22.671%)  route 7.900ns (77.329%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.395    15.425    game_datapath/game_regfiles/D[0]
    SLICE_X55Y96         FDRE                                         r  game_datapath/game_regfiles/D_score_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.442    14.846    game_datapath/game_regfiles/CLK
    SLICE_X55Y96         FDRE                                         r  game_datapath/game_regfiles/D_score_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)       -0.047    15.022    game_datapath/game_regfiles/D_score_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.393ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_awake_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.223ns  (logic 2.316ns (22.654%)  route 7.907ns (77.346%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.403    15.432    game_datapath/game_regfiles/D[0]
    SLICE_X56Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.443    14.847    game_datapath/game_regfiles/CLK
    SLICE_X56Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.030    15.040    game_datapath/game_regfiles/D_awake_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -0.393    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_score_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.207ns  (logic 2.316ns (22.690%)  route 7.891ns (77.310%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.387    15.416    game_datapath/game_regfiles/D[0]
    SLICE_X55Y96         FDRE                                         r  game_datapath/game_regfiles/D_score_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.442    14.846    game_datapath/game_regfiles/CLK
    SLICE_X55Y96         FDRE                                         r  game_datapath/game_regfiles/D_score_q_reg[0]_lopt_replica/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y96         FDRE (Setup_fdre_C_D)       -0.040    15.029    game_datapath/game_regfiles/D_score_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.372ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_activetype_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.216ns  (logic 2.316ns (22.671%)  route 7.900ns (77.329%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.395    15.425    game_datapath/game_regfiles/D[0]
    SLICE_X54Y96         FDRE                                         r  game_datapath/game_regfiles/D_activetype_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.442    14.846    game_datapath/game_regfiles/CLK
    SLICE_X54Y96         FDRE                                         r  game_datapath/game_regfiles/D_activetype_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)       -0.016    15.053    game_datapath/game_regfiles/D_activetype_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -15.425    
  -------------------------------------------------------------------
                         slack                                 -0.372    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_mode_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.066ns  (logic 2.316ns (23.008%)  route 7.750ns (76.992%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.185    14.181    game_datapath/game_alu/p_29_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I4_O)        0.124    14.305 f  game_datapath/game_alu/D_timer_q[31]_i_3/O
                         net (fo=1, routed)           0.600    14.905    game_datapath/game_cu/D_tempforcmp_q_reg[0]_2
    SLICE_X55Y95         LUT6 (Prop_lut6_I3_O)        0.124    15.029 r  game_datapath/game_cu/D_timer_q[0]_i_1_comp_1/O
                         net (fo=10, routed)          0.246    15.275    game_datapath/game_regfiles/D[0]
    SLICE_X54Y95         FDRE                                         r  game_datapath/game_regfiles/D_mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.442    14.846    game_datapath/game_regfiles/CLK
    SLICE_X54Y95         FDRE                                         r  game_datapath/game_regfiles/D_mode_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.031    15.038    game_datapath/game_regfiles/D_mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -15.275    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_regfiles/D_timer_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 2.192ns (22.423%)  route 7.584ns (77.577%))
  Logic Levels:           14  (LUT5=1 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/Q
                         net (fo=41, routed)          0.960     6.625    game_datapath/game_cu/D_game_fsm_q[0]
    SLICE_X58Y93         LUT6 (Prop_lut6_I3_O)        0.124     6.749 r  game_datapath/game_cu/D_timer_q[30]_i_14/O
                         net (fo=64, routed)          0.991     7.740    game_datapath/game_regfiles/D_timer_q[2]_i_14
    SLICE_X59Y97         LUT5 (Prop_lut5_I1_O)        0.124     7.864 r  game_datapath/game_regfiles/D_timer_q[5]_i_11/O
                         net (fo=1, routed)           0.451     8.315    game_datapath/game_regfiles/D_timer_q[5]_i_11_n_0
    SLICE_X59Y97         LUT6 (Prop_lut6_I5_O)        0.124     8.439 r  game_datapath/game_regfiles/D_timer_q[5]_i_8/O
                         net (fo=1, routed)           0.291     8.730    game_datapath/game_cu/D_timer_q[4]_i_2
    SLICE_X59Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.854 r  game_datapath/game_cu/D_timer_q[5]_i_5/O
                         net (fo=3, routed)           0.729     9.584    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[4]_0[4]
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.708 r  game_datapath/game_cu/D_timer_q[8]_i_7/O
                         net (fo=3, routed)           0.328    10.036    game_datapath/game_cu/p_5_in
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.160 r  game_datapath/game_cu/D_timer_q[8]_i_4/O
                         net (fo=4, routed)           0.407    10.566    game_datapath/game_cu/p_7_in
    SLICE_X57Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.690 r  game_datapath/game_cu/D_timer_q[11]_i_4/O
                         net (fo=4, routed)           0.610    11.300    game_datapath/game_alu/p_9_in
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    11.424 r  game_datapath/game_alu/D_timer_q[16]_i_4_comp_5/O
                         net (fo=2, routed)           0.592    12.016    game_datapath/game_cu/p_14_in
    SLICE_X55Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.140 r  game_datapath/game_cu/D_timer_q[24]_i_7_comp/O
                         net (fo=3, routed)           0.373    12.513    game_datapath/game_cu/p_21_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.637 r  game_datapath/game_cu/D_timer_q[24]_i_4/O
                         net (fo=4, routed)           0.185    12.822    game_datapath/game_cu/p_23_in
    SLICE_X54Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  game_datapath/game_cu/D_timer_q[28]_i_7/O
                         net (fo=4, routed)           0.327    13.273    game_datapath/game_cu/p_25_in
    SLICE_X54Y93         LUT6 (Prop_lut6_I2_O)        0.124    13.397 r  game_datapath/game_cu/D_timer_q[28]_i_4/O
                         net (fo=4, routed)           0.476    13.872    game_datapath/game_cu/p_27_in
    SLICE_X54Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.996 r  game_datapath/game_cu/D_timer_q[30]_i_5/O
                         net (fo=3, routed)           0.477    14.473    game_datapath/game_cu/p_29_in
    SLICE_X51Y96         LUT6 (Prop_lut6_I3_O)        0.124    14.597 r  game_datapath/game_cu/D_timer_q[31]_i_2_comp/O
                         net (fo=7, routed)           0.388    14.985    game_datapath/game_regfiles/D[31]
    SLICE_X49Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441    14.845    game_datapath/game_regfiles/CLK
    SLICE_X49Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[31]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X49Y96         FDRE (Setup_fdre_C_D)       -0.040    15.028    game_datapath/game_regfiles/D_timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -14.985    
  -------------------------------------------------------------------
                         slack                                  0.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 btn_cond_start/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_det_start/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.742%)  route 0.093ns (33.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.588     1.532    btn_cond_start/CLK
    SLICE_X63Y83         FDRE                                         r  btn_cond_start/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  btn_cond_start/D_ctr_q_reg[10]/Q
                         net (fo=4, routed)           0.093     1.765    btn_cond_start/D_ctr_q_reg[10]
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  btn_cond_start/D_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.810    edge_det_start/M_edge_det_start_in
    SLICE_X62Y83         FDRE                                         r  edge_det_start/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.856     2.046    edge_det_start/CLK
    SLICE_X62Y83         FDRE                                         r  edge_det_start/D_last_q_reg/C
                         clock pessimism             -0.502     1.545    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.091     1.636    edge_det_start/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.465%)  route 0.143ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.592     1.536    game_datapath/game_cu/CLK
    SLICE_X59Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[1]/Q
                         net (fo=23, routed)          0.143     1.820    game_datapath/game_cu/D_game_fsm_q[1]
    SLICE_X58Y95         LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    game_datapath/game_cu/FSM_sequential_D_game_fsm_q[0]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.861     2.051    game_datapath/game_cu/CLK
    SLICE_X58Y95         FDRE                                         r  game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.091     1.640    game_datapath/game_cu/FSM_sequential_D_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_one_interval/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_one_interval/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.503    game_datapath/level_one_interval/CLK
    SLICE_X57Y81         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_datapath/level_one_interval/D_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.752    game_datapath/level_one_interval/D_ctr_q_reg_n_0_[19]
    SLICE_X57Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  game_datapath/level_one_interval/D_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    game_datapath/level_one_interval/D_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y81         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.825     2.015    game_datapath/level_one_interval/CLK
    SLICE_X57Y81         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.105     1.608    game_datapath/level_one_interval/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_two_interval/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_two_interval/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.501    game_datapath/level_two_interval/CLK
    SLICE_X55Y81         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game_datapath/level_two_interval/D_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.750    game_datapath/level_two_interval/D_ctr_q_reg_n_0_[11]
    SLICE_X55Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  game_datapath/level_two_interval/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.858    game_datapath/level_two_interval/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X55Y81         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.825     2.015    game_datapath/level_two_interval/CLK
    SLICE_X55Y81         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X55Y81         FDRE (Hold_fdre_C_D)         0.105     1.606    game_datapath/level_two_interval/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_two_interval/D_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_two_interval/D_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.559     1.503    game_datapath/level_two_interval/CLK
    SLICE_X55Y83         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game_datapath/level_two_interval/D_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.752    game_datapath/level_two_interval/D_ctr_q_reg_n_0_[19]
    SLICE_X55Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  game_datapath/level_two_interval/D_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.860    game_datapath/level_two_interval/D_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X55Y83         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.827     2.017    game_datapath/level_two_interval/CLK
    SLICE_X55Y83         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.105     1.608    game_datapath/level_two_interval/D_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_one_interval/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_one_interval/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.557     1.501    game_datapath/level_one_interval/CLK
    SLICE_X57Y79         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game_datapath/level_one_interval/D_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.750    game_datapath/level_one_interval/D_ctr_q_reg_n_0_[11]
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  game_datapath/level_one_interval/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.858    game_datapath/level_one_interval/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X57Y79         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.823     2.013    game_datapath/level_one_interval/CLK
    SLICE_X57Y79         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[11]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X57Y79         FDRE (Hold_fdre_C_D)         0.105     1.606    game_datapath/level_one_interval/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_one_interval/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_one_interval/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.558     1.502    game_datapath/level_one_interval/CLK
    SLICE_X57Y80         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/level_one_interval/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.751    game_datapath/level_one_interval/D_ctr_q_reg_n_0_[15]
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  game_datapath/level_one_interval/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.859    game_datapath/level_one_interval/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X57Y80         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.824     2.014    game_datapath/level_one_interval/CLK
    SLICE_X57Y80         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[15]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.105     1.607    game_datapath/level_one_interval/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_one_interval/D_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_one_interval/D_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.560     1.504    game_datapath/level_one_interval/CLK
    SLICE_X57Y82         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_datapath/level_one_interval/D_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.753    game_datapath/level_one_interval/D_ctr_q_reg_n_0_[23]
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  game_datapath/level_one_interval/D_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    game_datapath/level_one_interval/D_ctr_q_reg[20]_i_1_n_4
    SLICE_X57Y82         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.826     2.016    game_datapath/level_one_interval/CLK
    SLICE_X57Y82         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[23]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.105     1.609    game_datapath/level_one_interval/D_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_one_interval/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_one_interval/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.556     1.500    game_datapath/level_one_interval/CLK
    SLICE_X57Y78         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  game_datapath/level_one_interval/D_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.749    game_datapath/level_one_interval/D_ctr_q_reg_n_0_[7]
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  game_datapath/level_one_interval/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    game_datapath/level_one_interval/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X57Y78         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.822     2.012    game_datapath/level_one_interval/CLK
    SLICE_X57Y78         FDRE                                         r  game_datapath/level_one_interval/D_ctr_q_reg[7]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.105     1.605    game_datapath/level_one_interval/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 game_datapath/level_two_interval/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_datapath/level_two_interval/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.558     1.502    game_datapath/level_two_interval/CLK
    SLICE_X55Y82         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  game_datapath/level_two_interval/D_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.751    game_datapath/level_two_interval/D_ctr_q_reg_n_0_[15]
    SLICE_X55Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.859 r  game_datapath/level_two_interval/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.859    game_datapath/level_two_interval/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X55Y82         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.826     2.016    game_datapath/level_two_interval/CLK
    SLICE_X55Y82         FDRE                                         r  game_datapath/level_two_interval/D_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X55Y82         FDRE (Hold_fdre_C_D)         0.105     1.607    game_datapath/level_two_interval/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y85   btn_cond_start/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   btn_cond_start/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83   btn_cond_start/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y84   btn_cond_start/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.468ns  (logic 11.417ns (30.471%)  route 26.051ns (69.529%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=5 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 f  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 f  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.566    30.030    decimal_renderer/io_segment_OBUF[6]_inst_i_24_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124    30.154 f  decimal_renderer/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.901    31.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X59Y87         LUT3 (Prop_lut3_I1_O)        0.124    31.179 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.670    31.850    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    31.974 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.252    33.226    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.152    33.378 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.529    38.907    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.770    42.677 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.677    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.366ns  (logic 11.198ns (29.968%)  route 26.168ns (70.032%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 r  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 r  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.327    29.792    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2_1
    SLICE_X57Y87         LUT4 (Prop_lut4_I3_O)        0.124    29.916 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.858    30.774    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    30.898 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.659    31.557    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124    31.681 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.431    33.112    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.124    33.236 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.761    38.996    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    42.575 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.575    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.216ns  (logic 11.198ns (30.089%)  route 26.018ns (69.911%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=5 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 f  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 f  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.566    30.030    decimal_renderer/io_segment_OBUF[6]_inst_i_24_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124    30.154 f  decimal_renderer/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.901    31.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X59Y87         LUT3 (Prop_lut3_I1_O)        0.124    31.179 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.670    31.850    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    31.974 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.245    33.218    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I1_O)        0.124    33.342 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.503    38.846    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    42.425 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.425    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.174ns  (logic 11.423ns (30.728%)  route 25.752ns (69.272%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=4 LUT4=5 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 r  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 r  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.327    29.792    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2_1
    SLICE_X57Y87         LUT4 (Prop_lut4_I3_O)        0.124    29.916 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.858    30.774    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_7_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    30.898 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.659    31.557    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_12_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.124    31.681 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.431    33.112    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.154    33.266 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.344    38.610    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.774    42.383 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    42.383    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.956ns  (logic 11.424ns (30.911%)  route 25.532ns (69.089%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=5 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 f  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 f  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.566    30.030    decimal_renderer/io_segment_OBUF[6]_inst_i_24_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124    30.154 f  decimal_renderer/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.901    31.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X59Y87         LUT3 (Prop_lut3_I1_O)        0.124    31.179 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.670    31.850    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    31.974 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.245    33.218    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.152    33.370 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.018    38.388    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    42.165 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.165    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.440ns  (logic 11.183ns (30.689%)  route 25.257ns (69.311%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=5 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 f  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 f  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.566    30.030    decimal_renderer/io_segment_OBUF[6]_inst_i_24_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124    30.154 f  decimal_renderer/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.901    31.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X59Y87         LUT3 (Prop_lut3_I1_O)        0.124    31.179 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.670    31.850    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    31.974 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.252    33.226    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.124    33.350 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.735    38.085    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    41.649 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.649    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_timer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.376ns  (logic 11.187ns (30.753%)  route 25.189ns (69.247%))
  Logic Levels:           32  (CARRY4=6 LUT2=3 LUT3=5 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.625     5.209    game_datapath/game_regfiles/CLK
    SLICE_X61Y96         FDRE                                         r  game_datapath/game_regfiles/D_timer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.456     5.665 f  game_datapath/game_regfiles/D_timer_q_reg[9]/Q
                         net (fo=18, routed)          1.702     7.367    game_datapath/game_regfiles/D_timer_q_reg[31]_0[9]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     7.491 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22/O
                         net (fo=4, routed)           0.836     8.327    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_22_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.451 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18/O
                         net (fo=4, routed)           1.268     9.719    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_18_n_0
    SLICE_X64Y90         LUT4 (Prop_lut4_I2_O)        0.148     9.867 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19/O
                         net (fo=1, routed)           0.452    10.319    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_19_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I4_O)        0.328    10.647 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10/O
                         net (fo=7, routed)           1.175    11.822    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry_i_10_n_0
    SLICE_X62Y91         LUT2 (Prop_lut2_I1_O)        0.152    11.974 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.411    12.385    game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_8_n_0
    SLICE_X63Y91         LUT6 (Prop_lut6_I4_O)        0.332    12.717 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.717    decimal_renderer/L_7e7ecea6_remainder0__29_carry_i_21_0[0]
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.264 r  decimal_renderer/L_7e7ecea6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.673    13.937    game_datapath/game_regfiles/L_7e7ecea6_remainder0[10]
    SLICE_X61Y90         LUT5 (Prop_lut5_I4_O)        0.302    14.239 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13/O
                         net (fo=6, routed)           0.693    14.932    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__1_i_13_n_0
    SLICE_X60Y91         LUT4 (Prop_lut4_I0_O)        0.148    15.080 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14/O
                         net (fo=5, routed)           1.129    16.208    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_14_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.328    16.536 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16/O
                         net (fo=5, routed)           0.731    17.267    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_16_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I0_O)        0.150    17.417 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20/O
                         net (fo=2, routed)           0.451    17.868    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry__0_i_20_n_0
    SLICE_X59Y89         LUT3 (Prop_lut3_I2_O)        0.326    18.194 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20/O
                         net (fo=3, routed)           0.815    19.010    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_20_n_0
    SLICE_X61Y88         LUT3 (Prop_lut3_I2_O)        0.124    19.134 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11/O
                         net (fo=3, routed)           0.657    19.790    game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_11_n_0
    SLICE_X61Y88         LUT2 (Prop_lut2_I1_O)        0.149    19.939 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__29_carry_i_3/O
                         net (fo=1, routed)           0.193    20.132    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_10[0]
    SLICE_X60Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    20.860 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry/CO[3]
                         net (fo=1, routed)           0.000    20.860    decimal_renderer/L_7e7ecea6_remainder0__29_carry_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.977 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.977    decimal_renderer/L_7e7ecea6_remainder0__29_carry__0_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.216 r  decimal_renderer/L_7e7ecea6_remainder0__29_carry__1/O[2]
                         net (fo=3, routed)           1.257    22.473    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_23[2]
    SLICE_X56Y88         LUT5 (Prop_lut5_I4_O)        0.301    22.774 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_28/O
                         net (fo=2, routed)           0.173    22.947    decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_22
    SLICE_X56Y88         LUT5 (Prop_lut5_I0_O)        0.124    23.071 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry_i_23/O
                         net (fo=4, routed)           1.010    24.081    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_17_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I0_O)        0.124    24.205 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12/O
                         net (fo=7, routed)           0.511    24.715    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_12_n_0
    SLICE_X56Y86         LUT4 (Prop_lut4_I3_O)        0.124    24.839 f  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14/O
                         net (fo=5, routed)           0.536    25.376    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_14_n_0
    SLICE_X56Y87         LUT5 (Prop_lut5_I4_O)        0.124    25.500 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9/O
                         net (fo=3, routed)           0.823    26.323    game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_9_n_0
    SLICE_X56Y86         LUT2 (Prop_lut2_I1_O)        0.152    26.475 r  game_datapath/game_regfiles/L_7e7ecea6_remainder0__62_carry_i_1/O
                         net (fo=1, routed)           0.344    26.818    decimal_renderer/io_segment_OBUF[6]_inst_i_7[2]
    SLICE_X55Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.609    27.427 r  decimal_renderer/L_7e7ecea6_remainder0__62_carry/CO[3]
                         net (fo=1, routed)           0.000    27.427    decimal_renderer/L_7e7ecea6_remainder0__62_carry_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.740 f  decimal_renderer/L_7e7ecea6_remainder0__62_carry__0/O[3]
                         net (fo=1, routed)           1.008    28.748    decimal_renderer/L_7e7ecea6_remainder0__62_carry__0_n_4
    SLICE_X54Y88         LUT6 (Prop_lut6_I0_O)        0.306    29.054 f  decimal_renderer/io_segment_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.286    29.341    decimal_renderer/io_segment_OBUF[6]_inst_i_24_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.124    29.465 f  decimal_renderer/io_segment_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.566    30.030    decimal_renderer/io_segment_OBUF[6]_inst_i_24_0
    SLICE_X58Y87         LUT4 (Prop_lut4_I3_O)        0.124    30.154 f  decimal_renderer/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.901    31.055    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3_1
    SLICE_X59Y87         LUT3 (Prop_lut3_I1_O)        0.124    31.179 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.670    31.850    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_13_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I0_O)        0.124    31.974 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.853    32.826    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y76         LUT4 (Prop_lut4_I0_O)        0.124    32.950 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.067    38.017    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    41.585 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.585    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.241ns  (logic 4.386ns (39.020%)  route 6.854ns (60.980%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.618     5.202    seg/ctr/CLK
    SLICE_X61Y84         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.375     7.033    seg/ctr/S[0]
    SLICE_X56Y82         LUT2 (Prop_lut2_I1_O)        0.150     7.183 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.480    12.662    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.780    16.443 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.443    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.104ns  (logic 4.379ns (39.434%)  route 6.725ns (60.566%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.618     5.202    seg/ctr/CLK
    SLICE_X61Y84         FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.464     7.122    seg/ctr/S[1]
    SLICE_X58Y88         LUT2 (Prop_lut2_I1_O)        0.154     7.276 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.262    12.537    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.769    16.306 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.306    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.541ns  (logic 4.382ns (41.566%)  route 6.160ns (58.434%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.618     5.202    seg/ctr/CLK
    SLICE_X61Y84         FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.456     5.658 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          1.153     6.811    seg/ctr/S[0]
    SLICE_X58Y88         LUT2 (Prop_lut2_I0_O)        0.152     6.963 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.007    11.970    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.743 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.743    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.392ns (80.729%)  route 0.332ns (19.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.592     1.536    game_datapath/game_regfiles/CLK
    SLICE_X65Y92         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_awake_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.009    lopt_2
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.260 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.260    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.410ns (80.933%)  route 0.332ns (19.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.593     1.537    game_datapath/game_regfiles/CLK
    SLICE_X64Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_datapath/game_regfiles/D_awake_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.033    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.280 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.280    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.413ns (80.959%)  route 0.332ns (19.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.592     1.536    game_datapath/game_regfiles/CLK
    SLICE_X64Y91         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  game_datapath/game_regfiles/D_awake_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.332     2.032    lopt_3
    A3                   OBUF (Prop_obuf_I_O)         1.249     3.281 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.281    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.787ns  (logic 1.391ns (77.841%)  route 0.396ns (22.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.593     1.537    game_datapath/game_regfiles/CLK
    SLICE_X62Y96         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y96         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_awake_q_reg[3]/Q
                         net (fo=2, routed)           0.396     2.074    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.324 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.324    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.392ns (76.757%)  route 0.422ns (23.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.590     1.534    game_datapath/game_regfiles/CLK
    SLICE_X59Y89         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_datapath/game_regfiles/D_awake_q_reg[2]/Q
                         net (fo=2, routed)           0.422     2.096    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.348 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.348    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.410ns (74.898%)  route 0.473ns (25.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.566     1.510    game_datapath/game_regfiles/CLK
    SLICE_X56Y95         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y95         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  game_datapath/game_regfiles/D_awake_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.473     2.146    lopt
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.393 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.393    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_cooldown_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.368ns (72.159%)  route 0.528ns (27.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.591     1.535    game_datapath/game_regfiles/CLK
    SLICE_X60Y91         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_datapath/game_regfiles/D_cooldown_q_reg[6]/Q
                         net (fo=2, routed)           0.528     2.227    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.431 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.431    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_cooldown_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.391ns (71.050%)  route 0.567ns (28.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.593     1.537    game_datapath/game_regfiles/CLK
    SLICE_X58Y97         FDRE                                         r  game_datapath/game_regfiles/D_cooldown_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_cooldown_q_reg[2]/Q
                         net (fo=2, routed)           0.567     2.245    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.495 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.495    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.406ns (71.278%)  route 0.567ns (28.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.591     1.535    game_datapath/game_regfiles/CLK
    SLICE_X64Y89         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_datapath/game_regfiles/D_awake_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.567     2.266    lopt_5
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.508 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.508    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_awake_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.406ns (69.473%)  route 0.618ns (30.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.591     1.535    game_datapath/game_regfiles/CLK
    SLICE_X64Y89         FDRE                                         r  game_datapath/game_regfiles/D_awake_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  game_datapath/game_regfiles/D_awake_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.618     2.317    lopt_4
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.558 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.558    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.025ns  (logic 1.634ns (20.360%)  route 6.391ns (79.640%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.221     6.731    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.855 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.170     8.025    reset_cond/M_reset_cond_in
    SLICE_X58Y94         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.508     4.912    reset_cond/CLK
    SLICE_X58Y94         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 1.634ns (22.103%)  route 5.758ns (77.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.221     6.731    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.855 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     7.392    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 1.634ns (22.103%)  route 5.758ns (77.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.221     6.731    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.855 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     7.392    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.392ns  (logic 1.634ns (22.103%)  route 5.758ns (77.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           5.221     6.731    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.124     6.855 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.537     7.392    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.441     4.845    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.489ns (56.463%)  route 1.148ns (43.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     2.637    btn_cond_start/sync/D[0]
    SLICE_X62Y81         FDRE                                         r  btn_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         1.499     4.903    btn_cond_start/sync/CLK
    SLICE_X62Y81         FDRE                                         r  btn_cond_start/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_start/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.257ns (35.661%)  route 0.463ns (64.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.463     0.720    btn_cond_start/sync/D[0]
    SLICE_X62Y81         FDRE                                         r  btn_cond_start/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.854     2.044    btn_cond_start/sync/CLK
    SLICE_X62Y81         FDRE                                         r  btn_cond_start/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.322ns (11.443%)  route 2.495ns (88.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.313     2.590    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.635 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.818    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.322ns (11.443%)  route 2.495ns (88.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.313     2.590    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.635 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.818    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.818ns  (logic 0.322ns (11.443%)  route 2.495ns (88.557%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.313     2.590    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.635 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.182     2.818    reset_cond/M_reset_cond_in
    SLICE_X51Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.833     2.023    reset_cond/CLK
    SLICE_X51Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.128ns  (logic 0.322ns (10.305%)  route 2.806ns (89.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.313     2.590    reset_cond/rst_n_IBUF
    SLICE_X51Y92         LUT1 (Prop_lut1_I0_O)        0.045     2.635 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.493     3.128    reset_cond/M_reset_cond_in
    SLICE_X58Y94         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=392, routed)         0.861     2.051    reset_cond/CLK
    SLICE_X58Y94         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





