{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713230472801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713230472810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 09:21:12 2024 " "Processing started: Tue Apr 16 09:21:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713230472810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230472810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop " "Command: quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230472810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713230473477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713230473477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_MAC des_mac eth_udp_loop.v(41) " "Verilog HDL Declaration information at eth_udp_loop.v(41): object \"DES_MAC\" differs only in case from object \"des_mac\" in the same scope" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DES_IP des_ip eth_udp_loop.v(43) " "Verilog HDL Declaration information at eth_udp_loop.v(43): object \"DES_IP\" differs only in case from object \"des_ip\" in the same scope" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_udp_loop " "Found entity 1: eth_udp_loop" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp_tx.v(30) " "Verilog HDL Declaration information at udp_tx.v(30): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp_tx.v(31) " "Verilog HDL Declaration information at udp_tx.v(31): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_tx " "Found entity 1: udp_tx" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_TYPE eth_type udp_rx.v(49) " "Verilog HDL Declaration information at udp_rx.v(49): object \"ETH_TYPE\" differs only in case from object \"eth_type\" in the same scope" {  } { { "../rtl/udp/udp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_rx " "Found entity 1: udp_rx" {  } { { "../rtl/udp/udp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC udp.v(40) " "Verilog HDL Declaration information at udp.v(40): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/udp/udp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP udp.v(41) " "Verilog HDL Declaration information at udp.v(41): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/udp/udp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../rtl/udp/udp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC icmp_tx.v(33) " "Verilog HDL Declaration information at icmp_tx.v(33): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP icmp_tx.v(34) " "Verilog HDL Declaration information at icmp_tx.v(34): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 icmp_tx " "Found entity 1: icmp_tx" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ETH_TYPE eth_type icmp_rx.v(56) " "Verilog HDL Declaration information at icmp_rx.v(56): object \"ETH_TYPE\" differs only in case from object \"eth_type\" in the same scope" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ICMP_TYPE icmp_type icmp_rx.v(57) " "Verilog HDL Declaration information at icmp_rx.v(57): object \"ICMP_TYPE\" differs only in case from object \"icmp_type\" in the same scope" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 icmp_rx " "Found entity 1: icmp_rx" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC icmp.v(40) " "Verilog HDL Declaration information at icmp.v(40): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/icmp/icmp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP icmp.v(41) " "Verilog HDL Declaration information at icmp.v(41): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/icmp/icmp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/icmp/icmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 icmp " "Found entity 1: icmp" {  } { { "../rtl/icmp/icmp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_tx " "Found entity 1: rgmii_tx" {  } { { "../rtl/gmii_to_rgmii/rgmii_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_rx " "Found entity 1: rgmii_rx" {  } { { "../rtl/gmii_to_rgmii/rgmii_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 gmii_to_rgmii " "Found entity 1: gmii_to_rgmii" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc32_d8 " "Found entity 1: crc32_d8" {  } { { "../rtl/arp/crc32_d8.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp_tx.v(29) " "Verilog HDL Declaration information at arp_tx.v(29): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp_tx.v(30) " "Verilog HDL Declaration information at arp_tx.v(30): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_tx " "Found entity 1: arp_tx" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/arp/arp_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_rx " "Found entity 1: arp_rx" {  } { { "../rtl/arp/arp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_mac DES_MAC arp.v(40) " "Verilog HDL Declaration information at arp.v(40): object \"des_mac\" differs only in case from object \"DES_MAC\" in the same scope" {  } { { "../rtl/arp/arp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "des_ip DES_IP arp.v(41) " "Verilog HDL Declaration information at arp.v(41): object \"des_ip\" differs only in case from object \"DES_IP\" in the same scope" {  } { { "../rtl/arp/arp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713230484621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/arp/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../rtl/arp/arp.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ywdktz/eth_dup_loop/rtl/eth_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/eth_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_ctrl " "Found entity 1: eth_ctrl" {  } { { "../rtl/eth_ctrl.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_ctrl.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x4 " "Found entity 1: ddi_x4" {  } { { "ipcore/ddi_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddi_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddi_x1 " "Found entity 1: ddi_x1" {  } { { "ipcore/ddi_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x4 " "Found entity 1: ddo_x4" {  } { { "ipcore/ddo_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/ddo_x1.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddo_x1 " "Found entity 1: ddo_x1" {  } { { "ipcore/ddo_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/sync_fifo_2048x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_2048x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo_2048x8b " "Found entity 1: sync_fifo_2048x8b" {  } { { "ipcore/sync_fifo_2048x8b.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/sync_fifo_2048x8b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/async_fifo_2048x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/async_fifo_2048x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_2048x8b " "Found entity 1: async_fifo_2048x8b" {  } { { "ipcore/async_fifo_2048x8b.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484654 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "eth_rxc_deg eth_udp_loop.v(113) " "Verilog HDL Implicit Net warning at eth_udp_loop.v(113): created implicit net for \"eth_rxc_deg\"" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eth_udp_loop " "Elaborating entity \"eth_udp_loop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713230484765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"pll:u_pll\"" {  } { { "../rtl/eth_udp_loop.v" "u_pll" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "altpll_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:u_pll\|altpll:altpll_component\"" {  } { { "ipcore/pll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 4000 " "Parameter \"clk0_phase_shift\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 8000 " "Parameter \"inclk0_input_frequency\" = \"8000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230484914 ""}  } { { "ipcore/pll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230484914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230484983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230484983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmii_to_rgmii gmii_to_rgmii:u_gmii_to_rgmii " "Elaborating entity \"gmii_to_rgmii\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\"" {  } { { "../rtl/eth_udp_loop.v" "u_gmii_to_rgmii" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_rx gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx " "Elaborating entity \"rgmii_rx\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\"" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "u_rgmii_rx" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x4 gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst " "Elaborating entity \"ddi_x4\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\"" {  } { { "../rtl/gmii_to_rgmii/rgmii_rx.v" "ddi_x4_inst" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230484999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x4.v" "ALTDDIO_IN_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485050 ""}  } { { "ipcore/ddi_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230485050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_bhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_bhf " "Found entity 1: ddio_in_bhf" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_bhf gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated " "Elaborating entity \"ddio_in_bhf\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddi_x1 gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst " "Elaborating entity \"ddi_x1\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\"" {  } { { "../rtl/gmii_to_rgmii/rgmii_rx.v" "ddi_x1_inst" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x1.v" "ALTDDIO_IN_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\"" {  } { { "ipcore/ddi_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485136 ""}  } { { "ipcore/ddi_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230485136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_8hf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_8hf " "Found entity 1: ddio_in_8hf" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_8hf gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated " "Elaborating entity \"ddio_in_8hf\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_tx gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx " "Elaborating entity \"rgmii_tx\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\"" {  } { { "../rtl/gmii_to_rgmii/gmii_to_rgmii.v" "u_rgmii_tx" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x4 gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst " "Elaborating entity \"ddo_x4\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\"" {  } { { "../rtl/gmii_to_rgmii/rgmii_tx.v" "ddo_x4_inst" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x4.v" "ALTDDIO_OUT_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485268 ""}  } { { "ipcore/ddo_x4.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230485268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_s9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_s9j " "Found entity 1: ddio_out_s9j" {  } { { "db/ddio_out_s9j.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_out_s9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_s9j gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated " "Elaborating entity \"ddio_out_s9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x4:ddo_x4_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_s9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddo_x1 gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst " "Elaborating entity \"ddo_x1\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\"" {  } { { "../rtl/gmii_to_rgmii/rgmii_tx.v" "ddo_x1_inst" { Text "D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x1.v" "ALTDDIO_OUT_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ipcore/ddo_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485355 ""}  } { { "ipcore/ddo_x1.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230485355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_tx:u_rgmii_tx\|ddo_x1:ddo_x1_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp arp:u_arp " "Elaborating entity \"arp\" for hierarchy \"arp:u_arp\"" {  } { { "../rtl/eth_udp_loop.v" "u_arp" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_rx arp:u_arp\|arp_rx:u_arp_rx " "Elaborating entity \"arp_rx\" for hierarchy \"arp:u_arp\|arp_rx:u_arp_rx\"" {  } { { "../rtl/arp/arp.v" "u_arp_rx" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_tx arp:u_arp\|arp_tx:u_arp_tx " "Elaborating entity \"arp_tx\" for hierarchy \"arp:u_arp\|arp_tx:u_arp_tx\"" {  } { { "../rtl/arp/arp.v" "u_arp_tx" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485449 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[0\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[0\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485453 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[1\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[1\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[2\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[2\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[3\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[3\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485454 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[4\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[4\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[5\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[5\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[6\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[6\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[8\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[8\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[9\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[9\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485455 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485456 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[10\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[10\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[11\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[11\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[12\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[12\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485457 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[13\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[13\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[14\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[14\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[15\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[15\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[16\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[16\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[0\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485458 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[1\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[2\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[3\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[4\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[5\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[6\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arp_data\[17\]\[7\] arp_tx.v(146) " "Inferred latch for \"arp_data\[17\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[6\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[7\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[8\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485459 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[9\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[10\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[11\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[12\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485460 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] arp_tx.v(146) " "Inferred latch for \"eth_head\[13\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[0\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[1\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[2\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485461 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[3\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[4\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[5\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[6\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[0\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[1\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[2\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[3\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[4\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[5\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[6\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] arp_tx.v(146) " "Inferred latch for \"preamble\[7\]\[7\]\" at arp_tx.v(146)" {  } { { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 146 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485462 "|eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc32_d8 arp:u_arp\|crc32_d8:u_crc32_d8 " "Elaborating entity \"crc32_d8\" for hierarchy \"arp:u_arp\|crc32_d8:u_crc32_d8\"" {  } { { "../rtl/arp/arp.v" "u_crc32_d8" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icmp icmp:u_icmp " "Elaborating entity \"icmp\" for hierarchy \"icmp:u_icmp\"" {  } { { "../rtl/eth_udp_loop.v" "u_icmp" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icmp_rx icmp:u_icmp\|icmp_rx:u_icmp_rx " "Elaborating entity \"icmp_rx\" for hierarchy \"icmp:u_icmp\|icmp_rx:u_icmp_rx\"" {  } { { "../rtl/icmp/icmp.v" "u_icmp_rx" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485469 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_head_byte_num icmp_rx.v(71) " "Verilog HDL or VHDL warning at icmp_rx.v(71): object \"ip_head_byte_num\" assigned a value but never read" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713230485474 "|eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icmp_code icmp_rx.v(75) " "Verilog HDL or VHDL warning at icmp_rx.v(75): object \"icmp_code\" assigned a value but never read" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713230485475 "|eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "icmp_checksum icmp_rx.v(77) " "Verilog HDL or VHDL warning at icmp_rx.v(77): object \"icmp_checksum\" assigned a value but never read" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713230485475 "|eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 icmp_rx.v(179) " "Verilog HDL assignment warning at icmp_rx.v(179): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/icmp/icmp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485475 "|eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icmp_tx icmp:u_icmp\|icmp_tx:u_icmp_tx " "Elaborating entity \"icmp_tx\" for hierarchy \"icmp:u_icmp\|icmp_tx:u_icmp_tx\"" {  } { { "../rtl/icmp/icmp.v" "u_icmp_tx" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 icmp_tx.v(390) " "Verilog HDL assignment warning at icmp_tx.v(390): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 icmp_tx.v(413) " "Verilog HDL assignment warning at icmp_tx.v(413): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[6\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485482 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[7\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[8\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[9\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[10\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485483 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[11\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[12\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] icmp_tx.v(211) " "Inferred latch for \"eth_head\[13\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[0\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[1\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485484 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[2\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[3\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[4\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[5\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485485 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[6\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[0\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[1\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[2\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[3\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[4\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[5\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[6\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] icmp_tx.v(211) " "Inferred latch for \"preamble\[7\]\[7\]\" at icmp_tx.v(211)" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485486 "|eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:u_udp " "Elaborating entity \"udp\" for hierarchy \"udp:u_udp\"" {  } { { "../rtl/eth_udp_loop.v" "u_udp" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_rx udp:u_udp\|udp_rx:u_udp_rx " "Elaborating entity \"udp_rx\" for hierarchy \"udp:u_udp\|udp_rx:u_udp_rx\"" {  } { { "../rtl/udp/udp.v" "u_udp_rx" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ip_head_byte_num udp_rx.v(62) " "Verilog HDL or VHDL warning at udp_rx.v(62): object \"ip_head_byte_num\" assigned a value but never read" {  } { { "../rtl/udp/udp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713230485496 "|eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 udp_rx.v(149) " "Verilog HDL assignment warning at udp_rx.v(149): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/udp/udp_rx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485496 "|eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_tx udp:u_udp\|udp_tx:u_udp_tx " "Elaborating entity \"udp_tx\" for hierarchy \"udp:u_udp\|udp_tx:u_udp_tx\"" {  } { { "../rtl/udp/udp.v" "u_udp_tx" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 udp_tx.v(353) " "Verilog HDL assignment warning at udp_tx.v(353): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 udp_tx.v(365) " "Verilog HDL assignment warning at udp_tx.v(365): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 udp_tx.v(377) " "Verilog HDL assignment warning at udp_tx.v(377): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485503 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[6\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[6\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485505 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[7\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[7\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[8\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[8\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485506 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[9\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[9\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[10\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[10\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[11\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[11\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485507 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[12\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[12\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[0\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[1\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[2\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[3\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[4\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[5\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[6\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eth_head\[13\]\[7\] udp_tx.v(197) " "Inferred latch for \"eth_head\[13\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[0\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[0\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[1\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[1\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485508 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[2\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[2\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[3\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[3\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[4\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[4\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[5\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[5\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[6\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[6\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[0\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[0\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485509 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[1\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[1\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[2\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[2\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[3\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[3\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[4\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[4\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[5\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[5\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[6\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[6\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preamble\[7\]\[7\] udp_tx.v(197) " "Inferred latch for \"preamble\[7\]\[7\]\" at udp_tx.v(197)" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485510 "|eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_2048x8b async_fifo_2048x8b:async_fifo_2048x8b_inst " "Elaborating entity \"async_fifo_2048x8b\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\"" {  } { { "../rtl/eth_udp_loop.v" "async_fifo_2048x8b_inst" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/async_fifo_2048x8b.v" "dcfifo_component" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\"" {  } { { "ipcore/async_fifo_2048x8b.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713230485859 ""}  } { { "ipcore/async_fifo_2048x8b.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713230485859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_29k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_29k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_29k1 " "Found entity 1: dcfifo_29k1" {  } { { "db/dcfifo_29k1.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_29k1 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated " "Elaborating entity \"dcfifo_29k1\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230485991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230485991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_29k1.tdf" "rdptr_g1p" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230485993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_29k1.tdf" "wrptr_g1p" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv61 " "Found entity 1: altsyncram_cv61" {  } { { "db/altsyncram_cv61.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/altsyncram_cv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv61 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|altsyncram_cv61:fifo_ram " "Elaborating entity \"altsyncram_cv61\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|altsyncram_cv61:fifo_ram\"" {  } { { "db/dcfifo_29k1.tdf" "fifo_ram" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_29k1.tdf" "rs_dgwp" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe12\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe12" { Text "D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_29k1.tdf" "ws_dgrp" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713230486320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230486320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"async_fifo_2048x8b:async_fifo_2048x8b_inst\|dcfifo:dcfifo_component\|dcfifo_29k1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_29k1.tdf" "rdempty_eq_comp" { Text "D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_ctrl eth_ctrl:u_eth_ctrl " "Elaborating entity \"eth_ctrl\" for hierarchy \"eth_ctrl:u_eth_ctrl\"" {  } { { "../rtl/eth_udp_loop.v" "u_eth_ctrl" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230486335 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/arp/crc32_d8.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v" 113 -1 0 } } { "../rtl/arp/arp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v" 212 -1 0 } } { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 240 -1 0 } } { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 255 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_3lc.tdf" 32 2 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_3lc.tdf" 47 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713230488784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713230488784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713230489981 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713230494460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.map.smsg " "Generated suppressed messages file D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230494693 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713230494940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713230494940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3489 " "Implemented 3489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713230495214 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713230495214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3460 " "Implemented 3460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713230495214 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713230495214 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713230495214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713230495214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713230495261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 09:21:35 2024 " "Processing ended: Tue Apr 16 09:21:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713230495261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713230495261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713230495261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713230495261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713230497133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713230497143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 09:21:36 2024 " "Processing started: Tue Apr 16 09:21:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713230497143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713230497143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off eth_udp_loop -c eth_udp_loop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off eth_udp_loop -c eth_udp_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713230497143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713230497330 ""}
{ "Info" "0" "" "Project  = eth_udp_loop" {  } {  } 0 0 "Project  = eth_udp_loop" 0 0 "Fitter" 0 0 1713230497331 ""}
{ "Info" "0" "" "Revision = eth_udp_loop" {  } {  } 0 0 "Revision = eth_udp_loop" 0 0 "Fitter" 0 0 1713230497331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713230497449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713230497450 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eth_udp_loop EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"eth_udp_loop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713230497510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713230497569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713230497569 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 180 4000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (4000 ps) for pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713230497621 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713230497621 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713230497712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713230497922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713230497922 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713230497922 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713230497922 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713230497933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713230497933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713230497933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713230497933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713230497933 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713230497933 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713230497936 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713230497982 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_29k1 " "Entity dcfifo_29k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713230498723 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713230498723 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713230498723 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1713230498723 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eth_udp_loop.sdc " "Synopsys Design Constraints File file not found: 'eth_udp_loop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713230498734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713230498734 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713230498736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1713230498738 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713230498772 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1713230498773 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713230498774 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713230499052 ""}  } { { "db/pll_altpll.v" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713230499052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[6\]\[20\]~16 " "Destination node udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[6\]\[20\]~16" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[2\]\[4\]~25 " "Destination node udp:u_udp\|udp_tx:u_udp_tx\|ip_head\[2\]\[4\]~25" {  } { { "../rtl/udp/udp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v" 240 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 3552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[6\]\[20\]~42 " "Destination node icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[6\]\[20\]~42" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 3619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[2\]\[4\]~43 " "Destination node icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[2\]\[4\]~43" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 3621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[5\]\[12\]~44 " "Destination node icmp:u_icmp\|icmp_tx:u_icmp_tx\|ip_head\[5\]\[12\]~44" {  } { { "../rtl/icmp/icmp_tx.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 3622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eth_rst_n~output " "Destination node eth_rst_n~output" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713230499053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713230499053 ""}  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713230499053 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x1:ddi_x1_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl~input IOIBUF_X5_Y24_N15 " "Node \"eth_rx_ctl~input\" is constrained to location IOIBUF_X5_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rx_ctl PIN A4 " "Node \"eth_rx_ctl\" is constrained to location PIN A4 to improve DDIO timing" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rx_ctl } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rx_ctl" } } } } { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\]~input IOIBUF_X5_Y24_N22 " "Node \"eth_rxd\[0\]~input\" is constrained to location IOIBUF_X5_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[0\] PIN B4 " "Node \"eth_rxd\[0\]\" is constrained to location PIN B4 to improve DDIO timing" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[0] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[0\]" } } } } { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\] LAB_X5_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X5_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\]~input IOIBUF_X5_Y24_N1 " "Node \"eth_rxd\[3\]~input\" is constrained to location IOIBUF_X5_Y24_N1 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[3\] PIN A2 " "Node \"eth_rxd\[3\]\" is constrained to location PIN A2 to improve DDIO timing" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[3] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[3\]" } } } } { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\]~input IOIBUF_X3_Y24_N22 " "Node \"eth_rxd\[2\]~input\" is constrained to location IOIBUF_X3_Y24_N22 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[2\] PIN B3 " "Node \"eth_rxd\[2\]\" is constrained to location PIN B3 to improve DDIO timing" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[2] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[2\]" } } } } { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 32 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\] LAB_X3_Y23_N0 " "Node \"gmii_to_rgmii:u_gmii_to_rgmii\|rgmii_rx:u_rgmii_rx\|ddi_x4:ddi_x4_inst\|altddio_in:ALTDDIO_IN_component\|ddio_in_bhf:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X3_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_bhf.tdf" "" { Text "D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf" 34 15 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\]~input IOIBUF_X3_Y24_N15 " "Node \"eth_rxd\[1\]~input\" is constrained to location IOIBUF_X3_Y24_N15 to improve DDIO timing" {  } { { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "eth_rxd\[1\] PIN A3 " "Node \"eth_rxd\[1\]\" is constrained to location PIN A3 to improve DDIO timing" {  } { { "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { eth_rxd[1] } } } { "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eth_rxd\[1\]" } } } } { "../rtl/eth_udp_loop.v" "" { Text "D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1713230499088 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1713230499088 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713230499505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713230499509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713230499509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713230499516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713230499525 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713230499533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713230499533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713230499538 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713230499539 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713230499543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713230499543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713230499633 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713230499642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713230500278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713230500913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713230500942 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713230506089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713230506089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713230506777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.15 " "Router is attempting to preserve 0.15 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1713230507258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/ywdktz/eth_dup_loop/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713230508491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713230508491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713230509954 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713230509954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713230509957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.13 " "Total time spent on timing analysis during the Fitter is 2.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713230510136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713230510159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713230510543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713230510544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713230511062 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713230511827 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.fit.smsg " "Generated suppressed messages file D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713230512367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5719 " "Peak virtual memory: 5719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713230513172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 09:21:53 2024 " "Processing ended: Tue Apr 16 09:21:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713230513172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713230513172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713230513172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713230513172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713230514616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713230514625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 09:21:54 2024 " "Processing started: Tue Apr 16 09:21:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713230514625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713230514625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off eth_udp_loop -c eth_udp_loop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off eth_udp_loop -c eth_udp_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713230514625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713230515141 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713230515536 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713230515558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713230515723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 09:21:55 2024 " "Processing ended: Tue Apr 16 09:21:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713230515723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713230515723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713230515723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713230515723 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713230516443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713230517493 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713230517502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 09:21:56 2024 " "Processing started: Tue Apr 16 09:21:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713230517502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713230517502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta eth_udp_loop -c eth_udp_loop " "Command: quartus_sta eth_udp_loop -c eth_udp_loop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713230517502 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1713230517694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713230517999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713230517999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518047 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_29k1 " "Entity dcfifo_29k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713230518376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713230518376 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713230518376 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1713230518376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eth_udp_loop.sdc " "Synopsys Design Constraints File file not found: 'eth_udp_loop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713230518388 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518388 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -waveform \{0.000 4.000\} -name eth_rxc eth_rxc " "create_clock -period 8.000 -waveform \{0.000 4.000\} -name eth_rxc eth_rxc" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713230518389 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 50.00 -name \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713230518389 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230518389 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518389 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1713230518391 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713230518418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230518419 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713230518420 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713230518436 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713230518567 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713230518567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.222 " "Worst-case setup slack is -7.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.222            -524.420 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.222            -524.420 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.422 " "Worst-case hold slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.422               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230518616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230518620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.696 " "Worst-case minimum pulse width slack is 3.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.696               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.696               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.934               0.000 eth_rxc  " "    3.934               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230518624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230518624 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.320 ns " "Worst Case Available Settling Time: 8.320 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230518702 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230518702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713230518707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713230518734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713230519300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230519527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713230519570 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713230519570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.884 " "Worst-case setup slack is -5.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.884            -320.485 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.884            -320.485 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230519593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230519597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.674 " "Worst-case minimum pulse width slack is 3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.674               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.674               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.943               0.000 eth_rxc  " "    3.943               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519602 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.760 ns " "Worst Case Available Settling Time: 8.760 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230519680 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230519680 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713230519685 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230519882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.377 " "Worst-case setup slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.377               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.143               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230519922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713230519927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.594 " "Worst-case minimum pulse width slack is 3.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.594               0.000 eth_rxc  " "    3.594               0.000 eth_rxc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.734               0.000 u_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713230519932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713230519932 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.708 ns " "Worst Case Available Settling Time: 12.708 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713230520008 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713230520008 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713230520366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713230520370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713230520441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 09:22:00 2024 " "Processing ended: Tue Apr 16 09:22:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713230520441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713230520441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713230520441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713230520441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713230521293 ""}
