# NTHU SOC_Lab
This repository contains the personal/related work for the NTHU 11210EE525100 Topic on SOC Design

# Contributers
### Project Advisor:  
- 賴瑾（Jiin Lai）
### Students:
- [張育碩](https://github.com/SamChang03)

# Toolchain and Prerequisites
- Environment: Ubuntu 20.04
- Applications: Xilinx Vitis 2022.1 (Vitis_HLS / Vivado), GTKWave v3.3.103
- FPGA boards: Xilinx PYNQ-Z2 / ZYSOC KV260 / BASYS3
- Remote network tool: MobaXterm V23.2

# Lab01 PYNQ-Z2 and Mutiplication design
- [Lab01](https://github.com/SamChang03/SOC_Lab/tree/main/Lab01)

# Lab02 ZYSOC KV260 and FIR design
- [Lab02](https://github.com/SamChang03/SOC_Lab/tree/main/Lab02)  
- Main purpose: Use different way to construct HLS design 
- Tools: Vitis_HLS, Vivado, MobaXterm, Jupyter Notebook

# Lab03 FIR Design
- [Lab03](https://github.com/SamChang03/SOC_Lab/tree/main/Lab03)
- Main purpose: FIR Hardware Design
- Tools: Vivado, MobaXterm, Jupyter Notebook

# NTHU_Project 
- [NTHU_Project](https://github.com/SamChang03/SOC_Lab/tree/main/NTHU_Project_v3)
- Topic: Workload Optimized SoC Design (WLOS)
- Tools: Vitis_HLS, Vivado, MobaXterm, Jupyter Notebook
