;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 20-Nov-14 11:31:35 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xBFFC2000  	536920060
0x0004	0x06F90000  	1785
0x0008	0x05A50000  	1445
0x000C	0x05A50000  	1445
0x0010	0x05A50000  	1445
0x0014	0x05A50000  	1445
0x0018	0x05A50000  	1445
0x001C	0x05A50000  	1445
0x0020	0x05A50000  	1445
0x0024	0x05A50000  	1445
0x0028	0x05A50000  	1445
0x002C	0x05A50000  	1445
0x0030	0x05A50000  	1445
0x0034	0x05A50000  	1445
0x0038	0x05A50000  	1445
0x003C	0x05A50000  	1445
0x0040	0x05AD0000  	1453
0x0044	0x05A50000  	1445
0x0048	0x05A50000  	1445
0x004C	0x05A50000  	1445
0x0050	0x05A50000  	1445
0x0054	0x05A50000  	1445
0x0058	0x05A50000  	1445
0x005C	0x05A50000  	1445
0x0060	0x05A50000  	1445
0x0064	0x05A50000  	1445
0x0068	0x05A50000  	1445
0x006C	0x05A50000  	1445
0x0070	0x05A50000  	1445
0x0074	0x05A50000  	1445
0x0078	0x05A50000  	1445
0x007C	0x05A50000  	1445
0x0080	0x05A50000  	1445
0x0084	0x05A50000  	1445
0x0088	0x05A50000  	1445
0x008C	0x05A50000  	1445
0x0090	0x05A50000  	1445
0x0094	0x05A50000  	1445
0x0098	0x05A50000  	1445
0x009C	0x05A50000  	1445
0x00A0	0x05A50000  	1445
0x00A4	0x05A50000  	1445
0x00A8	0x05A50000  	1445
0x00AC	0x05A50000  	1445
0x00B0	0x05A50000  	1445
0x00B4	0x05A50000  	1445
0x00B8	0x05A50000  	1445
0x00BC	0x05A50000  	1445
0x00C0	0x05A50000  	1445
0x00C4	0x05A50000  	1445
0x00C8	0x05A50000  	1445
0x00CC	0x05A50000  	1445
0x00D0	0x05A50000  	1445
0x00D4	0x05A50000  	1445
0x00D8	0x05A50000  	1445
0x00DC	0x05A50000  	1445
0x00E0	0x05A50000  	1445
0x00E4	0x05A50000  	1445
0x00E8	0x05A50000  	1445
0x00EC	0x05A50000  	1445
0x00F0	0x05A50000  	1445
0x00F4	0x05A50000  	1445
0x00F8	0x05A50000  	1445
0x00FC	0x05A50000  	1445
0x0100	0x05A50000  	1445
0x0104	0x05A50000  	1445
0x0108	0x05A50000  	1445
0x010C	0x05A50000  	1445
0x0110	0x05A50000  	1445
0x0114	0x05A50000  	1445
0x0118	0x05A50000  	1445
0x011C	0x05A50000  	1445
0x0120	0x05A50000  	1445
0x0124	0x05A50000  	1445
0x0128	0x05A50000  	1445
0x012C	0x05A50000  	1445
; end of ____SysVT
_main:
;WWDG_Demo.c, 26 :: 		void main()
0x06F8	0xF7FFFF86  BL	1544
0x06FC	0xF000F824  BL	1864
0x0700	0xF7FFFF78  BL	1524
;WWDG_Demo.c, 28 :: 		setup();
0x0704	0xF7FFFF42  BL	_setup+0
;WWDG_Demo.c, 30 :: 		while(1)
L_main1:
;WWDG_Demo.c, 32 :: 		GPIOC_ODRbits.ODR12 ^= 1;       //Toggle main LED
0x0708	0x490C    LDR	R1, [PC, #48]
0x070A	0x6808    LDR	R0, [R1, #0]
0x070C	0xF0800101  EOR	R1, R0, #1
0x0710	0x480A    LDR	R0, [PC, #40]
0x0712	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 33 :: 		delay_ms(300);                  //Wait for 300ms
0x0714	0xF64E677F  MOVW	R7, #61055
0x0718	0xF2C00736  MOVT	R7, #54
0x071C	0xBF00    NOP
0x071E	0xBF00    NOP
L_main3:
0x0720	0x1E7F    SUBS	R7, R7, #1
0x0722	0xD1FD    BNE	L_main3
0x0724	0xBF00    NOP
0x0726	0xBF00    NOP
0x0728	0xBF00    NOP
;WWDG_Demo.c, 34 :: 		if(GPIOA_IDRbits.IDR9 == 0)     //If button is pressed
0x072A	0x4905    LDR	R1, [PC, #20]
0x072C	0x6808    LDR	R0, [R1, #0]
0x072E	0xB918    CBNZ	R0, L_main5
;WWDG_Demo.c, 36 :: 		WWDG_CR = 0x80;             //Force the counter to zero
0x0730	0x2180    MOVS	R1, #128
0x0732	0x4804    LDR	R0, [PC, #16]
0x0734	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 37 :: 		while(1);                   //Get stuck into an infinity loop
L_main6:
0x0736	0xE7FE    B	L_main6
;WWDG_Demo.c, 38 :: 		}
L_main5:
;WWDG_Demo.c, 39 :: 		};
0x0738	0xE7E6    B	L_main1
;WWDG_Demo.c, 40 :: 		}
L_end_main:
L__main_end_loop:
0x073A	0xE7FE    B	L__main_end_loop
0x073C	0x01B04222  	GPIOC_ODRbits+0
0x0740	0x01244221  	GPIOA_IDRbits+0
0x0744	0x2C004000  	WWDG_CR+0
; end of _main
_setup:
;WWDG_Demo.c, 43 :: 		void setup()
0x058C	0xB081    SUB	SP, SP, #4
0x058E	0xF8CDE000  STR	LR, [SP, #0]
;WWDG_Demo.c, 45 :: 		setup_GPIO();
0x0592	0xF7FFFF75  BL	_setup_GPIO+0
;WWDG_Demo.c, 46 :: 		setup_WWDG();
0x0596	0xF7FFFF4F  BL	_setup_WWDG+0
;WWDG_Demo.c, 47 :: 		}
L_end_setup:
0x059A	0xF8DDE000  LDR	LR, [SP, #0]
0x059E	0xB001    ADD	SP, SP, #4
0x05A0	0x4770    BX	LR
; end of _setup
_setup_GPIO:
;WWDG_Demo.c, 50 :: 		void setup_GPIO()
0x0480	0xB081    SUB	SP, SP, #4
0x0482	0xF8CDE000  STR	LR, [SP, #0]
;WWDG_Demo.c, 52 :: 		GPIO_Clk_Enable(&GPIOA_BASE);           //Enable clock for GPIOA
0x0486	0x4815    LDR	R0, [PC, #84]
0x0488	0xF7FFFF90  BL	_GPIO_Clk_Enable+0
;WWDG_Demo.c, 53 :: 		GPIO_Clk_Enable(&GPIOC_BASE);           //Enable clock for GPIOC
0x048C	0x4814    LDR	R0, [PC, #80]
0x048E	0xF7FFFF8D  BL	_GPIO_Clk_Enable+0
;WWDG_Demo.c, 54 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_9, (_GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_UP));        //Set PA9 as a digital input with pull-up
0x0492	0x2282    MOVS	R2, #130
0x0494	0xF2402100  MOVW	R1, #512
0x0498	0x4810    LDR	R0, [PC, #64]
0x049A	0xF7FFFE49  BL	_GPIO_Config+0
;WWDG_Demo.c, 55 :: 		GPIO_Config(&GPIOC_BASE, (_GPIO_PINMASK_9 | _GPIO_PINMASK_12), (_GPIO_CFG_MODE_OUTPUT | _GPIO_CFG_OTYPE_PP | _GPIO_CFG_SPEED_2MHZ));       //Set PC9 and PC12 as digital outputs
0x049E	0xF2402214  MOVW	R2, #532
0x04A2	0xF2412100  MOVW	R1, #4608
0x04A6	0x480E    LDR	R0, [PC, #56]
0x04A8	0xF7FFFE42  BL	_GPIO_Config+0
;WWDG_Demo.c, 56 :: 		GPIOC_ODRbits.ODR9 = 0;                 //Turn off WWDG LED at first
0x04AC	0x2100    MOVS	R1, #0
0x04AE	0xB249    SXTB	R1, R1
0x04B0	0x480C    LDR	R0, [PC, #48]
0x04B2	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 57 :: 		GPIOC_ODRbits.ODR12 = 1;                //Turn on main LED at first
0x04B4	0x2101    MOVS	R1, #1
0x04B6	0xB249    SXTB	R1, R1
0x04B8	0x480B    LDR	R0, [PC, #44]
0x04BA	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 58 :: 		delay_ms(1000);                         //Wait for a second
0x04BC	0xF64127FF  MOVW	R7, #6911
0x04C0	0xF2C007B7  MOVT	R7, #183
0x04C4	0xBF00    NOP
0x04C6	0xBF00    NOP
L_setup_GPIO8:
0x04C8	0x1E7F    SUBS	R7, R7, #1
0x04CA	0xD1FD    BNE	L_setup_GPIO8
0x04CC	0xBF00    NOP
0x04CE	0xBF00    NOP
0x04D0	0xBF00    NOP
;WWDG_Demo.c, 59 :: 		}
L_end_setup_GPIO:
0x04D2	0xF8DDE000  LDR	LR, [SP, #0]
0x04D6	0xB001    ADD	SP, SP, #4
0x04D8	0x4770    BX	LR
0x04DA	0xBF00    NOP
0x04DC	0x08004001  	GPIOA_BASE+0
0x04E0	0x10004001  	GPIOC_BASE+0
0x04E4	0x01A44222  	GPIOC_ODRbits+0
0x04E8	0x01B04222  	GPIOC_ODRbits+0
; end of _setup_GPIO
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x03AC	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x03AE	0x4919    LDR	R1, [PC, #100]
0x03B0	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x03B4	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x03B6	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x03B8	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x03BA	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x03BC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x03BE	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x03C0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x03C2	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x03C4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x03C6	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x03C8	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x03CA	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x03CC	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x03CE	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x03D0	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x03D2	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x03D6	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x03D8	0x490F    LDR	R1, [PC, #60]
0x03DA	0x4288    CMP	R0, R1
0x03DC	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x03DE	0x490F    LDR	R1, [PC, #60]
0x03E0	0x4288    CMP	R0, R1
0x03E2	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x03E4	0x490E    LDR	R1, [PC, #56]
0x03E6	0x4288    CMP	R0, R1
0x03E8	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x03EA	0x490E    LDR	R1, [PC, #56]
0x03EC	0x4288    CMP	R0, R1
0x03EE	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x03F0	0x490D    LDR	R1, [PC, #52]
0x03F2	0x4288    CMP	R0, R1
0x03F4	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x03F6	0x490D    LDR	R1, [PC, #52]
0x03F8	0x4288    CMP	R0, R1
0x03FA	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x03FC	0x490C    LDR	R1, [PC, #48]
0x03FE	0x4288    CMP	R0, R1
0x0400	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0402	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0404	0x490B    LDR	R1, [PC, #44]
0x0406	0x6809    LDR	R1, [R1, #0]
0x0408	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x040C	0x4909    LDR	R1, [PC, #36]
0x040E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0410	0xB001    ADD	SP, SP, #4
0x0412	0x4770    BX	LR
0x0414	0xFC00FFFF  	#-1024
0x0418	0x08004001  	#1073809408
0x041C	0x0C004001  	#1073810432
0x0420	0x10004001  	#1073811456
0x0424	0x14004001  	#1073812480
0x0428	0x18004001  	#1073813504
0x042C	0x1C004001  	#1073814528
0x0430	0x20004001  	#1073815552
0x0434	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
0x0132	0xF8CDE000  STR	LR, [SP, #0]
0x0136	0xB28C    UXTH	R4, R1
0x0138	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x013A	0x4B77    LDR	R3, [PC, #476]
0x013C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0140	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0142	0x4618    MOV	R0, R3
0x0144	0xF000F932  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0148	0xF1B40FFF  CMP	R4, #255
0x014C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x014E	0x4B73    LDR	R3, [PC, #460]
0x0150	0x429D    CMP	R5, R3
0x0152	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0154	0xF04F3333  MOV	R3, #858993459
0x0158	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x015A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x015C	0x2D42    CMP	R5, #66
0x015E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0160	0xF04F3344  MOV	R3, #1145324612
0x0164	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0166	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0168	0xF64F73FF  MOVW	R3, #65535
0x016C	0x429C    CMP	R4, R3
0x016E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0170	0x4B6A    LDR	R3, [PC, #424]
0x0172	0x429D    CMP	R5, R3
0x0174	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0176	0xF04F3333  MOV	R3, #858993459
0x017A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x017C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x017E	0xF04F3333  MOV	R3, #858993459
0x0182	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0184	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0186	0x2D42    CMP	R5, #66
0x0188	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x018A	0xF04F3344  MOV	R3, #1145324612
0x018E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0190	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0192	0xF04F3344  MOV	R3, #1145324612
0x0196	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0198	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x019A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x019C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x019E	0xF0050301  AND	R3, R5, #1
0x01A2	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x01A4	0x2100    MOVS	R1, #0
0x01A6	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x01A8	0xF0050302  AND	R3, R5, #2
0x01AC	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x01AE	0xF40573C0  AND	R3, R5, #384
0x01B2	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x01B4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x01B6	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x01B8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x01BA	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x01BC	0xF0050304  AND	R3, R5, #4
0x01C0	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x01C2	0xF0050320  AND	R3, R5, #32
0x01C6	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x01C8	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x01CA	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x01CC	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x01CE	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x01D0	0xF0050308  AND	R3, R5, #8
0x01D4	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x01D6	0xF0050320  AND	R3, R5, #32
0x01DA	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x01DC	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x01DE	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x01E0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x01E2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x01E4	0x4B4E    LDR	R3, [PC, #312]
0x01E6	0xEA050303  AND	R3, R5, R3, LSL #0
0x01EA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x01EC	0x2003    MOVS	R0, #3
0x01EE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x01F0	0xF4057300  AND	R3, R5, #512
0x01F4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x01F6	0x2002    MOVS	R0, #2
0x01F8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x01FA	0xF4056380  AND	R3, R5, #1024
0x01FE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0200	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0202	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0204	0xF005030C  AND	R3, R5, #12
0x0208	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x020A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x020C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x020E	0xF00403FF  AND	R3, R4, #255
0x0212	0xB29B    UXTH	R3, R3
0x0214	0x2B00    CMP	R3, #0
0x0216	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0218	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x021A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x021C	0xFA1FF884  UXTH	R8, R4
0x0220	0x4632    MOV	R2, R6
0x0222	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0224	0x2808    CMP	R0, #8
0x0226	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0228	0xF04F0301  MOV	R3, #1
0x022C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0230	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0234	0x42A3    CMP	R3, R4
0x0236	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0238	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x023A	0xF04F030F  MOV	R3, #15
0x023E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0240	0x43DB    MVN	R3, R3
0x0242	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0246	0xFA01F305  LSL	R3, R1, R5
0x024A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x024E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0250	0xF4067381  AND	R3, R6, #258
0x0254	0xF5B37F81  CMP	R3, #258
0x0258	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x025A	0xF2020414  ADDW	R4, R2, #20
0x025E	0xF04F0301  MOV	R3, #1
0x0262	0x4083    LSLS	R3, R0
0x0264	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0266	0xF0060382  AND	R3, R6, #130
0x026A	0x2B82    CMP	R3, #130
0x026C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x026E	0xF2020410  ADDW	R4, R2, #16
0x0272	0xF04F0301  MOV	R3, #1
0x0276	0x4083    LSLS	R3, R0
0x0278	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x027A	0x462F    MOV	R7, R5
0x027C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x027E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0280	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0282	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0284	0xFA1FF088  UXTH	R0, R8
0x0288	0x460F    MOV	R7, R1
0x028A	0x4631    MOV	R1, R6
0x028C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x028E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0290	0x460F    MOV	R7, R1
0x0292	0x4629    MOV	R1, R5
0x0294	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0296	0xF1B00FFF  CMP	R0, #255
0x029A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x029C	0x1D33    ADDS	R3, R6, #4
0x029E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x02A2	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x02A4	0x2A08    CMP	R2, #8
0x02A6	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x02A8	0xF2020408  ADDW	R4, R2, #8
0x02AC	0xF04F0301  MOV	R3, #1
0x02B0	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x02B4	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x02B8	0x42A3    CMP	R3, R4
0x02BA	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x02BC	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x02BE	0xF04F030F  MOV	R3, #15
0x02C2	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x02C4	0x43DB    MVN	R3, R3
0x02C6	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x02CA	0xFA07F305  LSL	R3, R7, R5
0x02CE	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x02D2	0xF4017381  AND	R3, R1, #258
0x02D6	0xF5B37F81  CMP	R3, #258
0x02DA	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x02DC	0xF2060514  ADDW	R5, R6, #20
0x02E0	0xF2020408  ADDW	R4, R2, #8
0x02E4	0xF04F0301  MOV	R3, #1
0x02E8	0x40A3    LSLS	R3, R4
0x02EA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x02EC	0xF0010382  AND	R3, R1, #130
0x02F0	0x2B82    CMP	R3, #130
0x02F2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x02F4	0xF2060510  ADDW	R5, R6, #16
0x02F8	0xF2020408  ADDW	R4, R2, #8
0x02FC	0xF04F0301  MOV	R3, #1
0x0300	0x40A3    LSLS	R3, R4
0x0302	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0304	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0306	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0308	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x030A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x030C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0310	0xF8DDE000  LDR	LR, [SP, #0]
0x0314	0xB001    ADD	SP, SP, #4
0x0316	0x4770    BX	LR
0x0318	0xFC00FFFF  	#-1024
0x031C	0x00140008  	#524308
0x0320	0x08000008  	#526336
; end of _GPIO_Config
_setup_WWDG:
;WWDG_Demo.c, 62 :: 		void setup_WWDG()
0x0438	0xB081    SUB	SP, SP, #4
0x043A	0xF8CDE000  STR	LR, [SP, #0]
;WWDG_Demo.c, 64 :: 		RCC_APB1ENRbits.WWDGEN = 1;             //Enable clock for WWDG module
0x043E	0x2101    MOVS	R1, #1
0x0440	0xB249    SXTB	R1, R1
0x0442	0x480B    LDR	R0, [PC, #44]
0x0444	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 65 :: 		WWDG_CFR = 0x3DF;                       //Set WWDG_CFR register
0x0446	0xF24031DF  MOVW	R1, #991
0x044A	0x480A    LDR	R0, [PC, #40]
0x044C	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 66 :: 		WWDG_SR = 0x00;                         //Clear interrupt flag
0x044E	0x2100    MOVS	R1, #0
0x0450	0x4809    LDR	R0, [PC, #36]
0x0452	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 67 :: 		WWDG_CR = 0xFF;                         //Turn on WWDG and load the counter
0x0454	0x21FF    MOVS	R1, #255
0x0456	0x4809    LDR	R0, [PC, #36]
0x0458	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 68 :: 		NVIC_IntEnable(IVT_INT_WWDG);           //Enable NVIC for WWDG interrupt
0x045A	0xF2400010  MOVW	R0, #16
0x045E	0xF7FFFF61  BL	_NVIC_IntEnable+0
;WWDG_Demo.c, 69 :: 		EnableInterrupts();
0x0462	0xF7FFFF9B  BL	_EnableInterrupts+0
;WWDG_Demo.c, 70 :: 		}
L_end_setup_WWDG:
0x0466	0xF8DDE000  LDR	LR, [SP, #0]
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0x03AC4242  	RCC_APB1ENRbits+0
0x0474	0x2C044000  	WWDG_CFR+0
0x0478	0x2C084000  	WWDG_SR+0
0x047C	0x2C004000  	WWDG_CR+0
; end of _setup_WWDG
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 149 :: 		
; ivt start address is: 0 (R0)
0x0324	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 161 :: 		
0x0326	0x2804    CMP	R0, #4
0x0328	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 166 :: 		
0x032A	0x4919    LDR	R1, [PC, #100]
0x032C	0x6809    LDR	R1, [R1, #0]
0x032E	0xF4413280  ORR	R2, R1, #65536
0x0332	0x4917    LDR	R1, [PC, #92]
0x0334	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 167 :: 		
0x0336	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_101_102_103.c, 168 :: 		
; ivt start address is: 0 (R0)
0x0338	0x2805    CMP	R0, #5
0x033A	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 173 :: 		
0x033C	0x4914    LDR	R1, [PC, #80]
0x033E	0x6809    LDR	R1, [R1, #0]
0x0340	0xF4413200  ORR	R2, R1, #131072
0x0344	0x4912    LDR	R1, [PC, #72]
0x0346	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 174 :: 		
0x0348	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_101_102_103.c, 175 :: 		
; ivt start address is: 0 (R0)
0x034A	0x2806    CMP	R0, #6
0x034C	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 180 :: 		
0x034E	0x4910    LDR	R1, [PC, #64]
0x0350	0x6809    LDR	R1, [R1, #0]
0x0352	0xF4412280  ORR	R2, R1, #262144
0x0356	0x490E    LDR	R1, [PC, #56]
0x0358	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 181 :: 		
0x035A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_101_102_103.c, 182 :: 		
; ivt start address is: 0 (R0)
0x035C	0x280F    CMP	R0, #15
0x035E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 187 :: 		
0x0360	0x490C    LDR	R1, [PC, #48]
0x0362	0x6809    LDR	R1, [R1, #0]
0x0364	0xF0410202  ORR	R2, R1, #2
0x0368	0x490A    LDR	R1, [PC, #40]
0x036A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 188 :: 		
0x036C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 189 :: 		
; ivt start address is: 0 (R0)
0x036E	0x2810    CMP	R0, #16
0x0370	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_101_102_103.c, 194 :: 		
0x0372	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0376	0x0961    LSRS	R1, R4, #5
0x0378	0x008A    LSLS	R2, R1, #2
0x037A	0x4907    LDR	R1, [PC, #28]
0x037C	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 195 :: 		
0x037E	0xF004021F  AND	R2, R4, #31
0x0382	0xF04F0101  MOV	R1, #1
0x0386	0x4091    LSLS	R1, R2
0x0388	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 196 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_101_102_103.c, 197 :: 		
L_end_NVIC_IntEnable:
0x038A	0xB001    ADD	SP, SP, #4
0x038C	0x4770    BX	LR
0x038E	0xBF00    NOP
0x0390	0xED24E000  	NVIC_SHCSR+0
0x0394	0xE010E000  	NVIC_SYSTICKCSR+0
0x0398	0xE100E000  	NVIC_SETENA0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_101_102_103.c, 100 :: 		
0x039C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 103 :: 		
0x039E	0xF3EF8C10  MRS	R12, #16
0x03A2	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_101_102_103.c, 104 :: 		
0x03A4	0xB662    CPSIE	i
;__Lib_System_101_102_103.c, 106 :: 		
; result end address is: 0 (R0)
;__Lib_System_101_102_103.c, 107 :: 		
L_end_EnableInterrupts:
0x03A6	0xB001    ADD	SP, SP, #4
0x03A8	0x4770    BX	LR
; end of _EnableInterrupts
___CC2DW:
;__Lib_System_101_102_103.c, 21 :: 		
0x0578	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 23 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 24 :: 		
0x057A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 25 :: 		
0x057E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 26 :: 		
0x0582	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 27 :: 		
0x0586	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 29 :: 		
L_end___CC2DW:
0x0588	0xB001    ADD	SP, SP, #4
0x058A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 63 :: 		
0x04EC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 65 :: 		
0x04EE	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 66 :: 		
0x04F2	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 67 :: 		
0x04F6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 68 :: 		
0x04FA	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 69 :: 		
0x04FC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 70 :: 		
0x0500	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 71 :: 		
0x0502	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 72 :: 		
0x0504	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 73 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 74 :: 		
0x0506	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 75 :: 		
0x050A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 76 :: 		
0x050E	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 77 :: 		
0x0510	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 78 :: 		
0x0514	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 79 :: 		
0x0516	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 80 :: 		
0x0518	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 81 :: 		
0x051C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0520	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 83 :: 		
L_norep:
;__Lib_System_101_102_103.c, 85 :: 		
L_end___FillZeros:
0x0522	0xB001    ADD	SP, SP, #4
0x0524	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 333 :: 		
0x0608	0xB082    SUB	SP, SP, #8
0x060A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 336 :: 		
; ulRCC_CR start address is: 8 (R2)
0x060E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 337 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0610	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 338 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0612	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 345 :: 		
0x0614	0xF64B3080  MOVW	R0, #48000
0x0618	0x4281    CMP	R1, R0
0x061A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC228
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 346 :: 		
0x061C	0x4832    LDR	R0, [PC, #200]
0x061E	0x6800    LDR	R0, [R0, #0]
0x0620	0xF0400102  ORR	R1, R0, #2
0x0624	0x4830    LDR	R0, [PC, #192]
0x0626	0x6001    STR	R1, [R0, #0]
0x0628	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC229
L___Lib_System_101_102_103_InitialSetUpRCCRCC228:
;__Lib_System_101_102_103.c, 347 :: 		
; Fosc_kHz start address is: 4 (R1)
0x062A	0xF64550C0  MOVW	R0, #24000
0x062E	0x4281    CMP	R1, R0
0x0630	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 348 :: 		
0x0632	0x482D    LDR	R0, [PC, #180]
0x0634	0x6800    LDR	R0, [R0, #0]
0x0636	0xF0400101  ORR	R1, R0, #1
0x063A	0x482B    LDR	R0, [PC, #172]
0x063C	0x6001    STR	R1, [R0, #0]
0x063E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC231
L___Lib_System_101_102_103_InitialSetUpRCCRCC230:
;__Lib_System_101_102_103.c, 350 :: 		
0x0640	0x4829    LDR	R0, [PC, #164]
0x0642	0x6801    LDR	R1, [R0, #0]
0x0644	0xF06F0007  MVN	R0, #7
0x0648	0x4001    ANDS	R1, R0
0x064A	0x4827    LDR	R0, [PC, #156]
0x064C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC231:
L___Lib_System_101_102_103_InitialSetUpRCCRCC229:
;__Lib_System_101_102_103.c, 352 :: 		
0x064E	0xF7FFFF6B  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 354 :: 		
0x0652	0x4826    LDR	R0, [PC, #152]
0x0654	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 355 :: 		
0x0656	0x4826    LDR	R0, [PC, #152]
0x0658	0xEA020100  AND	R1, R2, R0, LSL #0
0x065C	0x4825    LDR	R0, [PC, #148]
0x065E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 357 :: 		
0x0660	0xF0020001  AND	R0, R2, #1
0x0664	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0666	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 358 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0668	0x4822    LDR	R0, [PC, #136]
0x066A	0x6800    LDR	R0, [R0, #0]
0x066C	0xF0000002  AND	R0, R0, #2
0x0670	0x2800    CMP	R0, #0
0x0672	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
;__Lib_System_101_102_103.c, 359 :: 		
0x0674	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 360 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0676	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 357 :: 		
0x0678	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 360 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 362 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x067A	0xF4023080  AND	R0, R2, #65536
0x067E	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 363 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0680	0x481C    LDR	R0, [PC, #112]
0x0682	0x6800    LDR	R0, [R0, #0]
0x0684	0xF4003000  AND	R0, R0, #131072
0x0688	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC237
;__Lib_System_101_102_103.c, 364 :: 		
0x068A	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
;__Lib_System_101_102_103.c, 365 :: 		
0x068C	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x068E	0x460A    MOV	R2, R1
0x0690	0x9901    LDR	R1, [SP, #4]
0x0692	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 362 :: 		
0x0694	0x9101    STR	R1, [SP, #4]
0x0696	0x4611    MOV	R1, R2
0x0698	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 365 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 367 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x069A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x069E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC245
;__Lib_System_101_102_103.c, 368 :: 		
0x06A0	0x4814    LDR	R0, [PC, #80]
0x06A2	0x6800    LDR	R0, [R0, #0]
0x06A4	0xF0407180  ORR	R1, R0, #16777216
0x06A8	0x4812    LDR	R0, [PC, #72]
0x06AA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x06AC	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 369 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
0x06AE	0x4811    LDR	R0, [PC, #68]
0x06B0	0x6800    LDR	R0, [R0, #0]
0x06B2	0xF0007000  AND	R0, R0, #33554432
0x06B6	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 370 :: 		
0x06B8	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 371 :: 		
0x06BA	0x460A    MOV	R2, R1
0x06BC	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
;__Lib_System_101_102_103.c, 367 :: 		
;__Lib_System_101_102_103.c, 371 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 374 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
; ulRCC_CFGR start address is: 8 (R2)
0x06BE	0x480B    LDR	R0, [PC, #44]
0x06C0	0x6800    LDR	R0, [R0, #0]
0x06C2	0xF000010C  AND	R1, R0, #12
0x06C6	0x0090    LSLS	R0, R2, #2
0x06C8	0xF000000C  AND	R0, R0, #12
0x06CC	0x4281    CMP	R1, R0
0x06CE	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
;__Lib_System_101_102_103.c, 375 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x06D0	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 377 :: 		
L_end_InitialSetUpRCCRCC2:
0x06D2	0xF8DDE000  LDR	LR, [SP, #0]
0x06D6	0xB002    ADD	SP, SP, #8
0x06D8	0x4770    BX	LR
0x06DA	0xBF00    NOP
0x06DC	0x00810109  	#17367169
0x06E0	0x0002001D  	#1900546
0x06E4	0x19400001  	#72000
0x06E8	0x20004002  	FLASH_ACR+0
0x06EC	0x10044002  	RCC_CFGR+0
0x06F0	0xFFFF000F  	#1048575
0x06F4	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 312 :: 		
0x0528	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 315 :: 		
0x052A	0x480F    LDR	R0, [PC, #60]
0x052C	0x6800    LDR	R0, [R0, #0]
0x052E	0xF0400101  ORR	R1, R0, #1
0x0532	0x480D    LDR	R0, [PC, #52]
0x0534	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 318 :: 		
0x0536	0x490D    LDR	R1, [PC, #52]
0x0538	0x480D    LDR	R0, [PC, #52]
0x053A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 321 :: 		
0x053C	0x480A    LDR	R0, [PC, #40]
0x053E	0x6801    LDR	R1, [R0, #0]
0x0540	0x480C    LDR	R0, [PC, #48]
0x0542	0x4001    ANDS	R1, R0
0x0544	0x4808    LDR	R0, [PC, #32]
0x0546	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 324 :: 		
0x0548	0x4807    LDR	R0, [PC, #28]
0x054A	0x6801    LDR	R1, [R0, #0]
0x054C	0xF46F2080  MVN	R0, #262144
0x0550	0x4001    ANDS	R1, R0
0x0552	0x4805    LDR	R0, [PC, #20]
0x0554	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 327 :: 		
0x0556	0x4806    LDR	R0, [PC, #24]
0x0558	0x6801    LDR	R1, [R0, #0]
0x055A	0xF46F00FE  MVN	R0, #8323072
0x055E	0x4001    ANDS	R1, R0
0x0560	0x4803    LDR	R0, [PC, #12]
0x0562	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 331 :: 		
L_end_SystemClockSetDefault:
0x0564	0xB001    ADD	SP, SP, #4
0x0566	0x4770    BX	LR
0x0568	0x10004002  	RCC_CR+0
0x056C	0x0000F8FF  	#-117506048
0x0570	0x10044002  	RCC_CFGR+0
0x0574	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 379 :: 		
0x05F4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 380 :: 		
0x05F6	0x4902    LDR	R1, [PC, #8]
0x05F8	0x4802    LDR	R0, [PC, #8]
0x05FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 381 :: 		
L_end_InitialSetUpFosc:
0x05FC	0xB001    ADD	SP, SP, #4
0x05FE	0x4770    BX	LR
0x0600	0x19400001  	#72000
0x0604	0x00002000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 262 :: 		
0x05A4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 263 :: 		
L___GenExcept24:
0x05A6	0xE7FE    B	L___GenExcept24
;__Lib_System_101_102_103.c, 264 :: 		
L_end___GenExcept:
0x05A8	0xB001    ADD	SP, SP, #4
0x05AA	0x4770    BX	LR
; end of ___GenExcept
0x0748	0xB500    PUSH	(R14)
0x074A	0xF8DFB010  LDR	R11, [PC, #16]
0x074E	0xF8DFA010  LDR	R10, [PC, #16]
0x0752	0xF7FFFECB  BL	1260
0x0756	0xBD00    POP	(R15)
0x0758	0x4770    BX	LR
0x075A	0xBF00    NOP
0x075C	0x00002000  	#536870912
0x0760	0x00042000  	#536870916
_WWDG_ISR:
;WWDG_Demo.c, 9 :: 		iv IVT_INT_WWDG ics ICS_AUTO        //WWDG early wakeup interrupt function
;WWDG_Demo.c, 11 :: 		unsigned char cnt = 0;           //Temporary variables for counter and window values
;WWDG_Demo.c, 12 :: 		unsigned char wdt = 0;
;WWDG_Demo.c, 14 :: 		wdt = (WWDG_CFR & 0x7F);         //Read window value
0x05AC	0x480D    LDR	R0, [PC, #52]
0x05AE	0x6800    LDR	R0, [R0, #0]
0x05B0	0xF000017F  AND	R1, R0, #127
;WWDG_Demo.c, 15 :: 		cnt = (WWDG_CR & 0x7F);          //Read counter value
0x05B4	0x480C    LDR	R0, [PC, #48]
0x05B6	0x6800    LDR	R0, [R0, #0]
0x05B8	0xF000007F  AND	R0, R0, #127
;WWDG_Demo.c, 17 :: 		if(cnt < wdt)                    //If counter is less than window value
0x05BC	0xB2C9    UXTB	R1, R1
0x05BE	0xB2C0    UXTB	R0, R0
0x05C0	0x4288    CMP	R0, R1
0x05C2	0xD20E    BCS	L_WWDG_ISR0
;WWDG_Demo.c, 19 :: 		WWDG_CR |= 0x7F;             //Reload the counter
0x05C4	0x4808    LDR	R0, [PC, #32]
0x05C6	0x6800    LDR	R0, [R0, #0]
0x05C8	0xF040017F  ORR	R1, R0, #127
0x05CC	0x4806    LDR	R0, [PC, #24]
0x05CE	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 20 :: 		WWDG_SR = 0x00;              //Clear interrupt flag
0x05D0	0x2100    MOVS	R1, #0
0x05D2	0x4806    LDR	R0, [PC, #24]
0x05D4	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 21 :: 		GPIOC_ODRbits.ODR9 ^= 1;     //Toggle WWDG LED
0x05D6	0x4906    LDR	R1, [PC, #24]
0x05D8	0x6808    LDR	R0, [R1, #0]
0x05DA	0xF0800101  EOR	R1, R0, #1
0x05DE	0x4804    LDR	R0, [PC, #16]
0x05E0	0x6001    STR	R1, [R0, #0]
;WWDG_Demo.c, 22 :: 		}
L_WWDG_ISR0:
;WWDG_Demo.c, 23 :: 		}
L_end_WWDG_ISR:
0x05E2	0x4770    BX	LR
0x05E4	0x2C044000  	WWDG_CFR+0
0x05E8	0x2C004000  	WWDG_CR+0
0x05EC	0x2C084000  	WWDG_SR+0
0x05F0	0x01A44222  	GPIOC_ODRbits+0
; end of _WWDG_ISR
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [500]    _GPIO_Config
0x0324     [120]    _NVIC_IntEnable
0x039C      [14]    _EnableInterrupts
0x03AC     [140]    _GPIO_Clk_Enable
0x0438      [72]    _setup_WWDG
0x0480     [108]    _setup_GPIO
0x04EC      [58]    ___FillZeros
0x0528      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0578      [20]    ___CC2DW
0x058C      [22]    _setup
0x05A4       [8]    ___GenExcept
0x05AC      [72]    _WWDG_ISR
0x05F4      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0608     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x06F8      [80]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    ___System_CLOCK_IN_KHZ
