{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651933341847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651933341849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  7 16:22:21 2022 " "Processing started: Sat May  7 16:22:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651933341849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933341849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logika -c logika " "Command: quartus_map --read_settings_files=on --write_settings_files=off logika -c logika" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933341850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651933342925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651933342931 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "vio.qsys " "Elaborating Platform Designer system entity \"vio.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933360246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:43 Progress: Loading logika-cpu_restored/vio.qsys " "2022.05.07.16:22:43 Progress: Loading logika-cpu_restored/vio.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933363454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:43 Progress: Reading input file " "2022.05.07.16:22:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933363960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:44 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.0\] " "2022.05.07.16:22:44 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 17.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364025 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 17.0) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 17.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:44 Progress: Parameterizing module in_system_sources_probes_0 " "2022.05.07.16:22:44 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:44 Progress: Building connections " "2022.05.07.16:22:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:44 Progress: Parameterizing connections " "2022.05.07.16:22:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:44 Progress: Validating " "2022.05.07.16:22:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933364594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.07.16:22:45 Progress: Done reading input file " "2022.05.07.16:22:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933365072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vio: Generating vio \"vio\" for QUARTUS_SYNTH " "Vio: Generating vio \"vio\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933367531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"vio\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"vio\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933367748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vio: Done \"vio\" with 2 modules, 2 files " "Vio: Done \"vio\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933367749 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "vio.qsys " "Finished elaborating Platform Designer system entity \"vio.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933368547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-Behavioral " "Found design unit 1: mux4-Behavioral" {  } { { "mux4.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/mux4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369534 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/mux4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IOmodul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IOmodul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOmodul-Opis " "Found design unit 1: IOmodul-Opis" {  } { { "IOmodul.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369536 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOmodul " "Found entity 1: IOmodul" {  } { { "IOmodul.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logika.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logika.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 logika " "Found entity 1: logika" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program-Behavioral " "Found design unit 1: program-Behavioral" {  } { { "program.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/program.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369564 ""} { "Info" "ISGN_ENTITY_NAME" "1 program " "Found entity 1: program" {  } { { "program.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/program.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procpak.vhd 1 0 " "Found 1 design units, including 0 entities, in source file procpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procpak " "Found design unit 1: procpak" {  } { { "procpak.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/procpak.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proc-Opis " "Found design unit 1: proc-Opis" {  } { { "proc.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/proc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369567 ""} { "Info" "ISGN_ENTITY_NAME" "1 proc " "Found entity 1: proc" {  } { { "proc.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/proc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-opis " "Found design unit 1: CPU-opis" {  } { { "cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369568 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg12-RTL " "Found design unit 1: reg12-RTL" {  } { { "reg12.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/reg12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369569 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg12 " "Found entity 1: reg12" {  } { { "reg12.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/reg12.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcBlock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ProcBlock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcBlock " "Found entity 1: ProcBlock" {  } { { "ProcBlock.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/ProcBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vio/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vio/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/vio/submodules/altsource_probe_top.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vio/vio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vio/vio.v" { { "Info" "ISGN_ENTITY_NAME" "1 vio " "Found entity 1: vio" {  } { { "db/ip/vio/vio.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933369574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933369574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Logika " "Elaborating entity \"Logika\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651933369757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOmodul IOmodul:inst " "Elaborating entity \"IOmodul\" for hierarchy \"IOmodul:inst\"" {  } { { "logika.bdf" "inst" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 16 312 504 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933369809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vio IOmodul:inst\|vio:u0 " "Elaborating entity \"vio\" for hierarchy \"IOmodul:inst\|vio:u0\"" {  } { { "IOmodul.vhd" "u0" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/IOmodul.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/vio/vio.v" "in_system_sources_probes_0" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/vio.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/vio/submodules/altsource_probe_top.v" "issp_impl" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/vio/submodules/altsource_probe_top.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370052 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id key " "Parameter \"instance_id\" = \"key\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933370052 ""}  } { { "db/ip/vio/submodules/altsource_probe_top.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/vio/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651933370052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IOmodul:inst\|vio:u0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcBlock ProcBlock:inst6 " "Elaborating entity \"ProcBlock\" for hierarchy \"ProcBlock:inst6\"" {  } { { "logika.bdf" "inst6" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 96 608 744 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU ProcBlock:inst6\|CPU:inst1 " "Elaborating entity \"CPU\" for hierarchy \"ProcBlock:inst6\|CPU:inst1\"" {  } { { "ProcBlock.bdf" "inst1" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/ProcBlock.bdf" { { 120 232 440 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program ProcBlock:inst6\|program:inst2 " "Elaborating entity \"program\" for hierarchy \"ProcBlock:inst6\|program:inst2\"" {  } { { "ProcBlock.bdf" "inst2" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/ProcBlock.bdf" { { 104 504 680 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933370735 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651933371258 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.07.16:22:55 Progress: Loading sldca01980b/alt_sld_fab_wrapper_hw.tcl " "2022.05.07.16:22:55 Progress: Loading sldca01980b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933375735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933378724 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933378895 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380391 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380745 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933380752 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651933381471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldca01980b/alt_sld_fab.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933381873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933381873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933382032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933382044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933382210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382343 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933382343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/ip/sldca01980b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933382456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933382456 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ProcBlock:inst6\|program:inst2\|m_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ProcBlock:inst6\|program:inst2\|m_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/logika.ram0_program_f443c56.hdl.mif " "Parameter INIT_FILE set to db/logika.ram0_program_f443c56.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651933384986 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651933384986 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651933384986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcBlock:inst6\|program:inst2\|altsyncram:m_rtl_0 " "Elaborated megafunction instantiation \"ProcBlock:inst6\|program:inst2\|altsyncram:m_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933386090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcBlock:inst6\|program:inst2\|altsyncram:m_rtl_0 " "Instantiated megafunction \"ProcBlock:inst6\|program:inst2\|altsyncram:m_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/logika.ram0_program_f443c56.hdl.mif " "Parameter \"INIT_FILE\" = \"db/logika.ram0_program_f443c56.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651933386090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651933386090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crc1 " "Found entity 1: altsyncram_crc1" {  } { { "db/altsyncram_crc1.tdf" "" { Text "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/db/altsyncram_crc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651933386269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933386269 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651933389353 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[9\] " "Inserted always-enabled tri-state buffer between \"iobus\[9\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[8\] " "Inserted always-enabled tri-state buffer between \"iobus\[8\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[7\] " "Inserted always-enabled tri-state buffer between \"iobus\[7\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[6\] " "Inserted always-enabled tri-state buffer between \"iobus\[6\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[5\] " "Inserted always-enabled tri-state buffer between \"iobus\[5\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "iobus\[4\] " "Inserted always-enabled tri-state buffer between \"iobus\[4\]\" and its non-tri-state driver." {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1651933389466 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1651933389466 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "iobus\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"iobus\[7\]\" is moved to its source" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651933389471 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "iobus\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"iobus\[6\]\" is moved to its source" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651933389471 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "iobus\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"iobus\[5\]\" is moved to its source" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651933389471 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "iobus\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"iobus\[4\]\" is moved to its source" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1651933389471 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1651933389471 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""} { "Warning" "WMLS_MLS_NODE_NAME" "iobus~synth " "Node \"iobus~synth\"" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 536 712 88 "iobus\[9..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651933389574 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651933389574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 48 976 1152 64 "led6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651933389574 "|logika|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 72 976 1152 88 "led5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651933389574 "|logika|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4 GND " "Pin \"led4\" is stuck at GND" {  } { { "logika.bdf" "" { Schematic "/mnt/5064E3264BEB0448/github/rubikscube/neorv32/bruh/tmp3/logika-cpu_restored/logika.bdf" { { 96 976 1152 112 "led4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651933389574 "|logika|led4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651933389574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933389759 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/mnt/a4b5d085-eea2-4a2e-847d-8e6738b9fd2c/fpga/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651933391591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651933391591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933391721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651933393737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651933393737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "584 " "Implemented 584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651933395005 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651933395005 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651933395005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "547 " "Implemented 547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651933395005 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651933395005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651933395005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651933395018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May  7 16:23:15 2022 " "Processing ended: Sat May  7 16:23:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651933395018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651933395018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651933395018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651933395018 ""}
