// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        p_lcssa51935233,
        p_lcssa51925231,
        p_lcssa51915229,
        p_lcssa51905227,
        p_lcssa51895225,
        p_lcssa51885223,
        p_lcssa51875221,
        p_lcssa51865219,
        p_lcssa51855217,
        p_lcssa51845215,
        p_lcssa50995124,
        p_lcssa50975122,
        p_lcssa50955120,
        p_lcssa50935118,
        p_lcssa50915116,
        p_lcssa50895114,
        p_lcssa50875112,
        p_lcssa50855110,
        p_lcssa50835108,
        p_lcssa5106,
        add_ln315_1,
        out_y,
        cmp689,
        cmp230_1,
        cmp230,
        linebuf_yuv_3_address0,
        linebuf_yuv_3_ce0,
        linebuf_yuv_3_we0,
        linebuf_yuv_3_d0,
        linebuf_yuv_3_address1,
        linebuf_yuv_3_ce1,
        linebuf_yuv_3_q1,
        linebuf_yuv_2_address0,
        linebuf_yuv_2_ce0,
        linebuf_yuv_2_we0,
        linebuf_yuv_2_d0,
        linebuf_yuv_2_address1,
        linebuf_yuv_2_ce1,
        linebuf_yuv_2_q1,
        linebuf_yuv_1_address0,
        linebuf_yuv_1_ce0,
        linebuf_yuv_1_we0,
        linebuf_yuv_1_d0,
        linebuf_yuv_1_address1,
        linebuf_yuv_1_ce1,
        linebuf_yuv_1_q1,
        linebuf_yuv_address0,
        linebuf_yuv_ce0,
        linebuf_yuv_we0,
        linebuf_yuv_d0,
        linebuf_yuv_address1,
        linebuf_yuv_ce1,
        linebuf_yuv_q1,
        zext_ln283,
        cmp170,
        cmp84,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [2:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [47:0] imgG_din;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [7:0] p_lcssa51935233;
input  [7:0] p_lcssa51925231;
input  [7:0] p_lcssa51915229;
input  [7:0] p_lcssa51905227;
input  [7:0] p_lcssa51895225;
input  [7:0] p_lcssa51885223;
input  [7:0] p_lcssa51875221;
input  [7:0] p_lcssa51865219;
input  [7:0] p_lcssa51855217;
input  [7:0] p_lcssa51845215;
input  [7:0] p_lcssa50995124;
input  [7:0] p_lcssa50975122;
input  [7:0] p_lcssa50955120;
input  [7:0] p_lcssa50935118;
input  [7:0] p_lcssa50915116;
input  [7:0] p_lcssa50895114;
input  [7:0] p_lcssa50875112;
input  [7:0] p_lcssa50855110;
input  [7:0] p_lcssa50835108;
input  [7:0] p_lcssa5106;
input  [15:0] add_ln315_1;
input  [16:0] out_y;
input  [0:0] cmp689;
input  [0:0] cmp230_1;
input  [0:0] cmp230;
output  [10:0] linebuf_yuv_3_address0;
output   linebuf_yuv_3_ce0;
output   linebuf_yuv_3_we0;
output  [15:0] linebuf_yuv_3_d0;
output  [10:0] linebuf_yuv_3_address1;
output   linebuf_yuv_3_ce1;
input  [15:0] linebuf_yuv_3_q1;
output  [10:0] linebuf_yuv_2_address0;
output   linebuf_yuv_2_ce0;
output   linebuf_yuv_2_we0;
output  [15:0] linebuf_yuv_2_d0;
output  [10:0] linebuf_yuv_2_address1;
output   linebuf_yuv_2_ce1;
input  [15:0] linebuf_yuv_2_q1;
output  [10:0] linebuf_yuv_1_address0;
output   linebuf_yuv_1_ce0;
output   linebuf_yuv_1_we0;
output  [15:0] linebuf_yuv_1_d0;
output  [10:0] linebuf_yuv_1_address1;
output   linebuf_yuv_1_ce1;
input  [15:0] linebuf_yuv_1_q1;
output  [10:0] linebuf_yuv_address0;
output   linebuf_yuv_ce0;
output   linebuf_yuv_we0;
output  [15:0] linebuf_yuv_d0;
output  [10:0] linebuf_yuv_address1;
output   linebuf_yuv_ce1;
input  [15:0] linebuf_yuv_q1;
input  [15:0] zext_ln283;
input  [0:0] cmp170;
input  [0:0] cmp84;
output  [7:0] p_out;
output   p_out_ap_vld;
output  [7:0] p_out1;
output   p_out1_ap_vld;
output  [7:0] p_out2;
output   p_out2_ap_vld;
output  [7:0] p_out3;
output   p_out3_ap_vld;
output  [7:0] p_out4;
output   p_out4_ap_vld;
output  [7:0] p_out5;
output   p_out5_ap_vld;
output  [7:0] p_out6;
output   p_out6_ap_vld;
output  [7:0] p_out7;
output   p_out7_ap_vld;
output  [7:0] p_out8;
output   p_out8_ap_vld;
output  [7:0] p_out9;
output   p_out9_ap_vld;
output  [7:0] p_out10;
output   p_out10_ap_vld;
output  [7:0] p_out11;
output   p_out11_ap_vld;
output  [7:0] p_out12;
output   p_out12_ap_vld;
output  [7:0] p_out13;
output   p_out13_ap_vld;
output  [7:0] p_out14;
output   p_out14_ap_vld;
output  [7:0] p_out15;
output   p_out15_ap_vld;
output  [7:0] p_out16;
output   p_out16_ap_vld;
output  [7:0] p_out17;
output   p_out17_ap_vld;
output  [7:0] p_out18;
output   p_out18_ap_vld;
output  [7:0] p_out19;
output   p_out19_ap_vld;

reg ap_idle;
reg imgBayer_read;
reg imgG_write;
reg linebuf_yuv_3_ce0;
reg linebuf_yuv_3_we0;
reg linebuf_yuv_3_ce1;
reg linebuf_yuv_2_ce0;
reg linebuf_yuv_2_we0;
reg linebuf_yuv_2_ce1;
reg linebuf_yuv_1_ce0;
reg linebuf_yuv_1_we0;
reg linebuf_yuv_1_ce1;
reg linebuf_yuv_ce0;
reg linebuf_yuv_we0;
reg linebuf_yuv_ce1;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln318_reg_5398;
reg   [0:0] icmp_ln328_reg_5402;
wire   [0:0] cmp84_read_reg_5353;
reg    ap_predicate_op151_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_62_reg_5454;
reg   [0:0] tmp_62_reg_5454_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln318_fu_1337_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [9:0] DIV1_TABLE_address0;
reg    DIV1_TABLE_ce0;
wire   [9:0] DIV1_TABLE_q0;
wire   [9:0] DIV1_TABLE_address1;
reg    DIV1_TABLE_ce1;
wire   [9:0] DIV1_TABLE_q1;
wire   [9:0] DIV1_TABLE_address2;
reg    DIV1_TABLE_ce2;
wire   [9:0] DIV1_TABLE_q2;
wire   [9:0] DIV1_TABLE_address3;
reg    DIV1_TABLE_ce3;
wire   [9:0] DIV1_TABLE_q3;
wire   [9:0] DIV1_TABLE_address4;
reg    DIV1_TABLE_ce4;
wire   [9:0] DIV1_TABLE_q4;
wire   [9:0] DIV1_TABLE_address5;
reg    DIV1_TABLE_ce5;
wire   [9:0] DIV1_TABLE_q5;
wire   [9:0] DIV1_TABLE_address6;
reg    DIV1_TABLE_ce6;
wire   [9:0] DIV1_TABLE_q6;
wire   [9:0] DIV1_TABLE_address7;
reg    DIV1_TABLE_ce7;
wire   [9:0] DIV1_TABLE_q7;
wire   [11:0] DIV2_TABLE_address0;
reg    DIV2_TABLE_ce0;
wire  signed [17:0] DIV2_TABLE_q0;
wire   [11:0] DIV2_TABLE_address1;
reg    DIV2_TABLE_ce1;
wire  signed [17:0] DIV2_TABLE_q1;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgBayer_blk_n;
reg   [7:0] empty_161_reg_714;
reg   [7:0] empty_162_reg_725;
reg   [7:0] empty_163_reg_735;
reg   [7:0] empty_164_reg_745;
reg   [7:0] empty_165_reg_755;
reg   [7:0] empty_167_reg_765;
reg   [7:0] empty_169_reg_775;
reg   [7:0] empty_171_reg_785;
reg   [7:0] empty_173_reg_795;
reg   [7:0] g_4_reg_805;
reg   [7:0] g_4_reg_805_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] g_4_reg_805_pp0_iter4_reg;
reg   [7:0] g_4_reg_805_pp0_iter5_reg;
reg   [7:0] g_4_reg_805_pp0_iter6_reg;
reg   [7:0] g_4_reg_805_pp0_iter7_reg;
reg   [7:0] g_4_reg_805_pp0_iter8_reg;
reg   [7:0] g_2_reg_815;
reg   [7:0] g_2_reg_815_pp0_iter3_reg;
reg   [7:0] g_2_reg_815_pp0_iter4_reg;
reg   [7:0] g_2_reg_815_pp0_iter5_reg;
reg   [7:0] g_2_reg_815_pp0_iter6_reg;
reg   [7:0] g_2_reg_815_pp0_iter7_reg;
reg   [7:0] g_2_reg_815_pp0_iter8_reg;
reg   [7:0] empty_177_reg_825;
reg   [7:0] empty_179_reg_835;
reg   [7:0] empty_181_reg_845;
reg   [7:0] empty_183_reg_855;
wire   [0:0] cmp230_read_reg_5367;
wire   [0:0] cmp230_1_read_reg_5371;
reg   [15:0] add_ln315_1_read_reg_5388;
wire   [16:0] zext_ln283_cast_fu_1217_p1;
reg   [16:0] zext_ln283_cast_reg_5393;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter2_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter3_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter4_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter5_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter6_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter7_reg;
reg   [0:0] icmp_ln318_reg_5398_pp0_iter8_reg;
wire   [0:0] icmp_ln328_fu_1362_p2;
reg   [10:0] linebuf_yuv_addr_reg_5406;
reg   [10:0] linebuf_yuv_1_addr_reg_5412;
reg   [10:0] linebuf_yuv_2_addr_reg_5418;
reg   [10:0] linebuf_yuv_3_addr_reg_5424;
wire   [0:0] cmp147_fu_1367_p2;
reg   [0:0] cmp147_reg_5430;
reg   [0:0] tmp_62_reg_5454_pp0_iter2_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter3_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter4_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter5_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter6_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter7_reg;
reg   [0:0] tmp_62_reg_5454_pp0_iter8_reg;
reg   [7:0] p_load108_reg_5458;
reg   [7:0] p_load108_reg_5458_pp0_iter3_reg;
reg   [7:0] p_load108_reg_5458_pp0_iter4_reg;
reg   [7:0] p_load108_reg_5458_pp0_iter5_reg;
reg   [7:0] p_load108_reg_5458_pp0_iter6_reg;
reg   [7:0] p_load108_reg_5458_pp0_iter7_reg;
reg   [7:0] p_load108_reg_5458_pp0_iter8_reg;
reg   [7:0] p_load106_reg_5463;
reg   [7:0] p_load106_reg_5463_pp0_iter3_reg;
reg   [7:0] p_load106_reg_5463_pp0_iter4_reg;
reg   [7:0] p_load106_reg_5463_pp0_iter5_reg;
reg   [7:0] p_load106_reg_5463_pp0_iter6_reg;
reg   [7:0] p_load106_reg_5463_pp0_iter7_reg;
reg   [7:0] p_load106_reg_5463_pp0_iter8_reg;
reg   [7:0] p_load104_reg_5468;
reg   [7:0] p_load104_reg_5468_pp0_iter3_reg;
reg   [7:0] p_load104_reg_5468_pp0_iter4_reg;
reg   [7:0] p_load104_reg_5468_pp0_iter5_reg;
reg   [7:0] p_load104_reg_5468_pp0_iter6_reg;
reg   [7:0] p_load104_reg_5468_pp0_iter7_reg;
reg   [7:0] p_load104_reg_5468_pp0_iter8_reg;
reg   [7:0] p_load102_reg_5473;
reg   [7:0] p_load102_reg_5473_pp0_iter3_reg;
reg   [7:0] p_load102_reg_5473_pp0_iter4_reg;
reg   [7:0] p_load102_reg_5473_pp0_iter5_reg;
reg   [7:0] p_load102_reg_5473_pp0_iter6_reg;
reg   [7:0] p_load102_reg_5473_pp0_iter7_reg;
reg   [7:0] p_load102_reg_5473_pp0_iter8_reg;
reg   [7:0] p_load100_reg_5478;
reg   [7:0] p_load100_reg_5478_pp0_iter3_reg;
reg   [7:0] p_load100_reg_5478_pp0_iter4_reg;
reg   [7:0] p_load100_reg_5478_pp0_iter5_reg;
reg   [7:0] p_load100_reg_5478_pp0_iter6_reg;
reg   [7:0] p_load100_reg_5478_pp0_iter7_reg;
reg   [7:0] p_load100_reg_5478_pp0_iter8_reg;
reg   [7:0] p_load99_reg_5483;
reg   [7:0] p_load99_reg_5483_pp0_iter3_reg;
reg   [7:0] p_load99_reg_5483_pp0_iter4_reg;
reg   [7:0] p_load99_reg_5483_pp0_iter5_reg;
reg   [7:0] p_load99_reg_5483_pp0_iter6_reg;
reg   [7:0] p_load99_reg_5483_pp0_iter7_reg;
reg   [7:0] p_load99_reg_5483_pp0_iter8_reg;
reg   [7:0] p_load98_reg_5489;
reg   [7:0] p_load98_reg_5489_pp0_iter3_reg;
reg   [7:0] p_load98_reg_5489_pp0_iter4_reg;
reg   [7:0] p_load98_reg_5489_pp0_iter5_reg;
reg   [7:0] p_load98_reg_5489_pp0_iter6_reg;
reg   [7:0] p_load98_reg_5489_pp0_iter7_reg;
reg   [7:0] p_load98_reg_5489_pp0_iter8_reg;
reg   [7:0] p_load97_reg_5495;
reg   [7:0] p_load97_reg_5495_pp0_iter3_reg;
reg   [7:0] p_load97_reg_5495_pp0_iter4_reg;
reg   [7:0] p_load97_reg_5495_pp0_iter5_reg;
reg   [7:0] p_load97_reg_5495_pp0_iter6_reg;
reg   [7:0] p_load97_reg_5495_pp0_iter7_reg;
reg   [7:0] p_load97_reg_5495_pp0_iter8_reg;
reg   [7:0] p_load96_reg_5501;
reg   [7:0] p_load96_reg_5501_pp0_iter3_reg;
reg   [7:0] p_load96_reg_5501_pp0_iter4_reg;
reg   [7:0] p_load96_reg_5501_pp0_iter5_reg;
reg   [7:0] p_load96_reg_5501_pp0_iter6_reg;
reg   [7:0] p_load96_reg_5501_pp0_iter7_reg;
reg   [7:0] p_load96_reg_5501_pp0_iter8_reg;
reg   [7:0] p_load95_reg_5507;
reg   [7:0] p_load95_reg_5507_pp0_iter3_reg;
reg   [7:0] p_load95_reg_5507_pp0_iter4_reg;
reg   [7:0] p_load95_reg_5507_pp0_iter5_reg;
reg   [7:0] p_load95_reg_5507_pp0_iter6_reg;
reg   [7:0] p_load95_reg_5507_pp0_iter7_reg;
reg   [7:0] p_load95_reg_5507_pp0_iter8_reg;
reg   [7:0] p_load94_reg_5513;
reg   [7:0] p_load94_reg_5513_pp0_iter3_reg;
reg   [7:0] p_load94_reg_5513_pp0_iter4_reg;
reg   [7:0] p_load94_reg_5513_pp0_iter5_reg;
reg   [7:0] p_load94_reg_5513_pp0_iter6_reg;
reg   [7:0] p_load94_reg_5513_pp0_iter7_reg;
reg   [7:0] p_load94_reg_5513_pp0_iter8_reg;
reg   [7:0] p_load93_reg_5519;
reg   [7:0] p_load93_reg_5519_pp0_iter3_reg;
reg   [7:0] p_load93_reg_5519_pp0_iter4_reg;
reg   [7:0] p_load93_reg_5519_pp0_iter5_reg;
reg   [7:0] p_load93_reg_5519_pp0_iter6_reg;
reg   [7:0] p_load93_reg_5519_pp0_iter7_reg;
reg   [7:0] p_load93_reg_5519_pp0_iter8_reg;
reg   [7:0] p_load92_reg_5525;
reg   [7:0] p_load92_reg_5525_pp0_iter3_reg;
reg   [7:0] p_load92_reg_5525_pp0_iter4_reg;
reg   [7:0] p_load92_reg_5525_pp0_iter5_reg;
reg   [7:0] p_load92_reg_5525_pp0_iter6_reg;
reg   [7:0] p_load92_reg_5525_pp0_iter7_reg;
reg   [7:0] p_load92_reg_5525_pp0_iter8_reg;
reg   [7:0] p_load91_reg_5531;
reg   [7:0] p_load91_reg_5531_pp0_iter3_reg;
reg   [7:0] p_load91_reg_5531_pp0_iter4_reg;
reg   [7:0] p_load91_reg_5531_pp0_iter5_reg;
reg   [7:0] p_load91_reg_5531_pp0_iter6_reg;
reg   [7:0] p_load91_reg_5531_pp0_iter7_reg;
reg   [7:0] p_load91_reg_5531_pp0_iter8_reg;
reg   [7:0] p_load90_reg_5537;
reg   [7:0] p_load90_reg_5537_pp0_iter3_reg;
reg   [7:0] p_load90_reg_5537_pp0_iter4_reg;
reg   [7:0] p_load90_reg_5537_pp0_iter5_reg;
reg   [7:0] p_load90_reg_5537_pp0_iter6_reg;
reg   [7:0] p_load90_reg_5537_pp0_iter7_reg;
reg   [7:0] p_load90_reg_5537_pp0_iter8_reg;
reg   [7:0] p_load89_reg_5543;
reg   [7:0] p_load89_reg_5543_pp0_iter3_reg;
reg   [7:0] p_load89_reg_5543_pp0_iter4_reg;
reg   [7:0] p_load89_reg_5543_pp0_iter5_reg;
reg   [7:0] p_load89_reg_5543_pp0_iter6_reg;
reg   [7:0] p_load89_reg_5543_pp0_iter7_reg;
reg   [7:0] p_load89_reg_5543_pp0_iter8_reg;
reg   [7:0] p_load88_reg_5548;
reg   [7:0] p_load88_reg_5548_pp0_iter3_reg;
reg   [7:0] p_load88_reg_5548_pp0_iter4_reg;
reg   [7:0] p_load88_reg_5548_pp0_iter5_reg;
reg   [7:0] p_load88_reg_5548_pp0_iter6_reg;
reg   [7:0] p_load88_reg_5548_pp0_iter7_reg;
reg   [7:0] p_load88_reg_5548_pp0_iter8_reg;
reg   [7:0] p_load87_reg_5553;
reg   [7:0] p_load87_reg_5553_pp0_iter3_reg;
reg   [7:0] p_load87_reg_5553_pp0_iter4_reg;
reg   [7:0] p_load87_reg_5553_pp0_iter5_reg;
reg   [7:0] p_load87_reg_5553_pp0_iter6_reg;
reg   [7:0] p_load87_reg_5553_pp0_iter7_reg;
reg   [7:0] p_load87_reg_5553_pp0_iter8_reg;
reg   [7:0] p_load86_reg_5558;
reg   [7:0] p_load86_reg_5558_pp0_iter3_reg;
reg   [7:0] p_load86_reg_5558_pp0_iter4_reg;
reg   [7:0] p_load86_reg_5558_pp0_iter5_reg;
reg   [7:0] p_load86_reg_5558_pp0_iter6_reg;
reg   [7:0] p_load86_reg_5558_pp0_iter7_reg;
reg   [7:0] p_load86_reg_5558_pp0_iter8_reg;
reg   [7:0] p_load_reg_5563;
reg   [7:0] p_load_reg_5563_pp0_iter3_reg;
reg   [7:0] p_load_reg_5563_pp0_iter4_reg;
reg   [7:0] p_load_reg_5563_pp0_iter5_reg;
reg   [7:0] p_load_reg_5563_pp0_iter6_reg;
reg   [7:0] p_load_reg_5563_pp0_iter7_reg;
reg   [7:0] p_load_reg_5563_pp0_iter8_reg;
wire   [7:0] select_ln387_fu_1555_p3;
wire   [7:0] select_ln387_2_fu_1570_p3;
wire   [7:0] select_ln387_4_fu_1585_p3;
wire   [7:0] select_ln387_6_fu_1600_p3;
wire   [7:0] select_ln387_8_fu_1615_p3;
wire   [7:0] select_ln387_10_fu_1630_p3;
wire   [7:0] select_ln387_12_fu_1645_p3;
wire   [7:0] select_ln387_14_fu_1660_p3;
wire   [7:0] select_ln387_16_fu_1675_p3;
wire   [7:0] select_ln387_18_fu_1690_p3;
wire  signed [10:0] sext_ln465_fu_2234_p1;
reg  signed [10:0] sext_ln465_reg_5618;
wire  signed [10:0] sext_ln465_1_fu_2238_p1;
reg  signed [10:0] sext_ln465_1_reg_5624;
wire  signed [10:0] sext_ln465_2_fu_2242_p1;
reg  signed [10:0] sext_ln465_2_reg_5629;
wire  signed [10:0] sext_ln465_3_fu_2246_p1;
reg  signed [10:0] sext_ln465_3_reg_5634;
wire  signed [11:0] ave_fu_2270_p2;
reg  signed [11:0] ave_reg_5640;
reg  signed [11:0] ave_reg_5640_pp0_iter4_reg;
reg  signed [11:0] ave_reg_5640_pp0_iter5_reg;
wire  signed [10:0] sext_ln466_fu_2276_p1;
reg  signed [10:0] sext_ln466_reg_5645;
wire  signed [10:0] sext_ln466_1_fu_2280_p1;
reg  signed [10:0] sext_ln466_1_reg_5650;
wire  signed [10:0] sext_ln466_2_fu_2284_p1;
reg  signed [10:0] sext_ln466_2_reg_5656;
wire  signed [10:0] sext_ln466_4_fu_2298_p1;
reg  signed [10:0] sext_ln466_4_reg_5662;
wire  signed [11:0] ave_1_fu_2312_p2;
reg  signed [11:0] ave_1_reg_5667;
reg  signed [11:0] ave_1_reg_5667_pp0_iter4_reg;
reg  signed [11:0] ave_1_reg_5667_pp0_iter5_reg;
reg  signed [11:0] ave_1_reg_5667_pp0_iter6_reg;
reg  signed [11:0] ave_1_reg_5667_pp0_iter7_reg;
wire  signed [10:0] sext_ln467_fu_2318_p1;
reg  signed [10:0] sext_ln467_reg_5672;
wire  signed [10:0] sext_ln467_1_fu_2322_p1;
reg  signed [10:0] sext_ln467_1_reg_5677;
wire  signed [11:0] ave_2_fu_2336_p2;
reg  signed [11:0] ave_2_reg_5682;
reg  signed [11:0] ave_2_reg_5682_pp0_iter4_reg;
reg  signed [11:0] ave_2_reg_5682_pp0_iter5_reg;
reg  signed [11:0] ave_2_reg_5682_pp0_iter6_reg;
reg  signed [11:0] ave_2_reg_5682_pp0_iter7_reg;
wire  signed [10:0] sext_ln468_fu_2342_p1;
reg  signed [10:0] sext_ln468_reg_5687;
wire  signed [11:0] ave_3_fu_2370_p2;
reg  signed [11:0] ave_3_reg_5692;
reg  signed [11:0] ave_3_reg_5692_pp0_iter4_reg;
reg  signed [11:0] ave_3_reg_5692_pp0_iter5_reg;
wire   [10:0] mean_fu_2424_p3;
reg   [10:0] mean_reg_5697;
wire   [10:0] mean_1_fu_2480_p3;
reg   [10:0] mean_1_reg_5705;
wire   [10:0] mean_2_fu_2536_p3;
reg   [10:0] mean_2_reg_5713;
wire   [10:0] mean_3_fu_2592_p3;
reg   [10:0] mean_3_reg_5721;
wire   [10:0] sub_ln479_3_fu_2600_p2;
reg   [10:0] sub_ln479_3_reg_5728;
reg   [9:0] SD_reg_5733;
reg   [9:0] SD_1_reg_5738;
wire  signed [10:0] sext_ln465_6_fu_3093_p1;
reg  signed [10:0] sext_ln465_6_reg_5743;
wire  signed [10:0] sext_ln465_7_fu_3097_p1;
reg  signed [10:0] sext_ln465_7_reg_5749;
wire  signed [10:0] sext_ln465_8_fu_3101_p1;
reg  signed [10:0] sext_ln465_8_reg_5754;
wire  signed [10:0] sext_ln465_9_fu_3105_p1;
reg  signed [10:0] sext_ln465_9_reg_5759;
wire  signed [11:0] ave_4_fu_3129_p2;
reg  signed [11:0] ave_4_reg_5765;
reg  signed [11:0] ave_4_reg_5765_pp0_iter4_reg;
reg  signed [11:0] ave_4_reg_5765_pp0_iter5_reg;
wire  signed [10:0] sext_ln466_6_fu_3135_p1;
reg  signed [10:0] sext_ln466_6_reg_5770;
wire  signed [10:0] sext_ln466_7_fu_3139_p1;
reg  signed [10:0] sext_ln466_7_reg_5775;
wire  signed [10:0] sext_ln466_8_fu_3143_p1;
reg  signed [10:0] sext_ln466_8_reg_5781;
wire  signed [10:0] sext_ln466_10_fu_3157_p1;
reg  signed [10:0] sext_ln466_10_reg_5787;
wire  signed [11:0] ave_5_fu_3171_p2;
reg  signed [11:0] ave_5_reg_5792;
reg  signed [11:0] ave_5_reg_5792_pp0_iter4_reg;
reg  signed [11:0] ave_5_reg_5792_pp0_iter5_reg;
reg  signed [11:0] ave_5_reg_5792_pp0_iter6_reg;
reg  signed [11:0] ave_5_reg_5792_pp0_iter7_reg;
wire  signed [10:0] sext_ln467_3_fu_3177_p1;
reg  signed [10:0] sext_ln467_3_reg_5797;
wire  signed [11:0] ave_6_fu_3195_p2;
reg  signed [11:0] ave_6_reg_5802;
reg  signed [11:0] ave_6_reg_5802_pp0_iter4_reg;
reg  signed [11:0] ave_6_reg_5802_pp0_iter5_reg;
reg  signed [11:0] ave_6_reg_5802_pp0_iter6_reg;
reg  signed [11:0] ave_6_reg_5802_pp0_iter7_reg;
wire  signed [10:0] sext_ln468_3_fu_3201_p1;
reg  signed [10:0] sext_ln468_3_reg_5807;
wire  signed [10:0] sext_ln468_4_fu_3205_p1;
reg  signed [10:0] sext_ln468_4_reg_5812;
wire  signed [11:0] ave_7_fu_3229_p2;
reg  signed [11:0] ave_7_reg_5817;
reg  signed [11:0] ave_7_reg_5817_pp0_iter4_reg;
reg  signed [11:0] ave_7_reg_5817_pp0_iter5_reg;
wire   [10:0] mean_4_fu_3283_p3;
reg   [10:0] mean_4_reg_5822;
wire   [10:0] mean_5_fu_3339_p3;
reg   [10:0] mean_5_reg_5830;
wire   [10:0] mean_6_fu_3395_p3;
reg   [10:0] mean_6_reg_5838;
wire   [10:0] mean_7_fu_3451_p3;
reg   [10:0] mean_7_reg_5845;
wire   [10:0] sub_ln478_6_fu_3459_p2;
reg   [10:0] sub_ln478_6_reg_5853;
reg   [9:0] SD_2_reg_5858;
reg   [9:0] SD_3_reg_5863;
wire   [13:0] zext_ln437_fu_3557_p1;
wire   [13:0] g_fu_3645_p2;
wire   [7:0] select_ln507_fu_3651_p3;
wire   [7:0] select_ln507_1_fu_3658_p3;
wire   [13:0] zext_ln437_1_fu_3665_p1;
wire   [13:0] g_3_fu_3753_p2;
wire   [7:0] select_ln507_2_fu_3759_p3;
wire   [7:0] select_ln507_3_fu_3766_p3;
wire   [8:0] w_25_fu_4511_p4;
reg   [8:0] w_25_reg_5948;
wire   [7:0] w_3_fu_4525_p4;
reg   [7:0] w_3_reg_5953;
wire   [7:0] w_5_fu_4539_p4;
reg   [7:0] w_5_reg_5958;
wire   [8:0] w_7_fu_4553_p4;
reg   [8:0] w_7_reg_5963;
wire   [8:0] w_24_fu_4598_p4;
reg   [8:0] w_24_reg_5973;
wire   [7:0] w_9_fu_4612_p4;
reg   [7:0] w_9_reg_5978;
wire   [7:0] w_s_fu_4626_p4;
reg   [7:0] w_s_reg_5983;
wire   [8:0] w_1_fu_4640_p4;
reg   [8:0] w_1_reg_5988;
reg   [9:0] lshr_ln501_1_reg_6013;
reg   [9:0] lshr_ln501_1_reg_6013_pp0_iter7_reg;
reg   [9:0] lshr_ln501_2_reg_6018;
reg   [9:0] lshr_ln501_2_reg_6018_pp0_iter7_reg;
reg   [9:0] lshr_ln501_5_reg_6043;
reg   [9:0] lshr_ln501_5_reg_6043_pp0_iter7_reg;
reg   [9:0] lshr_ln501_6_reg_6048;
reg   [9:0] lshr_ln501_6_reg_6048_pp0_iter7_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
wire    tmp_26_cast_abs_r_fu_1017_ap_ready;
wire   [10:0] tmp_26_cast_abs_r_fu_1017_p_x;
wire   [9:0] tmp_26_cast_abs_r_fu_1017_ap_return;
wire    tmp_27_cast_abs_r_fu_1022_ap_ready;
wire   [10:0] tmp_27_cast_abs_r_fu_1022_p_x;
wire   [9:0] tmp_27_cast_abs_r_fu_1022_ap_return;
wire    tmp_28_cast_abs_r_fu_1027_ap_ready;
wire   [10:0] tmp_28_cast_abs_r_fu_1027_p_x;
wire   [9:0] tmp_28_cast_abs_r_fu_1027_ap_return;
wire    tmp_29_cast_abs_r_fu_1032_ap_ready;
wire   [10:0] tmp_29_cast_abs_r_fu_1032_p_x;
wire   [9:0] tmp_29_cast_abs_r_fu_1032_ap_return;
wire    tmp_46_cast_abs_r_fu_1037_ap_ready;
wire   [10:0] tmp_46_cast_abs_r_fu_1037_p_x;
wire   [9:0] tmp_46_cast_abs_r_fu_1037_ap_return;
wire    tmp_47_cast_abs_r_fu_1042_ap_ready;
wire   [10:0] tmp_47_cast_abs_r_fu_1042_p_x;
wire   [9:0] tmp_47_cast_abs_r_fu_1042_ap_return;
wire    tmp_48_cast_abs_r_fu_1047_ap_ready;
wire   [10:0] tmp_48_cast_abs_r_fu_1047_p_x;
wire   [9:0] tmp_48_cast_abs_r_fu_1047_ap_return;
wire    tmp_49_cast_abs_r_fu_1052_ap_ready;
wire   [10:0] tmp_49_cast_abs_r_fu_1052_p_x;
wire   [9:0] tmp_49_cast_abs_r_fu_1052_ap_return;
wire    tmp_10_cast_abs_r_fu_1057_ap_ready;
wire   [10:0] tmp_10_cast_abs_r_fu_1057_p_x;
wire   [9:0] tmp_10_cast_abs_r_fu_1057_ap_return;
wire    tmp_11_cast_abs_r_fu_1062_ap_ready;
wire   [10:0] tmp_11_cast_abs_r_fu_1062_p_x;
wire   [9:0] tmp_11_cast_abs_r_fu_1062_ap_return;
wire    tmp_12_cast_abs_r_fu_1067_ap_ready;
wire   [10:0] tmp_12_cast_abs_r_fu_1067_p_x;
wire   [9:0] tmp_12_cast_abs_r_fu_1067_ap_return;
wire    tmp_13_cast_abs_r_fu_1072_ap_ready;
wire   [10:0] tmp_13_cast_abs_r_fu_1072_p_x;
wire   [9:0] tmp_13_cast_abs_r_fu_1072_ap_return;
wire    tmp_14_cast_abs_r_fu_1077_ap_ready;
wire   [10:0] tmp_14_cast_abs_r_fu_1077_p_x;
wire   [9:0] tmp_14_cast_abs_r_fu_1077_ap_return;
wire    tmp_15_cast_abs_r_fu_1082_ap_ready;
wire   [10:0] tmp_15_cast_abs_r_fu_1082_p_x;
wire   [9:0] tmp_15_cast_abs_r_fu_1082_ap_return;
wire    tmp_16_cast_abs_r_fu_1087_ap_ready;
wire   [10:0] tmp_16_cast_abs_r_fu_1087_p_x;
wire   [9:0] tmp_16_cast_abs_r_fu_1087_ap_return;
wire    tmp_17_cast_abs_r_fu_1092_ap_ready;
wire   [10:0] tmp_17_cast_abs_r_fu_1092_p_x;
wire   [9:0] tmp_17_cast_abs_r_fu_1092_ap_return;
wire    tmp_18_cast_abs_r_fu_1097_ap_ready;
wire   [10:0] tmp_18_cast_abs_r_fu_1097_p_x;
wire   [9:0] tmp_18_cast_abs_r_fu_1097_ap_return;
wire    tmp_19_cast_abs_r_fu_1102_ap_ready;
wire   [10:0] tmp_19_cast_abs_r_fu_1102_p_x;
wire   [9:0] tmp_19_cast_abs_r_fu_1102_ap_return;
wire    tmp_20_cast_abs_r_fu_1107_ap_ready;
wire   [10:0] tmp_20_cast_abs_r_fu_1107_p_x;
wire   [9:0] tmp_20_cast_abs_r_fu_1107_ap_return;
wire    tmp_21_cast_abs_r_fu_1112_ap_ready;
wire   [10:0] tmp_21_cast_abs_r_fu_1112_p_x;
wire   [9:0] tmp_21_cast_abs_r_fu_1112_ap_return;
wire    tmp_22_cast_abs_r_fu_1117_ap_ready;
wire   [10:0] tmp_22_cast_abs_r_fu_1117_p_x;
wire   [9:0] tmp_22_cast_abs_r_fu_1117_ap_return;
wire    tmp_23_cast_abs_r_fu_1122_ap_ready;
wire   [10:0] tmp_23_cast_abs_r_fu_1122_p_x;
wire   [9:0] tmp_23_cast_abs_r_fu_1122_ap_return;
wire    tmp_24_cast_abs_r_fu_1127_ap_ready;
wire   [10:0] tmp_24_cast_abs_r_fu_1127_p_x;
wire   [9:0] tmp_24_cast_abs_r_fu_1127_ap_return;
wire    tmp_25_cast_abs_r_fu_1132_ap_ready;
wire   [9:0] tmp_25_cast_abs_r_fu_1132_ap_return;
wire    tmp_30_cast_abs_r_fu_1137_ap_ready;
wire   [10:0] tmp_30_cast_abs_r_fu_1137_p_x;
wire   [9:0] tmp_30_cast_abs_r_fu_1137_ap_return;
wire    tmp_31_cast_abs_r_fu_1142_ap_ready;
wire   [10:0] tmp_31_cast_abs_r_fu_1142_p_x;
wire   [9:0] tmp_31_cast_abs_r_fu_1142_ap_return;
wire    tmp_32_cast_abs_r_fu_1147_ap_ready;
wire   [10:0] tmp_32_cast_abs_r_fu_1147_p_x;
wire   [9:0] tmp_32_cast_abs_r_fu_1147_ap_return;
wire    tmp_33_cast_abs_r_fu_1152_ap_ready;
wire   [10:0] tmp_33_cast_abs_r_fu_1152_p_x;
wire   [9:0] tmp_33_cast_abs_r_fu_1152_ap_return;
wire    tmp_34_cast_abs_r_fu_1157_ap_ready;
wire   [10:0] tmp_34_cast_abs_r_fu_1157_p_x;
wire   [9:0] tmp_34_cast_abs_r_fu_1157_ap_return;
wire    tmp_35_cast_abs_r_fu_1162_ap_ready;
wire   [10:0] tmp_35_cast_abs_r_fu_1162_p_x;
wire   [9:0] tmp_35_cast_abs_r_fu_1162_ap_return;
wire    tmp_36_cast_abs_r_fu_1167_ap_ready;
wire   [10:0] tmp_36_cast_abs_r_fu_1167_p_x;
wire   [9:0] tmp_36_cast_abs_r_fu_1167_ap_return;
wire    tmp_37_cast_abs_r_fu_1172_ap_ready;
wire   [10:0] tmp_37_cast_abs_r_fu_1172_p_x;
wire   [9:0] tmp_37_cast_abs_r_fu_1172_ap_return;
wire    tmp_38_cast_abs_r_fu_1177_ap_ready;
wire   [10:0] tmp_38_cast_abs_r_fu_1177_p_x;
wire   [9:0] tmp_38_cast_abs_r_fu_1177_ap_return;
wire    tmp_39_cast_abs_r_fu_1182_ap_ready;
wire   [10:0] tmp_39_cast_abs_r_fu_1182_p_x;
wire   [9:0] tmp_39_cast_abs_r_fu_1182_ap_return;
wire    tmp_40_cast_abs_r_fu_1187_ap_ready;
wire   [9:0] tmp_40_cast_abs_r_fu_1187_ap_return;
wire    tmp_41_cast_abs_r_fu_1192_ap_ready;
wire   [10:0] tmp_41_cast_abs_r_fu_1192_p_x;
wire   [9:0] tmp_41_cast_abs_r_fu_1192_ap_return;
wire    tmp_42_cast_abs_r_fu_1197_ap_ready;
wire   [10:0] tmp_42_cast_abs_r_fu_1197_p_x;
wire   [9:0] tmp_42_cast_abs_r_fu_1197_ap_return;
wire    tmp_43_cast_abs_r_fu_1202_ap_ready;
wire   [10:0] tmp_43_cast_abs_r_fu_1202_p_x;
wire   [9:0] tmp_43_cast_abs_r_fu_1202_ap_return;
wire    tmp_44_cast_abs_r_fu_1207_ap_ready;
wire   [10:0] tmp_44_cast_abs_r_fu_1207_p_x;
wire   [9:0] tmp_44_cast_abs_r_fu_1207_ap_return;
wire    tmp_45_cast_abs_r_fu_1212_ap_ready;
wire   [10:0] tmp_45_cast_abs_r_fu_1212_p_x;
wire   [9:0] tmp_45_cast_abs_r_fu_1212_ap_return;
reg   [7:0] ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_03864_4_15167_ph_reg_696;
wire   [7:0] tmp_s_fu_1483_p4;
reg   [7:0] ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4;
wire   [7:0] trunc_ln348_fu_1539_p1;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_03864_45165_ph_reg_705;
wire   [7:0] trunc_ln337_fu_1477_p1;
reg   [7:0] ap_phi_mux_empty_161_phi_fu_717_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_161_reg_714;
reg   [7:0] ap_phi_mux_empty_162_phi_fu_728_p4;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_162_reg_725;
reg   [7:0] ap_phi_mux_empty_163_phi_fu_738_p4;
wire   [7:0] trunc_ln337_1_fu_1494_p1;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_163_reg_735;
reg   [7:0] ap_phi_mux_empty_164_phi_fu_748_p4;
wire   [7:0] trunc_ln337_2_fu_1509_p1;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_164_reg_745;
reg   [7:0] ap_phi_mux_empty_165_phi_fu_758_p4;
wire   [7:0] trunc_ln337_3_fu_1524_p1;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_165_reg_755;
reg   [7:0] ap_phi_mux_empty_167_phi_fu_768_p4;
wire   [7:0] select_ln387_17_fu_1682_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_167_reg_765;
reg   [7:0] ap_phi_mux_empty_169_phi_fu_778_p4;
wire   [7:0] select_ln387_19_fu_1697_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_169_reg_775;
reg   [7:0] ap_phi_mux_empty_171_phi_fu_788_p4;
wire   [7:0] select_ln387_9_fu_1622_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_171_reg_785;
reg   [7:0] ap_phi_mux_empty_173_phi_fu_798_p4;
wire   [7:0] select_ln387_11_fu_1637_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_173_reg_795;
reg   [7:0] ap_phi_mux_g_4_phi_fu_808_p4;
wire   [7:0] select_ln387_13_fu_1652_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_g_4_reg_805;
reg   [7:0] ap_phi_mux_g_2_phi_fu_818_p4;
wire   [7:0] select_ln387_15_fu_1667_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_g_2_reg_815;
reg   [7:0] ap_phi_mux_empty_177_phi_fu_828_p4;
wire   [7:0] select_ln387_1_fu_1562_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_177_reg_825;
reg   [7:0] ap_phi_mux_empty_179_phi_fu_838_p4;
wire   [7:0] select_ln387_3_fu_1577_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_179_reg_835;
reg   [7:0] ap_phi_mux_empty_181_phi_fu_848_p4;
wire   [7:0] select_ln387_5_fu_1592_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_181_reg_845;
reg   [7:0] ap_phi_mux_empty_183_phi_fu_858_p4;
wire   [7:0] select_ln387_7_fu_1607_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_empty_183_reg_855;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_166_reg_865;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_166_reg_865;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_166_reg_865;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_166_reg_865;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_168_reg_874;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_168_reg_874;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_168_reg_874;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_168_reg_874;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_170_reg_883;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_170_reg_883;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_170_reg_883;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_170_reg_883;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_172_reg_892;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_172_reg_892;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_172_reg_892;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_172_reg_892;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_174_reg_901;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_174_reg_901;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_174_reg_901;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_174_reg_901;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_175_reg_910;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_175_reg_910;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_175_reg_910;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_175_reg_910;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_176_reg_919;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_176_reg_919;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_176_reg_919;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_176_reg_919;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_178_reg_928;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_178_reg_928;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_178_reg_928;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_178_reg_928;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_180_reg_937;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_180_reg_937;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_180_reg_937;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_180_reg_937;
wire   [7:0] ap_phi_reg_pp0_iter0_empty_182_reg_946;
reg   [7:0] ap_phi_reg_pp0_iter1_empty_182_reg_946;
reg   [7:0] ap_phi_reg_pp0_iter2_empty_182_reg_946;
reg   [7:0] ap_phi_reg_pp0_iter3_empty_182_reg_946;
wire   [7:0] ap_phi_reg_pp0_iter0_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter1_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter2_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter3_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter4_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter5_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter6_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter7_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter8_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter9_phi_ln509_reg_955;
reg   [7:0] ap_phi_reg_pp0_iter10_phi_ln509_reg_955;
wire   [13:0] ap_phi_reg_pp0_iter0_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter1_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter2_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter3_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter4_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter5_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter6_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter7_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter8_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter9_g_1_reg_966;
reg   [13:0] ap_phi_reg_pp0_iter10_g_1_reg_966;
wire   [7:0] ap_phi_reg_pp0_iter0_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter1_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter2_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter3_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter4_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter5_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter6_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter7_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter8_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter9_phi_ln511_reg_975;
reg   [7:0] ap_phi_reg_pp0_iter10_phi_ln511_reg_975;
wire   [7:0] ap_phi_reg_pp0_iter0_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter1_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter2_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter3_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter4_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter5_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter6_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter7_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter8_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter9_phi_ln509_1_reg_986;
reg   [7:0] ap_phi_reg_pp0_iter10_phi_ln509_1_reg_986;
wire   [13:0] ap_phi_reg_pp0_iter0_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter1_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter2_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter3_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter4_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter5_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter6_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter7_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter8_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter9_g_5_reg_997;
reg   [13:0] ap_phi_reg_pp0_iter10_g_5_reg_997;
wire   [7:0] ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1006;
reg   [7:0] ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1006;
wire   [63:0] zext_ln279_fu_1348_p1;
wire   [63:0] zext_ln493_fu_4065_p1;
wire   [63:0] zext_ln493_1_fu_4095_p1;
wire   [63:0] zext_ln493_2_fu_4116_p1;
wire   [63:0] zext_ln493_3_fu_4137_p1;
wire   [63:0] zext_ln493_4_fu_4434_p1;
wire   [63:0] zext_ln493_5_fu_4464_p1;
wire   [63:0] zext_ln493_6_fu_4485_p1;
wire   [63:0] zext_ln493_7_fu_4506_p1;
wire   [63:0] zext_ln497_fu_4593_p1;
wire   [63:0] zext_ln497_1_fu_4680_p1;
reg   [16:0] x_fu_236;
wire   [16:0] x_9_fu_1386_p2;
wire    ap_loop_init;
reg   [15:0] z_fu_240;
wire   [15:0] add_ln323_fu_1342_p2;
reg   [7:0] empty_fu_244;
reg   [7:0] empty_142_fu_248;
wire   [7:0] tmp_2_fu_1514_p4;
reg   [7:0] empty_143_fu_252;
wire   [7:0] tmp_1_fu_1499_p4;
reg   [7:0] empty_144_fu_256;
reg   [7:0] empty_145_fu_260;
reg   [7:0] empty_146_fu_264;
reg   [7:0] empty_147_fu_268;
reg   [7:0] empty_148_fu_272;
reg   [7:0] empty_149_fu_276;
reg   [7:0] empty_150_fu_280;
reg   [7:0] empty_151_fu_284;
reg   [7:0] empty_152_fu_288;
reg   [7:0] empty_153_fu_292;
reg   [7:0] empty_154_fu_296;
reg   [7:0] empty_155_fu_300;
reg   [7:0] empty_156_fu_304;
reg   [7:0] empty_157_fu_308;
reg   [7:0] empty_158_fu_312;
reg   [7:0] empty_159_fu_316;
reg   [7:0] empty_160_fu_320;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] out_x_fu_1356_p2;
wire   [16:0] or_ln585_fu_1373_p2;
wire   [7:0] select_ln403_5_fu_1740_p3;
wire   [7:0] select_ln403_4_fu_1733_p3;
wire   [7:0] select_ln403_2_fu_1719_p3;
wire   [7:0] select_ln403_3_fu_1726_p3;
wire   [7:0] PixBufVal_11_fu_1705_p3;
wire   [7:0] PixBufVal_fu_1712_p3;
wire   [8:0] shl_ln_fu_1874_p3;
wire   [9:0] zext_ln450_fu_1882_p1;
wire   [9:0] zext_ln450_4_fu_1898_p1;
wire   [9:0] sub_ln450_fu_1902_p2;
wire   [9:0] zext_ln450_2_fu_1890_p1;
wire   [8:0] shl_ln3_fu_1914_p3;
wire   [9:0] zext_ln451_fu_1922_p1;
wire   [9:0] zext_ln451_1_fu_1926_p1;
wire   [9:0] sub_ln451_fu_1930_p2;
wire   [8:0] shl_ln4_fu_1942_p3;
wire   [9:0] zext_ln452_fu_1950_p1;
wire   [9:0] zext_ln452_2_fu_1958_p1;
wire   [9:0] sub_ln452_fu_1962_p2;
wire   [8:0] shl_ln5_fu_1974_p3;
wire   [9:0] zext_ln453_fu_1982_p1;
wire   [9:0] sub_ln453_fu_1986_p2;
wire   [8:0] shl_ln6_fu_1998_p3;
wire   [9:0] zext_ln454_fu_2006_p1;
wire   [9:0] zext_ln454_1_fu_2010_p1;
wire   [9:0] sub_ln454_fu_2014_p2;
wire   [8:0] shl_ln7_fu_2026_p3;
wire   [9:0] zext_ln455_fu_2034_p1;
wire   [9:0] sub_ln455_fu_2046_p2;
wire   [9:0] zext_ln455_2_fu_2042_p1;
wire   [8:0] shl_ln8_fu_2058_p3;
wire   [9:0] zext_ln456_fu_2066_p1;
wire   [9:0] sub_ln456_fu_2070_p2;
wire   [8:0] shl_ln9_fu_2082_p3;
wire   [9:0] zext_ln457_fu_2090_p1;
wire   [9:0] zext_ln457_2_fu_2098_p1;
wire   [9:0] sub_ln457_fu_2102_p2;
wire   [8:0] shl_ln1_fu_2114_p3;
wire   [8:0] zext_ln458_2_fu_2130_p1;
wire   [8:0] zext_ln457_1_fu_2094_p1;
wire   [8:0] add_ln458_fu_2134_p2;
wire   [9:0] zext_ln458_fu_2122_p1;
wire   [9:0] zext_ln458_3_fu_2140_p1;
wire   [8:0] shl_ln2_fu_2150_p3;
wire   [9:0] zext_ln459_fu_2158_p1;
wire   [9:0] zext_ln458_1_fu_2126_p1;
wire   [9:0] sub_ln459_fu_2162_p2;
wire   [8:0] shl_ln10_fu_2174_p3;
wire   [8:0] zext_ln460_2_fu_2190_p1;
wire   [8:0] add_ln460_fu_2194_p2;
wire   [9:0] zext_ln460_fu_2182_p1;
wire   [9:0] zext_ln460_3_fu_2200_p1;
wire   [8:0] shl_ln11_fu_2210_p3;
wire   [9:0] zext_ln461_fu_2218_p1;
wire   [9:0] zext_ln460_1_fu_2186_p1;
wire   [9:0] sub_ln461_fu_2222_p2;
wire   [9:0] K_fu_1908_p2;
wire   [9:0] K_2_fu_1968_p2;
wire   [9:0] K_4_fu_2020_p2;
wire   [9:0] K_6_fu_2076_p2;
wire   [10:0] add_ln465_fu_2250_p2;
wire   [10:0] add_ln465_1_fu_2260_p2;
wire  signed [11:0] sext_ln465_5_fu_2266_p1;
wire  signed [11:0] sext_ln465_4_fu_2256_p1;
wire   [9:0] K_1_fu_1936_p2;
wire   [9:0] K_3_fu_1992_p2;
wire   [9:0] K_9_fu_2168_p2;
wire   [10:0] add_ln466_fu_2288_p2;
wire   [9:0] K_11_fu_2228_p2;
wire   [10:0] add_ln466_1_fu_2302_p2;
wire  signed [11:0] sext_ln466_5_fu_2308_p1;
wire  signed [11:0] sext_ln466_3_fu_2294_p1;
wire   [9:0] K_5_fu_2052_p2;
wire   [9:0] K_7_fu_2108_p2;
wire   [10:0] add_ln467_fu_2326_p2;
wire  signed [11:0] sext_ln467_2_fu_2332_p1;
wire   [9:0] K_8_fu_2144_p2;
wire   [9:0] K_10_fu_2204_p2;
wire  signed [10:0] sext_ln468_1_fu_2346_p1;
wire   [10:0] add_ln468_fu_2350_p2;
wire   [10:0] add_ln468_1_fu_2360_p2;
wire  signed [11:0] sext_ln468_6_fu_2366_p1;
wire  signed [11:0] sext_ln468_2_fu_2356_p1;
wire   [11:0] sub_ln472_fu_2384_p2;
wire   [9:0] trunc_ln472_1_fu_2390_p4;
wire   [9:0] trunc_ln472_2_fu_2404_p4;
wire  signed [10:0] sext_ln472_1_fu_2400_p1;
wire   [0:0] tmp_fu_2376_p3;
wire   [10:0] sub_ln472_1_fu_2418_p2;
wire  signed [10:0] sext_ln472_3_fu_2414_p1;
wire   [11:0] sub_ln472_2_fu_2440_p2;
wire   [9:0] trunc_ln472_4_fu_2446_p4;
wire   [9:0] trunc_ln472_5_fu_2460_p4;
wire  signed [10:0] sext_ln472_5_fu_2456_p1;
wire   [0:0] tmp_49_fu_2432_p3;
wire   [10:0] sub_ln472_3_fu_2474_p2;
wire  signed [10:0] sext_ln472_7_fu_2470_p1;
wire   [11:0] sub_ln472_4_fu_2496_p2;
wire   [9:0] trunc_ln472_7_fu_2502_p4;
wire   [9:0] trunc_ln472_8_fu_2516_p4;
wire  signed [10:0] sext_ln472_9_fu_2512_p1;
wire   [0:0] tmp_50_fu_2488_p3;
wire   [10:0] sub_ln472_5_fu_2530_p2;
wire  signed [10:0] sext_ln472_11_fu_2526_p1;
wire   [11:0] sub_ln472_6_fu_2552_p2;
wire   [9:0] trunc_ln472_s_fu_2558_p4;
wire   [9:0] trunc_ln472_3_fu_2572_p4;
wire  signed [10:0] sext_ln472_13_fu_2568_p1;
wire   [0:0] tmp_51_fu_2544_p3;
wire   [10:0] sub_ln472_7_fu_2586_p2;
wire  signed [10:0] sext_ln472_15_fu_2582_p1;
wire   [8:0] zext_ln450_1_fu_1886_p1;
wire   [8:0] zext_ln450_3_fu_1894_p1;
wire   [8:0] sub_ln483_fu_2606_p2;
wire   [8:0] zext_ln455_1_fu_2038_p1;
wire   [8:0] sub_ln483_1_fu_2621_p2;
wire   [10:0] zext_ln483_1_fu_2632_p1;
wire   [10:0] zext_ln483_fu_2617_p1;
wire   [10:0] add_ln483_fu_2636_p2;
wire   [8:0] zext_ln452_1_fu_1954_p1;
wire   [8:0] sub_ln484_fu_2652_p2;
wire   [8:0] sub_ln484_1_fu_2667_p2;
wire   [10:0] zext_ln484_1_fu_2678_p1;
wire   [10:0] zext_ln484_fu_2663_p1;
wire   [10:0] add_ln484_fu_2682_p2;
wire   [8:0] shl_ln450_1_fu_2713_p3;
wire   [9:0] zext_ln450_5_fu_2721_p1;
wire   [9:0] zext_ln450_9_fu_2737_p1;
wire   [9:0] sub_ln450_1_fu_2741_p2;
wire   [9:0] zext_ln450_7_fu_2729_p1;
wire   [8:0] shl_ln451_1_fu_2753_p3;
wire   [8:0] zext_ln450_6_fu_2725_p1;
wire   [8:0] zext_ln451_4_fu_2769_p1;
wire   [8:0] add_ln451_fu_2773_p2;
wire   [9:0] zext_ln451_2_fu_2761_p1;
wire   [9:0] zext_ln451_5_fu_2779_p1;
wire   [8:0] shl_ln452_1_fu_2789_p3;
wire   [9:0] zext_ln452_3_fu_2797_p1;
wire   [9:0] zext_ln452_5_fu_2805_p1;
wire   [9:0] sub_ln452_1_fu_2809_p2;
wire   [9:0] zext_ln451_3_fu_2765_p1;
wire   [8:0] shl_ln453_1_fu_2821_p3;
wire   [8:0] zext_ln450_8_fu_2733_p1;
wire   [8:0] zext_ln452_4_fu_2801_p1;
wire   [8:0] add_ln453_fu_2833_p2;
wire   [9:0] zext_ln453_1_fu_2829_p1;
wire   [9:0] zext_ln453_2_fu_2839_p1;
wire   [8:0] shl_ln454_1_fu_2849_p3;
wire   [9:0] zext_ln454_2_fu_2857_p1;
wire   [9:0] zext_ln454_4_fu_2865_p1;
wire   [9:0] sub_ln454_1_fu_2869_p2;
wire   [8:0] shl_ln455_1_fu_2881_p3;
wire   [8:0] zext_ln455_5_fu_2897_p1;
wire   [8:0] zext_ln454_3_fu_2861_p1;
wire   [8:0] add_ln455_fu_2901_p2;
wire   [9:0] zext_ln455_3_fu_2889_p1;
wire   [9:0] zext_ln455_6_fu_2907_p1;
wire   [8:0] shl_ln456_1_fu_2917_p3;
wire   [9:0] zext_ln456_1_fu_2925_p1;
wire   [9:0] zext_ln455_4_fu_2893_p1;
wire   [9:0] sub_ln456_1_fu_2929_p2;
wire   [8:0] shl_ln457_1_fu_2941_p3;
wire   [9:0] zext_ln457_3_fu_2949_p1;
wire   [9:0] zext_ln457_5_fu_2957_p1;
wire   [9:0] sub_ln457_1_fu_2961_p2;
wire   [8:0] shl_ln458_1_fu_2973_p3;
wire   [8:0] zext_ln458_6_fu_2989_p1;
wire   [8:0] zext_ln457_4_fu_2953_p1;
wire   [8:0] add_ln458_1_fu_2993_p2;
wire   [9:0] zext_ln458_4_fu_2981_p1;
wire   [9:0] zext_ln458_7_fu_2999_p1;
wire   [8:0] shl_ln459_1_fu_3009_p3;
wire   [9:0] zext_ln459_1_fu_3017_p1;
wire   [9:0] zext_ln458_5_fu_2985_p1;
wire   [9:0] sub_ln459_1_fu_3021_p2;
wire   [8:0] shl_ln460_1_fu_3033_p3;
wire   [8:0] zext_ln460_6_fu_3049_p1;
wire   [8:0] add_ln460_1_fu_3053_p2;
wire   [9:0] zext_ln460_4_fu_3041_p1;
wire   [9:0] zext_ln460_7_fu_3059_p1;
wire   [8:0] shl_ln461_1_fu_3069_p3;
wire   [9:0] zext_ln461_1_fu_3077_p1;
wire   [9:0] zext_ln460_5_fu_3045_p1;
wire   [9:0] sub_ln461_1_fu_3081_p2;
wire   [9:0] K_12_fu_2747_p2;
wire   [9:0] K_14_fu_2815_p2;
wire   [9:0] K_16_fu_2875_p2;
wire   [9:0] K_18_fu_2935_p2;
wire   [10:0] add_ln465_3_fu_3109_p2;
wire   [10:0] add_ln465_4_fu_3119_p2;
wire  signed [11:0] sext_ln465_11_fu_3125_p1;
wire  signed [11:0] sext_ln465_10_fu_3115_p1;
wire   [9:0] K_13_fu_2783_p2;
wire   [9:0] K_15_fu_2843_p2;
wire   [9:0] K_21_fu_3027_p2;
wire   [10:0] add_ln466_3_fu_3147_p2;
wire   [9:0] K_23_fu_3087_p2;
wire   [10:0] add_ln466_4_fu_3161_p2;
wire  signed [11:0] sext_ln466_11_fu_3167_p1;
wire  signed [11:0] sext_ln466_9_fu_3153_p1;
wire   [9:0] K_17_fu_2911_p2;
wire   [9:0] K_19_fu_2967_p2;
wire  signed [10:0] sext_ln467_4_fu_3181_p1;
wire   [10:0] add_ln467_2_fu_3185_p2;
wire  signed [11:0] sext_ln467_5_fu_3191_p1;
wire   [9:0] K_20_fu_3003_p2;
wire   [9:0] K_22_fu_3063_p2;
wire   [10:0] add_ln468_3_fu_3209_p2;
wire   [10:0] add_ln468_4_fu_3219_p2;
wire  signed [11:0] sext_ln468_7_fu_3225_p1;
wire  signed [11:0] sext_ln468_5_fu_3215_p1;
wire   [11:0] sub_ln472_8_fu_3243_p2;
wire   [9:0] trunc_ln472_6_fu_3249_p4;
wire   [9:0] trunc_ln472_9_fu_3263_p4;
wire  signed [10:0] sext_ln472_16_fu_3259_p1;
wire   [0:0] tmp_55_fu_3235_p3;
wire   [10:0] sub_ln472_9_fu_3277_p2;
wire  signed [10:0] sext_ln472_17_fu_3273_p1;
wire   [11:0] sub_ln472_10_fu_3299_p2;
wire   [9:0] trunc_ln472_10_fu_3305_p4;
wire   [9:0] trunc_ln472_11_fu_3319_p4;
wire  signed [10:0] sext_ln472_18_fu_3315_p1;
wire   [0:0] tmp_56_fu_3291_p3;
wire   [10:0] sub_ln472_11_fu_3333_p2;
wire  signed [10:0] sext_ln472_19_fu_3329_p1;
wire   [11:0] sub_ln472_12_fu_3355_p2;
wire   [9:0] trunc_ln472_12_fu_3361_p4;
wire   [9:0] trunc_ln472_13_fu_3375_p4;
wire  signed [10:0] sext_ln472_20_fu_3371_p1;
wire   [0:0] tmp_57_fu_3347_p3;
wire   [10:0] sub_ln472_13_fu_3389_p2;
wire  signed [10:0] sext_ln472_21_fu_3385_p1;
wire   [11:0] sub_ln472_14_fu_3411_p2;
wire   [9:0] trunc_ln472_14_fu_3417_p4;
wire   [9:0] trunc_ln472_15_fu_3431_p4;
wire  signed [10:0] sext_ln472_22_fu_3427_p1;
wire   [0:0] tmp_58_fu_3403_p3;
wire   [10:0] sub_ln472_15_fu_3445_p2;
wire  signed [10:0] sext_ln472_23_fu_3441_p1;
wire   [8:0] sub_ln483_2_fu_3465_p2;
wire   [8:0] sub_ln483_3_fu_3480_p2;
wire   [10:0] zext_ln483_3_fu_3491_p1;
wire   [10:0] zext_ln483_2_fu_3476_p1;
wire   [10:0] add_ln483_1_fu_3495_p2;
wire   [8:0] sub_ln484_2_fu_3511_p2;
wire   [8:0] sub_ln484_3_fu_3526_p2;
wire   [10:0] zext_ln484_3_fu_3537_p1;
wire   [10:0] zext_ln484_2_fu_3522_p1;
wire   [10:0] add_ln484_1_fu_3541_p2;
wire  signed [22:0] grp_fu_5158_p3;
wire  signed [22:0] grp_fu_5167_p3;
wire  signed [23:0] sext_ln504_2_fu_3564_p1;
wire  signed [23:0] sext_ln504_1_fu_3561_p1;
wire   [23:0] add_ln504_2_fu_3567_p2;
wire   [23:0] sub_ln504_fu_3585_p2;
wire   [10:0] trunc_ln504_1_fu_3591_p4;
wire  signed [11:0] sext_ln504_3_fu_3601_p1;
wire   [12:0] zext_ln504_10_fu_3605_p1;
wire   [10:0] trunc_ln504_2_fu_3615_p4;
wire  signed [11:0] sext_ln504_5_fu_3625_p1;
wire   [0:0] tmp_52_fu_3577_p3;
wire   [12:0] sub_ln504_1_fu_3609_p2;
wire   [12:0] zext_ln504_11_fu_3629_p1;
wire   [12:0] select_ln504_fu_3633_p3;
wire  signed [13:0] sext_ln504_4_fu_3641_p1;
wire   [13:0] zext_ln504_4_fu_3573_p1;
wire  signed [22:0] grp_fu_5176_p3;
wire  signed [22:0] grp_fu_5185_p3;
wire  signed [23:0] sext_ln504_8_fu_3672_p1;
wire  signed [23:0] sext_ln504_6_fu_3669_p1;
wire   [23:0] add_ln504_6_fu_3675_p2;
wire   [23:0] sub_ln504_2_fu_3693_p2;
wire   [10:0] trunc_ln504_4_fu_3699_p4;
wire  signed [11:0] sext_ln504_10_fu_3709_p1;
wire   [12:0] zext_ln504_12_fu_3713_p1;
wire   [10:0] trunc_ln504_5_fu_3723_p4;
wire  signed [11:0] sext_ln504_11_fu_3733_p1;
wire   [0:0] tmp_59_fu_3685_p3;
wire   [12:0] sub_ln504_3_fu_3717_p2;
wire   [12:0] zext_ln504_13_fu_3737_p1;
wire   [12:0] select_ln504_1_fu_3741_p3;
wire  signed [13:0] sext_ln504_9_fu_3749_p1;
wire   [13:0] zext_ln504_9_fu_3681_p1;
wire   [10:0] zext_ln476_1_fu_3787_p1;
wire   [10:0] zext_ln476_fu_3778_p1;
wire   [10:0] add_ln476_fu_3809_p2;
wire   [11:0] zext_ln476_4_fu_3815_p1;
wire   [11:0] zext_ln476_2_fu_3796_p1;
wire   [11:0] add_ln476_1_fu_3819_p2;
wire   [11:0] zext_ln476_3_fu_3805_p1;
wire   [11:0] add_ln476_2_fu_3825_p2;
wire   [10:0] zext_ln477_1_fu_3855_p1;
wire   [10:0] zext_ln477_fu_3846_p1;
wire   [10:0] add_ln477_fu_3877_p2;
wire   [11:0] zext_ln477_4_fu_3883_p1;
wire   [11:0] zext_ln477_2_fu_3864_p1;
wire   [11:0] add_ln477_1_fu_3887_p2;
wire   [11:0] zext_ln477_3_fu_3873_p1;
wire   [11:0] add_ln477_2_fu_3893_p2;
wire   [10:0] zext_ln478_1_fu_3923_p1;
wire   [10:0] zext_ln478_fu_3914_p1;
wire   [10:0] add_ln478_fu_3945_p2;
wire   [11:0] zext_ln478_4_fu_3951_p1;
wire   [11:0] zext_ln478_2_fu_3932_p1;
wire   [11:0] add_ln478_1_fu_3955_p2;
wire   [11:0] zext_ln478_3_fu_3941_p1;
wire   [11:0] add_ln478_2_fu_3961_p2;
wire   [10:0] zext_ln479_1_fu_3991_p1;
wire   [10:0] zext_ln479_fu_3982_p1;
wire   [10:0] add_ln479_fu_4008_p2;
wire   [11:0] zext_ln479_4_fu_4014_p1;
wire   [11:0] zext_ln479_2_fu_4000_p1;
wire   [11:0] add_ln479_1_fu_4018_p2;
wire   [11:0] zext_ln479_3_fu_4004_p1;
wire   [11:0] add_ln479_2_fu_4024_p2;
wire  signed [10:0] sext_ln492_fu_4040_p1;
wire   [10:0] add_ln492_fu_4043_p2;
wire   [10:0] var_fu_3831_p4;
wire   [10:0] add_ln492_1_fu_4049_p2;
wire   [9:0] var_quant_fu_4055_p4;
wire  signed [10:0] sext_ln492_1_fu_4070_p1;
wire   [10:0] add_ln492_2_fu_4073_p2;
wire   [10:0] var_1_fu_3899_p4;
wire   [10:0] add_ln492_3_fu_4079_p2;
wire   [9:0] var_quant_1_fu_4085_p4;
wire   [10:0] var_2_fu_3967_p4;
wire   [10:0] add_ln492_4_fu_4100_p2;
wire   [9:0] var_quant_2_fu_4106_p4;
wire   [10:0] var_3_fu_4030_p4;
wire   [10:0] add_ln492_5_fu_4121_p2;
wire   [9:0] var_quant_3_fu_4127_p4;
wire   [10:0] zext_ln476_6_fu_4156_p1;
wire   [10:0] zext_ln476_5_fu_4147_p1;
wire   [10:0] add_ln476_3_fu_4178_p2;
wire   [11:0] zext_ln476_9_fu_4184_p1;
wire   [11:0] zext_ln476_7_fu_4165_p1;
wire   [11:0] add_ln476_4_fu_4188_p2;
wire   [11:0] zext_ln476_8_fu_4174_p1;
wire   [11:0] add_ln476_5_fu_4194_p2;
wire   [10:0] zext_ln477_6_fu_4224_p1;
wire   [10:0] zext_ln477_5_fu_4215_p1;
wire   [10:0] add_ln477_3_fu_4246_p2;
wire   [11:0] zext_ln477_9_fu_4252_p1;
wire   [11:0] zext_ln477_7_fu_4233_p1;
wire   [11:0] add_ln477_4_fu_4256_p2;
wire   [11:0] zext_ln477_8_fu_4242_p1;
wire   [11:0] add_ln477_5_fu_4262_p2;
wire   [10:0] zext_ln478_6_fu_4292_p1;
wire   [10:0] zext_ln478_5_fu_4283_p1;
wire   [10:0] add_ln478_3_fu_4309_p2;
wire   [11:0] zext_ln478_9_fu_4315_p1;
wire   [11:0] zext_ln478_7_fu_4296_p1;
wire   [11:0] add_ln478_4_fu_4319_p2;
wire   [11:0] zext_ln478_8_fu_4305_p1;
wire   [11:0] add_ln478_5_fu_4325_p2;
wire   [10:0] zext_ln479_6_fu_4355_p1;
wire   [10:0] zext_ln479_5_fu_4346_p1;
wire   [10:0] add_ln479_3_fu_4377_p2;
wire   [11:0] zext_ln479_9_fu_4383_p1;
wire   [11:0] zext_ln479_7_fu_4364_p1;
wire   [11:0] add_ln479_4_fu_4387_p2;
wire   [11:0] zext_ln479_8_fu_4373_p1;
wire   [11:0] add_ln479_5_fu_4393_p2;
wire  signed [10:0] sext_ln492_2_fu_4409_p1;
wire   [10:0] add_ln492_6_fu_4412_p2;
wire   [10:0] var_4_fu_4200_p4;
wire   [10:0] add_ln492_7_fu_4418_p2;
wire   [9:0] var_quant_4_fu_4424_p4;
wire  signed [10:0] sext_ln492_3_fu_4439_p1;
wire   [10:0] add_ln492_8_fu_4442_p2;
wire   [10:0] var_5_fu_4268_p4;
wire   [10:0] add_ln492_9_fu_4448_p2;
wire   [9:0] var_quant_5_fu_4454_p4;
wire   [10:0] var_6_fu_4331_p4;
wire   [10:0] add_ln492_10_fu_4469_p2;
wire   [9:0] var_quant_6_fu_4475_p4;
wire   [10:0] var_7_fu_4399_p4;
wire   [10:0] add_ln492_11_fu_4490_p2;
wire   [9:0] var_quant_7_fu_4496_p4;
wire   [8:0] zext_ln488_2_fu_4535_p1;
wire   [8:0] zext_ln488_3_fu_4549_p1;
wire   [8:0] add_ln495_fu_4567_p2;
wire   [9:0] zext_ln495_2_fu_4573_p1;
wire   [9:0] zext_ln494_fu_4521_p1;
wire   [9:0] add_ln495_1_fu_4577_p2;
wire   [10:0] zext_ln495_fu_4583_p1;
wire   [10:0] zext_ln488_fu_4563_p1;
wire   [10:0] sw_1_fu_4587_p2;
wire   [8:0] zext_ln488_4_fu_4622_p1;
wire   [8:0] zext_ln488_5_fu_4636_p1;
wire   [8:0] add_ln495_3_fu_4654_p2;
wire   [9:0] zext_ln495_3_fu_4660_p1;
wire   [9:0] zext_ln494_1_fu_4608_p1;
wire   [9:0] add_ln495_4_fu_4664_p2;
wire   [10:0] zext_ln495_1_fu_4670_p1;
wire   [10:0] zext_ln488_1_fu_4650_p1;
wire   [10:0] sw_3_fu_4674_p2;
wire   [8:0] mul_ln501_fu_4694_p1;
wire   [17:0] mul_ln501_fu_4694_p2;
wire   [9:0] lshr_ln_fu_4700_p4;
wire   [7:0] mul_ln501_1_fu_4717_p1;
wire   [17:0] mul_ln501_1_fu_4717_p2;
wire   [7:0] mul_ln501_2_fu_4736_p1;
wire   [17:0] mul_ln501_2_fu_4736_p2;
wire   [8:0] mul_ln501_3_fu_4755_p1;
wire   [17:0] mul_ln501_3_fu_4755_p2;
wire   [9:0] lshr_ln501_3_fu_4761_p4;
wire   [8:0] mul_ln501_4_fu_4784_p1;
wire   [17:0] mul_ln501_4_fu_4784_p2;
wire   [9:0] lshr_ln501_4_fu_4790_p4;
wire   [7:0] mul_ln501_5_fu_4807_p1;
wire   [17:0] mul_ln501_5_fu_4807_p2;
wire   [7:0] mul_ln501_6_fu_4826_p1;
wire   [17:0] mul_ln501_6_fu_4826_p2;
wire   [8:0] mul_ln501_7_fu_4845_p1;
wire   [17:0] mul_ln501_7_fu_4845_p2;
wire   [9:0] lshr_ln501_7_fu_4851_p4;
wire   [9:0] mul_ln504_1_fu_4874_p1;
wire  signed [21:0] mul_ln504_1_fu_4874_p2;
wire   [9:0] mul_ln504_2_fu_4887_p1;
wire  signed [21:0] mul_ln504_2_fu_4887_p2;
wire   [9:0] mul_ln504_5_fu_4906_p1;
wire  signed [21:0] mul_ln504_5_fu_4906_p2;
wire   [9:0] mul_ln504_6_fu_4919_p1;
wire  signed [21:0] mul_ln504_6_fu_4919_p2;
wire   [5:0] tmp_54_fu_4937_p4;
wire   [0:0] tmp_53_fu_4929_p3;
wire   [0:0] xor_ln510_fu_4957_p2;
wire   [0:0] icmp_ln510_fu_4947_p2;
wire   [0:0] or_ln510_fu_4971_p2;
wire   [7:0] select_ln510_2_fu_4963_p3;
wire   [7:0] trunc_ln510_fu_4953_p1;
wire   [5:0] tmp_61_fu_4993_p4;
wire   [0:0] tmp_60_fu_4985_p3;
wire   [0:0] xor_ln510_1_fu_5013_p2;
wire   [0:0] icmp_ln510_1_fu_5003_p2;
wire   [0:0] or_ln510_1_fu_5027_p2;
wire   [7:0] select_ln510_3_fu_5019_p3;
wire   [7:0] trunc_ln510_1_fu_5009_p1;
wire   [7:0] select_ln510_1_fu_5033_p3;
wire   [7:0] select_ln510_fu_4977_p3;
wire   [9:0] grp_fu_5158_p1;
wire   [9:0] grp_fu_5167_p1;
wire   [9:0] grp_fu_5176_p1;
wire   [9:0] grp_fu_5185_p1;
reg    grp_fu_5158_ce;
reg    grp_fu_5167_ce;
reg    grp_fu_5176_ce;
reg    grp_fu_5185_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op101_load_state2;
reg    ap_enable_operation_101;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op138_load_state3;
reg    ap_enable_operation_138;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op154_store_state3;
reg    ap_enable_operation_154;
reg    ap_predicate_op102_load_state2;
reg    ap_enable_operation_102;
reg    ap_predicate_op141_load_state3;
reg    ap_enable_operation_141;
reg    ap_predicate_op189_store_state3;
reg    ap_enable_operation_189;
reg    ap_predicate_op103_load_state2;
reg    ap_enable_operation_103;
reg    ap_predicate_op144_load_state3;
reg    ap_enable_operation_144;
reg    ap_predicate_op188_store_state3;
reg    ap_enable_operation_188;
reg    ap_predicate_op104_load_state2;
reg    ap_enable_operation_104;
reg    ap_predicate_op147_load_state3;
reg    ap_enable_operation_147;
reg    ap_predicate_op187_store_state3;
reg    ap_enable_operation_187;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [21:0] grp_fu_5158_p10;
wire   [21:0] grp_fu_5167_p10;
wire   [21:0] grp_fu_5176_p10;
wire   [21:0] grp_fu_5185_p10;
wire   [17:0] mul_ln501_1_fu_4717_p10;
wire   [17:0] mul_ln501_2_fu_4736_p10;
wire   [17:0] mul_ln501_3_fu_4755_p10;
wire   [17:0] mul_ln501_4_fu_4784_p10;
wire   [17:0] mul_ln501_5_fu_4807_p10;
wire   [17:0] mul_ln501_6_fu_4826_p10;
wire   [17:0] mul_ln501_7_fu_4845_p10;
wire   [17:0] mul_ln501_fu_4694_p10;
wire   [21:0] mul_ln504_1_fu_4874_p10;
wire   [21:0] mul_ln504_2_fu_4887_p10;
wire   [21:0] mul_ln504_5_fu_4906_p10;
wire   [21:0] mul_ln504_6_fu_4919_p10;
reg    ap_condition_3895;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 x_fu_236 = 17'd0;
#0 z_fu_240 = 16'd0;
#0 empty_fu_244 = 8'd0;
#0 empty_142_fu_248 = 8'd0;
#0 empty_143_fu_252 = 8'd0;
#0 empty_144_fu_256 = 8'd0;
#0 empty_145_fu_260 = 8'd0;
#0 empty_146_fu_264 = 8'd0;
#0 empty_147_fu_268 = 8'd0;
#0 empty_148_fu_272 = 8'd0;
#0 empty_149_fu_276 = 8'd0;
#0 empty_150_fu_280 = 8'd0;
#0 empty_151_fu_284 = 8'd0;
#0 empty_152_fu_288 = 8'd0;
#0 empty_153_fu_292 = 8'd0;
#0 empty_154_fu_296 = 8'd0;
#0 empty_155_fu_300 = 8'd0;
#0 empty_156_fu_304 = 8'd0;
#0 empty_157_fu_308 = 8'd0;
#0 empty_158_fu_312 = 8'd0;
#0 empty_159_fu_316 = 8'd0;
#0 empty_160_fu_320 = 8'd0;
#0 ap_done_reg = 1'b0;
end

system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R #(
    .DataWidth( 10 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
DIV1_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV1_TABLE_address0),
    .ce0(DIV1_TABLE_ce0),
    .q0(DIV1_TABLE_q0),
    .address1(DIV1_TABLE_address1),
    .ce1(DIV1_TABLE_ce1),
    .q1(DIV1_TABLE_q1),
    .address2(DIV1_TABLE_address2),
    .ce2(DIV1_TABLE_ce2),
    .q2(DIV1_TABLE_q2),
    .address3(DIV1_TABLE_address3),
    .ce3(DIV1_TABLE_ce3),
    .q3(DIV1_TABLE_q3),
    .address4(DIV1_TABLE_address4),
    .ce4(DIV1_TABLE_ce4),
    .q4(DIV1_TABLE_q4),
    .address5(DIV1_TABLE_address5),
    .ce5(DIV1_TABLE_ce5),
    .q5(DIV1_TABLE_q5),
    .address6(DIV1_TABLE_address6),
    .ce6(DIV1_TABLE_ce6),
    .q6(DIV1_TABLE_q6),
    .address7(DIV1_TABLE_address7),
    .ce7(DIV1_TABLE_ce7),
    .q7(DIV1_TABLE_q7)
);

system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R #(
    .DataWidth( 18 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
DIV2_TABLE_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DIV2_TABLE_address0),
    .ce0(DIV2_TABLE_ce0),
    .q0(DIV2_TABLE_q0),
    .address1(DIV2_TABLE_address1),
    .ce1(DIV2_TABLE_ce1),
    .q1(DIV2_TABLE_q1)
);

system_v_demosaic_0_0_abs_r tmp_26_cast_abs_r_fu_1017(
    .ap_ready(tmp_26_cast_abs_r_fu_1017_ap_ready),
    .p_x(tmp_26_cast_abs_r_fu_1017_p_x),
    .ap_return(tmp_26_cast_abs_r_fu_1017_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_27_cast_abs_r_fu_1022(
    .ap_ready(tmp_27_cast_abs_r_fu_1022_ap_ready),
    .p_x(tmp_27_cast_abs_r_fu_1022_p_x),
    .ap_return(tmp_27_cast_abs_r_fu_1022_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_28_cast_abs_r_fu_1027(
    .ap_ready(tmp_28_cast_abs_r_fu_1027_ap_ready),
    .p_x(tmp_28_cast_abs_r_fu_1027_p_x),
    .ap_return(tmp_28_cast_abs_r_fu_1027_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_29_cast_abs_r_fu_1032(
    .ap_ready(tmp_29_cast_abs_r_fu_1032_ap_ready),
    .p_x(tmp_29_cast_abs_r_fu_1032_p_x),
    .ap_return(tmp_29_cast_abs_r_fu_1032_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_46_cast_abs_r_fu_1037(
    .ap_ready(tmp_46_cast_abs_r_fu_1037_ap_ready),
    .p_x(tmp_46_cast_abs_r_fu_1037_p_x),
    .ap_return(tmp_46_cast_abs_r_fu_1037_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_47_cast_abs_r_fu_1042(
    .ap_ready(tmp_47_cast_abs_r_fu_1042_ap_ready),
    .p_x(tmp_47_cast_abs_r_fu_1042_p_x),
    .ap_return(tmp_47_cast_abs_r_fu_1042_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_48_cast_abs_r_fu_1047(
    .ap_ready(tmp_48_cast_abs_r_fu_1047_ap_ready),
    .p_x(tmp_48_cast_abs_r_fu_1047_p_x),
    .ap_return(tmp_48_cast_abs_r_fu_1047_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_49_cast_abs_r_fu_1052(
    .ap_ready(tmp_49_cast_abs_r_fu_1052_ap_ready),
    .p_x(tmp_49_cast_abs_r_fu_1052_p_x),
    .ap_return(tmp_49_cast_abs_r_fu_1052_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_10_cast_abs_r_fu_1057(
    .ap_ready(tmp_10_cast_abs_r_fu_1057_ap_ready),
    .p_x(tmp_10_cast_abs_r_fu_1057_p_x),
    .ap_return(tmp_10_cast_abs_r_fu_1057_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_11_cast_abs_r_fu_1062(
    .ap_ready(tmp_11_cast_abs_r_fu_1062_ap_ready),
    .p_x(tmp_11_cast_abs_r_fu_1062_p_x),
    .ap_return(tmp_11_cast_abs_r_fu_1062_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_12_cast_abs_r_fu_1067(
    .ap_ready(tmp_12_cast_abs_r_fu_1067_ap_ready),
    .p_x(tmp_12_cast_abs_r_fu_1067_p_x),
    .ap_return(tmp_12_cast_abs_r_fu_1067_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_13_cast_abs_r_fu_1072(
    .ap_ready(tmp_13_cast_abs_r_fu_1072_ap_ready),
    .p_x(tmp_13_cast_abs_r_fu_1072_p_x),
    .ap_return(tmp_13_cast_abs_r_fu_1072_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_14_cast_abs_r_fu_1077(
    .ap_ready(tmp_14_cast_abs_r_fu_1077_ap_ready),
    .p_x(tmp_14_cast_abs_r_fu_1077_p_x),
    .ap_return(tmp_14_cast_abs_r_fu_1077_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_15_cast_abs_r_fu_1082(
    .ap_ready(tmp_15_cast_abs_r_fu_1082_ap_ready),
    .p_x(tmp_15_cast_abs_r_fu_1082_p_x),
    .ap_return(tmp_15_cast_abs_r_fu_1082_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_16_cast_abs_r_fu_1087(
    .ap_ready(tmp_16_cast_abs_r_fu_1087_ap_ready),
    .p_x(tmp_16_cast_abs_r_fu_1087_p_x),
    .ap_return(tmp_16_cast_abs_r_fu_1087_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_17_cast_abs_r_fu_1092(
    .ap_ready(tmp_17_cast_abs_r_fu_1092_ap_ready),
    .p_x(tmp_17_cast_abs_r_fu_1092_p_x),
    .ap_return(tmp_17_cast_abs_r_fu_1092_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_18_cast_abs_r_fu_1097(
    .ap_ready(tmp_18_cast_abs_r_fu_1097_ap_ready),
    .p_x(tmp_18_cast_abs_r_fu_1097_p_x),
    .ap_return(tmp_18_cast_abs_r_fu_1097_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_19_cast_abs_r_fu_1102(
    .ap_ready(tmp_19_cast_abs_r_fu_1102_ap_ready),
    .p_x(tmp_19_cast_abs_r_fu_1102_p_x),
    .ap_return(tmp_19_cast_abs_r_fu_1102_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_20_cast_abs_r_fu_1107(
    .ap_ready(tmp_20_cast_abs_r_fu_1107_ap_ready),
    .p_x(tmp_20_cast_abs_r_fu_1107_p_x),
    .ap_return(tmp_20_cast_abs_r_fu_1107_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_21_cast_abs_r_fu_1112(
    .ap_ready(tmp_21_cast_abs_r_fu_1112_ap_ready),
    .p_x(tmp_21_cast_abs_r_fu_1112_p_x),
    .ap_return(tmp_21_cast_abs_r_fu_1112_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_22_cast_abs_r_fu_1117(
    .ap_ready(tmp_22_cast_abs_r_fu_1117_ap_ready),
    .p_x(tmp_22_cast_abs_r_fu_1117_p_x),
    .ap_return(tmp_22_cast_abs_r_fu_1117_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_23_cast_abs_r_fu_1122(
    .ap_ready(tmp_23_cast_abs_r_fu_1122_ap_ready),
    .p_x(tmp_23_cast_abs_r_fu_1122_p_x),
    .ap_return(tmp_23_cast_abs_r_fu_1122_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_24_cast_abs_r_fu_1127(
    .ap_ready(tmp_24_cast_abs_r_fu_1127_ap_ready),
    .p_x(tmp_24_cast_abs_r_fu_1127_p_x),
    .ap_return(tmp_24_cast_abs_r_fu_1127_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_25_cast_abs_r_fu_1132(
    .ap_ready(tmp_25_cast_abs_r_fu_1132_ap_ready),
    .p_x(sub_ln479_3_reg_5728),
    .ap_return(tmp_25_cast_abs_r_fu_1132_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_30_cast_abs_r_fu_1137(
    .ap_ready(tmp_30_cast_abs_r_fu_1137_ap_ready),
    .p_x(tmp_30_cast_abs_r_fu_1137_p_x),
    .ap_return(tmp_30_cast_abs_r_fu_1137_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_31_cast_abs_r_fu_1142(
    .ap_ready(tmp_31_cast_abs_r_fu_1142_ap_ready),
    .p_x(tmp_31_cast_abs_r_fu_1142_p_x),
    .ap_return(tmp_31_cast_abs_r_fu_1142_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_32_cast_abs_r_fu_1147(
    .ap_ready(tmp_32_cast_abs_r_fu_1147_ap_ready),
    .p_x(tmp_32_cast_abs_r_fu_1147_p_x),
    .ap_return(tmp_32_cast_abs_r_fu_1147_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_33_cast_abs_r_fu_1152(
    .ap_ready(tmp_33_cast_abs_r_fu_1152_ap_ready),
    .p_x(tmp_33_cast_abs_r_fu_1152_p_x),
    .ap_return(tmp_33_cast_abs_r_fu_1152_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_34_cast_abs_r_fu_1157(
    .ap_ready(tmp_34_cast_abs_r_fu_1157_ap_ready),
    .p_x(tmp_34_cast_abs_r_fu_1157_p_x),
    .ap_return(tmp_34_cast_abs_r_fu_1157_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_35_cast_abs_r_fu_1162(
    .ap_ready(tmp_35_cast_abs_r_fu_1162_ap_ready),
    .p_x(tmp_35_cast_abs_r_fu_1162_p_x),
    .ap_return(tmp_35_cast_abs_r_fu_1162_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_36_cast_abs_r_fu_1167(
    .ap_ready(tmp_36_cast_abs_r_fu_1167_ap_ready),
    .p_x(tmp_36_cast_abs_r_fu_1167_p_x),
    .ap_return(tmp_36_cast_abs_r_fu_1167_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_37_cast_abs_r_fu_1172(
    .ap_ready(tmp_37_cast_abs_r_fu_1172_ap_ready),
    .p_x(tmp_37_cast_abs_r_fu_1172_p_x),
    .ap_return(tmp_37_cast_abs_r_fu_1172_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_38_cast_abs_r_fu_1177(
    .ap_ready(tmp_38_cast_abs_r_fu_1177_ap_ready),
    .p_x(tmp_38_cast_abs_r_fu_1177_p_x),
    .ap_return(tmp_38_cast_abs_r_fu_1177_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_39_cast_abs_r_fu_1182(
    .ap_ready(tmp_39_cast_abs_r_fu_1182_ap_ready),
    .p_x(tmp_39_cast_abs_r_fu_1182_p_x),
    .ap_return(tmp_39_cast_abs_r_fu_1182_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_40_cast_abs_r_fu_1187(
    .ap_ready(tmp_40_cast_abs_r_fu_1187_ap_ready),
    .p_x(sub_ln478_6_reg_5853),
    .ap_return(tmp_40_cast_abs_r_fu_1187_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_41_cast_abs_r_fu_1192(
    .ap_ready(tmp_41_cast_abs_r_fu_1192_ap_ready),
    .p_x(tmp_41_cast_abs_r_fu_1192_p_x),
    .ap_return(tmp_41_cast_abs_r_fu_1192_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_42_cast_abs_r_fu_1197(
    .ap_ready(tmp_42_cast_abs_r_fu_1197_ap_ready),
    .p_x(tmp_42_cast_abs_r_fu_1197_p_x),
    .ap_return(tmp_42_cast_abs_r_fu_1197_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_43_cast_abs_r_fu_1202(
    .ap_ready(tmp_43_cast_abs_r_fu_1202_ap_ready),
    .p_x(tmp_43_cast_abs_r_fu_1202_p_x),
    .ap_return(tmp_43_cast_abs_r_fu_1202_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_44_cast_abs_r_fu_1207(
    .ap_ready(tmp_44_cast_abs_r_fu_1207_ap_ready),
    .p_x(tmp_44_cast_abs_r_fu_1207_p_x),
    .ap_return(tmp_44_cast_abs_r_fu_1207_ap_return)
);

system_v_demosaic_0_0_abs_r tmp_45_cast_abs_r_fu_1212(
    .ap_ready(tmp_45_cast_abs_r_fu_1212_ap_ready),
    .p_x(tmp_45_cast_abs_r_fu_1212_p_x),
    .ap_return(tmp_45_cast_abs_r_fu_1212_ap_return)
);

system_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U56(
    .din0(DIV2_TABLE_q1),
    .din1(mul_ln501_fu_4694_p1),
    .dout(mul_ln501_fu_4694_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U57(
    .din0(DIV2_TABLE_q1),
    .din1(mul_ln501_1_fu_4717_p1),
    .dout(mul_ln501_1_fu_4717_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U58(
    .din0(DIV2_TABLE_q1),
    .din1(mul_ln501_2_fu_4736_p1),
    .dout(mul_ln501_2_fu_4736_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U59(
    .din0(DIV2_TABLE_q1),
    .din1(mul_ln501_3_fu_4755_p1),
    .dout(mul_ln501_3_fu_4755_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U60(
    .din0(DIV2_TABLE_q0),
    .din1(mul_ln501_4_fu_4784_p1),
    .dout(mul_ln501_4_fu_4784_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U61(
    .din0(DIV2_TABLE_q0),
    .din1(mul_ln501_5_fu_4807_p1),
    .dout(mul_ln501_5_fu_4807_p2)
);

system_v_demosaic_0_0_mul_18s_8ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 18 ))
mul_18s_8ns_18_1_1_U62(
    .din0(DIV2_TABLE_q0),
    .din1(mul_ln501_6_fu_4826_p1),
    .dout(mul_ln501_6_fu_4826_p2)
);

system_v_demosaic_0_0_mul_18s_9ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_18s_9ns_18_1_1_U63(
    .din0(DIV2_TABLE_q0),
    .din1(mul_ln501_7_fu_4845_p1),
    .dout(mul_ln501_7_fu_4845_p2)
);

system_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U64(
    .din0(ave_1_reg_5667_pp0_iter7_reg),
    .din1(mul_ln504_1_fu_4874_p1),
    .dout(mul_ln504_1_fu_4874_p2)
);

system_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U65(
    .din0(ave_2_reg_5682_pp0_iter7_reg),
    .din1(mul_ln504_2_fu_4887_p1),
    .dout(mul_ln504_2_fu_4887_p2)
);

system_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U66(
    .din0(ave_5_reg_5792_pp0_iter7_reg),
    .din1(mul_ln504_5_fu_4906_p1),
    .dout(mul_ln504_5_fu_4906_p2)
);

system_v_demosaic_0_0_mul_12s_10ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 22 ))
mul_12s_10ns_22_1_1_U67(
    .din0(ave_6_reg_5802_pp0_iter7_reg),
    .din1(mul_ln504_6_fu_4919_p1),
    .dout(mul_ln504_6_fu_4919_p2)
);

system_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_reg_5640_pp0_iter5_reg),
    .din1(grp_fu_5158_p1),
    .din2(mul_ln504_1_fu_4874_p2),
    .ce(grp_fu_5158_ce),
    .dout(grp_fu_5158_p3)
);

system_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_3_reg_5692_pp0_iter5_reg),
    .din1(grp_fu_5167_p1),
    .din2(mul_ln504_2_fu_4887_p2),
    .ce(grp_fu_5167_ce),
    .dout(grp_fu_5167_p3)
);

system_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_4_reg_5765_pp0_iter5_reg),
    .din1(grp_fu_5176_p1),
    .din2(mul_ln504_5_fu_4906_p2),
    .ce(grp_fu_5176_ce),
    .dout(grp_fu_5176_p3)
);

system_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12s_10ns_22s_23_4_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ave_7_reg_5817_pp0_iter5_reg),
    .din1(grp_fu_5185_p1),
    .din2(mul_ln504_6_fu_4919_p2),
    .ce(grp_fu_5185_ce),
    .dout(grp_fu_5185_p3)
);

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_g_1_reg_966 <= g_fu_3645_p2;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_read_reg_5367 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_g_1_reg_966 <= zext_ln437_fu_3557_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_g_1_reg_966 <= ap_phi_reg_pp0_iter9_g_1_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_g_5_reg_997 <= g_3_fu_3753_p2;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1_read_reg_5371 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_g_5_reg_997 <= zext_ln437_1_fu_3665_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_g_5_reg_997 <= ap_phi_reg_pp0_iter9_g_5_reg_997;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_phi_ln509_1_reg_986 <= select_ln507_2_fu_3759_p3;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1_read_reg_5371 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_phi_ln509_1_reg_986 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter9_phi_ln509_1_reg_986;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_phi_ln509_reg_955 <= select_ln507_fu_3651_p3;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_read_reg_5367 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_phi_ln509_reg_955 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter9_phi_ln509_reg_955;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1006 <= select_ln507_3_fu_3766_p3;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_1_read_reg_5371 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1006 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1006;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230 == 1'd1))) begin
            ap_phi_reg_pp0_iter10_phi_ln511_reg_975 <= select_ln507_1_fu_3658_p3;
        end else if (((icmp_ln318_reg_5398_pp0_iter8_reg == 1'd0) & (cmp230_read_reg_5367 == 1'd0))) begin
            ap_phi_reg_pp0_iter10_phi_ln511_reg_975 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter10_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter9_phi_ln511_reg_975;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_166_reg_865 <= empty_155_fu_300;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_166_reg_865 <= select_ln387_16_fu_1675_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_166_reg_865 <= ap_phi_reg_pp0_iter2_empty_166_reg_865;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_168_reg_874 <= empty_154_fu_296;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_168_reg_874 <= select_ln387_18_fu_1690_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_168_reg_874 <= ap_phi_reg_pp0_iter2_empty_168_reg_874;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_170_reg_883 <= empty_153_fu_292;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_170_reg_883 <= select_ln387_8_fu_1615_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_170_reg_883 <= ap_phi_reg_pp0_iter2_empty_170_reg_883;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_172_reg_892 <= empty_152_fu_288;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_172_reg_892 <= select_ln387_10_fu_1630_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_172_reg_892 <= ap_phi_reg_pp0_iter2_empty_172_reg_892;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_174_reg_901 <= empty_151_fu_284;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_174_reg_901 <= select_ln387_12_fu_1645_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_174_reg_901 <= ap_phi_reg_pp0_iter2_empty_174_reg_901;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_175_reg_910 <= empty_150_fu_280;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_175_reg_910 <= select_ln387_14_fu_1660_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_175_reg_910 <= ap_phi_reg_pp0_iter2_empty_175_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_176_reg_919 <= empty_149_fu_276;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_176_reg_919 <= select_ln387_fu_1555_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_176_reg_919 <= ap_phi_reg_pp0_iter2_empty_176_reg_919;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_178_reg_928 <= empty_148_fu_272;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_178_reg_928 <= select_ln387_2_fu_1570_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_178_reg_928 <= ap_phi_reg_pp0_iter2_empty_178_reg_928;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_180_reg_937 <= empty_147_fu_268;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_180_reg_937 <= select_ln387_4_fu_1585_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_180_reg_937 <= ap_phi_reg_pp0_iter2_empty_180_reg_937;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_182_reg_946 <= empty_146_fu_264;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            ap_phi_reg_pp0_iter3_empty_182_reg_946 <= select_ln387_6_fu_1600_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_empty_182_reg_946 <= ap_phi_reg_pp0_iter2_empty_182_reg_946;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_142_fu_248 <= p_lcssa51875221;
        end else if ((1'b1 == ap_condition_3895)) begin
            empty_142_fu_248 <= {{linebuf_yuv_2_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_143_fu_252 <= p_lcssa51895225;
        end else if ((1'b1 == ap_condition_3895)) begin
            empty_143_fu_252 <= {{linebuf_yuv_1_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_144_fu_256 <= p_lcssa51915229;
        end else if ((1'b1 == ap_condition_3895)) begin
            empty_144_fu_256 <= {{linebuf_yuv_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_145_fu_260 <= p_lcssa51935233;
        end else if ((1'b1 == ap_condition_3895)) begin
            empty_145_fu_260 <= ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_146_fu_264 <= p_lcssa5106;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_146_fu_264 <= ap_phi_mux_empty_183_phi_fu_858_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_147_fu_268 <= p_lcssa50835108;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_147_fu_268 <= ap_phi_mux_empty_181_phi_fu_848_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_148_fu_272 <= p_lcssa50855110;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_148_fu_272 <= ap_phi_mux_empty_179_phi_fu_838_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_149_fu_276 <= p_lcssa50875112;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_149_fu_276 <= ap_phi_mux_empty_177_phi_fu_828_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_150_fu_280 <= p_lcssa50895114;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_150_fu_280 <= ap_phi_mux_g_2_phi_fu_818_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_151_fu_284 <= p_lcssa50915116;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_151_fu_284 <= ap_phi_mux_g_4_phi_fu_808_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_152_fu_288 <= p_lcssa50935118;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_152_fu_288 <= ap_phi_mux_empty_173_phi_fu_798_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_153_fu_292 <= p_lcssa50955120;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_153_fu_292 <= ap_phi_mux_empty_171_phi_fu_788_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_154_fu_296 <= p_lcssa50975122;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_154_fu_296 <= ap_phi_mux_empty_169_phi_fu_778_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_155_fu_300 <= p_lcssa50995124;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_155_fu_300 <= ap_phi_mux_empty_167_phi_fu_768_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_156_fu_304 <= p_lcssa51845215;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_156_fu_304 <= ap_phi_mux_empty_165_phi_fu_758_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_157_fu_308 <= p_lcssa51865219;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_157_fu_308 <= ap_phi_mux_empty_164_phi_fu_748_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_158_fu_312 <= p_lcssa51885223;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_158_fu_312 <= ap_phi_mux_empty_163_phi_fu_738_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_159_fu_316 <= p_lcssa51905227;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_159_fu_316 <= ap_phi_mux_empty_162_phi_fu_728_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_160_fu_320 <= p_lcssa51925231;
        end else if (((icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            empty_160_fu_320 <= ap_phi_mux_empty_161_phi_fu_717_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_161_reg_714 <= empty_145_fu_260;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_161_reg_714 <= ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_161_reg_714 <= ap_phi_reg_pp0_iter2_empty_161_reg_714;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_162_reg_725 <= empty_144_fu_256;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_162_reg_725 <= trunc_ln337_fu_1477_p1;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_162_reg_725 <= ap_phi_reg_pp0_iter2_empty_162_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_163_reg_735 <= empty_143_fu_252;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_163_reg_735 <= trunc_ln337_1_fu_1494_p1;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_163_reg_735 <= ap_phi_reg_pp0_iter2_empty_163_reg_735;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_164_reg_745 <= empty_142_fu_248;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_164_reg_745 <= trunc_ln337_2_fu_1509_p1;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_164_reg_745 <= ap_phi_reg_pp0_iter2_empty_164_reg_745;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_165_reg_755 <= empty_fu_244;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_165_reg_755 <= trunc_ln337_3_fu_1524_p1;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_165_reg_755 <= ap_phi_reg_pp0_iter2_empty_165_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_167_reg_765 <= empty_145_fu_260;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_167_reg_765 <= select_ln387_17_fu_1682_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_167_reg_765 <= ap_phi_reg_pp0_iter2_empty_167_reg_765;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_169_reg_775 <= empty_160_fu_320;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_169_reg_775 <= select_ln387_19_fu_1697_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_169_reg_775 <= ap_phi_reg_pp0_iter2_empty_169_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_171_reg_785 <= empty_144_fu_256;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_171_reg_785 <= select_ln387_9_fu_1622_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_171_reg_785 <= ap_phi_reg_pp0_iter2_empty_171_reg_785;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_173_reg_795 <= empty_159_fu_316;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_173_reg_795 <= select_ln387_11_fu_1637_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_173_reg_795 <= ap_phi_reg_pp0_iter2_empty_173_reg_795;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_177_reg_825 <= empty_142_fu_248;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_177_reg_825 <= select_ln387_1_fu_1562_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_177_reg_825 <= ap_phi_reg_pp0_iter2_empty_177_reg_825;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_179_reg_835 <= empty_157_fu_308;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_179_reg_835 <= select_ln387_3_fu_1577_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_179_reg_835 <= ap_phi_reg_pp0_iter2_empty_179_reg_835;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_181_reg_845 <= empty_fu_244;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_181_reg_845 <= select_ln387_5_fu_1592_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_181_reg_845 <= ap_phi_reg_pp0_iter2_empty_181_reg_845;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_183_reg_855 <= empty_156_fu_304;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            empty_183_reg_855 <= select_ln387_7_fu_1607_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            empty_183_reg_855 <= ap_phi_reg_pp0_iter2_empty_183_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_fu_244 <= p_lcssa51855217;
        end else if ((1'b1 == ap_condition_3895)) begin
            empty_fu_244 <= {{linebuf_yuv_3_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            g_2_reg_815 <= empty_158_fu_312;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            g_2_reg_815 <= select_ln387_15_fu_1667_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            g_2_reg_815 <= ap_phi_reg_pp0_iter2_g_2_reg_815;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln328_reg_5402 == 1'd0) & (icmp_ln318_reg_5398 == 1'd0))) begin
            g_4_reg_805 <= empty_143_fu_252;
        end else if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
            g_4_reg_805 <= select_ln387_13_fu_1652_p3;
        end else if (~(icmp_ln318_reg_5398 == 1'd1)) begin
            g_4_reg_805 <= ap_phi_reg_pp0_iter2_g_4_reg_805;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_fu_236 <= 17'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln318_fu_1337_p2 == 1'd0))) begin
            x_fu_236 <= x_9_fu_1386_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            z_fu_240 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln318_fu_1337_p2 == 1'd0))) begin
            z_fu_240 <= add_ln323_fu_1342_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        SD_1_reg_5738 <= {{add_ln484_fu_2682_p2[10:1]}};
        SD_2_reg_5858 <= {{add_ln483_1_fu_3495_p2[10:1]}};
        SD_3_reg_5863 <= {{add_ln484_1_fu_3541_p2[10:1]}};
        SD_reg_5733 <= {{add_ln483_fu_2636_p2[10:1]}};
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ave_1_reg_5667 <= ave_1_fu_2312_p2;
        ave_1_reg_5667_pp0_iter4_reg <= ave_1_reg_5667;
        ave_1_reg_5667_pp0_iter5_reg <= ave_1_reg_5667_pp0_iter4_reg;
        ave_1_reg_5667_pp0_iter6_reg <= ave_1_reg_5667_pp0_iter5_reg;
        ave_1_reg_5667_pp0_iter7_reg <= ave_1_reg_5667_pp0_iter6_reg;
        ave_2_reg_5682 <= ave_2_fu_2336_p2;
        ave_2_reg_5682_pp0_iter4_reg <= ave_2_reg_5682;
        ave_2_reg_5682_pp0_iter5_reg <= ave_2_reg_5682_pp0_iter4_reg;
        ave_2_reg_5682_pp0_iter6_reg <= ave_2_reg_5682_pp0_iter5_reg;
        ave_2_reg_5682_pp0_iter7_reg <= ave_2_reg_5682_pp0_iter6_reg;
        ave_3_reg_5692 <= ave_3_fu_2370_p2;
        ave_3_reg_5692_pp0_iter4_reg <= ave_3_reg_5692;
        ave_3_reg_5692_pp0_iter5_reg <= ave_3_reg_5692_pp0_iter4_reg;
        ave_4_reg_5765 <= ave_4_fu_3129_p2;
        ave_4_reg_5765_pp0_iter4_reg <= ave_4_reg_5765;
        ave_4_reg_5765_pp0_iter5_reg <= ave_4_reg_5765_pp0_iter4_reg;
        ave_5_reg_5792 <= ave_5_fu_3171_p2;
        ave_5_reg_5792_pp0_iter4_reg <= ave_5_reg_5792;
        ave_5_reg_5792_pp0_iter5_reg <= ave_5_reg_5792_pp0_iter4_reg;
        ave_5_reg_5792_pp0_iter6_reg <= ave_5_reg_5792_pp0_iter5_reg;
        ave_5_reg_5792_pp0_iter7_reg <= ave_5_reg_5792_pp0_iter6_reg;
        ave_6_reg_5802 <= ave_6_fu_3195_p2;
        ave_6_reg_5802_pp0_iter4_reg <= ave_6_reg_5802;
        ave_6_reg_5802_pp0_iter5_reg <= ave_6_reg_5802_pp0_iter4_reg;
        ave_6_reg_5802_pp0_iter6_reg <= ave_6_reg_5802_pp0_iter5_reg;
        ave_6_reg_5802_pp0_iter7_reg <= ave_6_reg_5802_pp0_iter6_reg;
        ave_7_reg_5817 <= ave_7_fu_3229_p2;
        ave_7_reg_5817_pp0_iter4_reg <= ave_7_reg_5817;
        ave_7_reg_5817_pp0_iter5_reg <= ave_7_reg_5817_pp0_iter4_reg;
        ave_reg_5640 <= ave_fu_2270_p2;
        ave_reg_5640_pp0_iter4_reg <= ave_reg_5640;
        ave_reg_5640_pp0_iter5_reg <= ave_reg_5640_pp0_iter4_reg;
        g_2_reg_815_pp0_iter3_reg <= g_2_reg_815;
        g_2_reg_815_pp0_iter4_reg <= g_2_reg_815_pp0_iter3_reg;
        g_2_reg_815_pp0_iter5_reg <= g_2_reg_815_pp0_iter4_reg;
        g_2_reg_815_pp0_iter6_reg <= g_2_reg_815_pp0_iter5_reg;
        g_2_reg_815_pp0_iter7_reg <= g_2_reg_815_pp0_iter6_reg;
        g_2_reg_815_pp0_iter8_reg <= g_2_reg_815_pp0_iter7_reg;
        g_4_reg_805_pp0_iter3_reg <= g_4_reg_805;
        g_4_reg_805_pp0_iter4_reg <= g_4_reg_805_pp0_iter3_reg;
        g_4_reg_805_pp0_iter5_reg <= g_4_reg_805_pp0_iter4_reg;
        g_4_reg_805_pp0_iter6_reg <= g_4_reg_805_pp0_iter5_reg;
        g_4_reg_805_pp0_iter7_reg <= g_4_reg_805_pp0_iter6_reg;
        g_4_reg_805_pp0_iter8_reg <= g_4_reg_805_pp0_iter7_reg;
        icmp_ln318_reg_5398_pp0_iter2_reg <= icmp_ln318_reg_5398;
        icmp_ln318_reg_5398_pp0_iter3_reg <= icmp_ln318_reg_5398_pp0_iter2_reg;
        icmp_ln318_reg_5398_pp0_iter4_reg <= icmp_ln318_reg_5398_pp0_iter3_reg;
        icmp_ln318_reg_5398_pp0_iter5_reg <= icmp_ln318_reg_5398_pp0_iter4_reg;
        icmp_ln318_reg_5398_pp0_iter6_reg <= icmp_ln318_reg_5398_pp0_iter5_reg;
        icmp_ln318_reg_5398_pp0_iter7_reg <= icmp_ln318_reg_5398_pp0_iter6_reg;
        icmp_ln318_reg_5398_pp0_iter8_reg <= icmp_ln318_reg_5398_pp0_iter7_reg;
        lshr_ln501_1_reg_6013 <= {{mul_ln501_1_fu_4717_p2[17:8]}};
        lshr_ln501_1_reg_6013_pp0_iter7_reg <= lshr_ln501_1_reg_6013;
        lshr_ln501_2_reg_6018 <= {{mul_ln501_2_fu_4736_p2[17:8]}};
        lshr_ln501_2_reg_6018_pp0_iter7_reg <= lshr_ln501_2_reg_6018;
        lshr_ln501_5_reg_6043 <= {{mul_ln501_5_fu_4807_p2[17:8]}};
        lshr_ln501_5_reg_6043_pp0_iter7_reg <= lshr_ln501_5_reg_6043;
        lshr_ln501_6_reg_6048 <= {{mul_ln501_6_fu_4826_p2[17:8]}};
        lshr_ln501_6_reg_6048_pp0_iter7_reg <= lshr_ln501_6_reg_6048;
        mean_1_reg_5705 <= mean_1_fu_2480_p3;
        mean_2_reg_5713 <= mean_2_fu_2536_p3;
        mean_3_reg_5721 <= mean_3_fu_2592_p3;
        mean_4_reg_5822 <= mean_4_fu_3283_p3;
        mean_5_reg_5830 <= mean_5_fu_3339_p3;
        mean_6_reg_5838 <= mean_6_fu_3395_p3;
        mean_7_reg_5845 <= mean_7_fu_3451_p3;
        mean_reg_5697 <= mean_fu_2424_p3;
        p_load100_reg_5478_pp0_iter3_reg <= p_load100_reg_5478;
        p_load100_reg_5478_pp0_iter4_reg <= p_load100_reg_5478_pp0_iter3_reg;
        p_load100_reg_5478_pp0_iter5_reg <= p_load100_reg_5478_pp0_iter4_reg;
        p_load100_reg_5478_pp0_iter6_reg <= p_load100_reg_5478_pp0_iter5_reg;
        p_load100_reg_5478_pp0_iter7_reg <= p_load100_reg_5478_pp0_iter6_reg;
        p_load100_reg_5478_pp0_iter8_reg <= p_load100_reg_5478_pp0_iter7_reg;
        p_load102_reg_5473_pp0_iter3_reg <= p_load102_reg_5473;
        p_load102_reg_5473_pp0_iter4_reg <= p_load102_reg_5473_pp0_iter3_reg;
        p_load102_reg_5473_pp0_iter5_reg <= p_load102_reg_5473_pp0_iter4_reg;
        p_load102_reg_5473_pp0_iter6_reg <= p_load102_reg_5473_pp0_iter5_reg;
        p_load102_reg_5473_pp0_iter7_reg <= p_load102_reg_5473_pp0_iter6_reg;
        p_load102_reg_5473_pp0_iter8_reg <= p_load102_reg_5473_pp0_iter7_reg;
        p_load104_reg_5468_pp0_iter3_reg <= p_load104_reg_5468;
        p_load104_reg_5468_pp0_iter4_reg <= p_load104_reg_5468_pp0_iter3_reg;
        p_load104_reg_5468_pp0_iter5_reg <= p_load104_reg_5468_pp0_iter4_reg;
        p_load104_reg_5468_pp0_iter6_reg <= p_load104_reg_5468_pp0_iter5_reg;
        p_load104_reg_5468_pp0_iter7_reg <= p_load104_reg_5468_pp0_iter6_reg;
        p_load104_reg_5468_pp0_iter8_reg <= p_load104_reg_5468_pp0_iter7_reg;
        p_load106_reg_5463_pp0_iter3_reg <= p_load106_reg_5463;
        p_load106_reg_5463_pp0_iter4_reg <= p_load106_reg_5463_pp0_iter3_reg;
        p_load106_reg_5463_pp0_iter5_reg <= p_load106_reg_5463_pp0_iter4_reg;
        p_load106_reg_5463_pp0_iter6_reg <= p_load106_reg_5463_pp0_iter5_reg;
        p_load106_reg_5463_pp0_iter7_reg <= p_load106_reg_5463_pp0_iter6_reg;
        p_load106_reg_5463_pp0_iter8_reg <= p_load106_reg_5463_pp0_iter7_reg;
        p_load108_reg_5458_pp0_iter3_reg <= p_load108_reg_5458;
        p_load108_reg_5458_pp0_iter4_reg <= p_load108_reg_5458_pp0_iter3_reg;
        p_load108_reg_5458_pp0_iter5_reg <= p_load108_reg_5458_pp0_iter4_reg;
        p_load108_reg_5458_pp0_iter6_reg <= p_load108_reg_5458_pp0_iter5_reg;
        p_load108_reg_5458_pp0_iter7_reg <= p_load108_reg_5458_pp0_iter6_reg;
        p_load108_reg_5458_pp0_iter8_reg <= p_load108_reg_5458_pp0_iter7_reg;
        p_load86_reg_5558_pp0_iter3_reg <= p_load86_reg_5558;
        p_load86_reg_5558_pp0_iter4_reg <= p_load86_reg_5558_pp0_iter3_reg;
        p_load86_reg_5558_pp0_iter5_reg <= p_load86_reg_5558_pp0_iter4_reg;
        p_load86_reg_5558_pp0_iter6_reg <= p_load86_reg_5558_pp0_iter5_reg;
        p_load86_reg_5558_pp0_iter7_reg <= p_load86_reg_5558_pp0_iter6_reg;
        p_load86_reg_5558_pp0_iter8_reg <= p_load86_reg_5558_pp0_iter7_reg;
        p_load87_reg_5553_pp0_iter3_reg <= p_load87_reg_5553;
        p_load87_reg_5553_pp0_iter4_reg <= p_load87_reg_5553_pp0_iter3_reg;
        p_load87_reg_5553_pp0_iter5_reg <= p_load87_reg_5553_pp0_iter4_reg;
        p_load87_reg_5553_pp0_iter6_reg <= p_load87_reg_5553_pp0_iter5_reg;
        p_load87_reg_5553_pp0_iter7_reg <= p_load87_reg_5553_pp0_iter6_reg;
        p_load87_reg_5553_pp0_iter8_reg <= p_load87_reg_5553_pp0_iter7_reg;
        p_load88_reg_5548_pp0_iter3_reg <= p_load88_reg_5548;
        p_load88_reg_5548_pp0_iter4_reg <= p_load88_reg_5548_pp0_iter3_reg;
        p_load88_reg_5548_pp0_iter5_reg <= p_load88_reg_5548_pp0_iter4_reg;
        p_load88_reg_5548_pp0_iter6_reg <= p_load88_reg_5548_pp0_iter5_reg;
        p_load88_reg_5548_pp0_iter7_reg <= p_load88_reg_5548_pp0_iter6_reg;
        p_load88_reg_5548_pp0_iter8_reg <= p_load88_reg_5548_pp0_iter7_reg;
        p_load89_reg_5543_pp0_iter3_reg <= p_load89_reg_5543;
        p_load89_reg_5543_pp0_iter4_reg <= p_load89_reg_5543_pp0_iter3_reg;
        p_load89_reg_5543_pp0_iter5_reg <= p_load89_reg_5543_pp0_iter4_reg;
        p_load89_reg_5543_pp0_iter6_reg <= p_load89_reg_5543_pp0_iter5_reg;
        p_load89_reg_5543_pp0_iter7_reg <= p_load89_reg_5543_pp0_iter6_reg;
        p_load89_reg_5543_pp0_iter8_reg <= p_load89_reg_5543_pp0_iter7_reg;
        p_load90_reg_5537_pp0_iter3_reg <= p_load90_reg_5537;
        p_load90_reg_5537_pp0_iter4_reg <= p_load90_reg_5537_pp0_iter3_reg;
        p_load90_reg_5537_pp0_iter5_reg <= p_load90_reg_5537_pp0_iter4_reg;
        p_load90_reg_5537_pp0_iter6_reg <= p_load90_reg_5537_pp0_iter5_reg;
        p_load90_reg_5537_pp0_iter7_reg <= p_load90_reg_5537_pp0_iter6_reg;
        p_load90_reg_5537_pp0_iter8_reg <= p_load90_reg_5537_pp0_iter7_reg;
        p_load91_reg_5531_pp0_iter3_reg <= p_load91_reg_5531;
        p_load91_reg_5531_pp0_iter4_reg <= p_load91_reg_5531_pp0_iter3_reg;
        p_load91_reg_5531_pp0_iter5_reg <= p_load91_reg_5531_pp0_iter4_reg;
        p_load91_reg_5531_pp0_iter6_reg <= p_load91_reg_5531_pp0_iter5_reg;
        p_load91_reg_5531_pp0_iter7_reg <= p_load91_reg_5531_pp0_iter6_reg;
        p_load91_reg_5531_pp0_iter8_reg <= p_load91_reg_5531_pp0_iter7_reg;
        p_load92_reg_5525_pp0_iter3_reg <= p_load92_reg_5525;
        p_load92_reg_5525_pp0_iter4_reg <= p_load92_reg_5525_pp0_iter3_reg;
        p_load92_reg_5525_pp0_iter5_reg <= p_load92_reg_5525_pp0_iter4_reg;
        p_load92_reg_5525_pp0_iter6_reg <= p_load92_reg_5525_pp0_iter5_reg;
        p_load92_reg_5525_pp0_iter7_reg <= p_load92_reg_5525_pp0_iter6_reg;
        p_load92_reg_5525_pp0_iter8_reg <= p_load92_reg_5525_pp0_iter7_reg;
        p_load93_reg_5519_pp0_iter3_reg <= p_load93_reg_5519;
        p_load93_reg_5519_pp0_iter4_reg <= p_load93_reg_5519_pp0_iter3_reg;
        p_load93_reg_5519_pp0_iter5_reg <= p_load93_reg_5519_pp0_iter4_reg;
        p_load93_reg_5519_pp0_iter6_reg <= p_load93_reg_5519_pp0_iter5_reg;
        p_load93_reg_5519_pp0_iter7_reg <= p_load93_reg_5519_pp0_iter6_reg;
        p_load93_reg_5519_pp0_iter8_reg <= p_load93_reg_5519_pp0_iter7_reg;
        p_load94_reg_5513_pp0_iter3_reg <= p_load94_reg_5513;
        p_load94_reg_5513_pp0_iter4_reg <= p_load94_reg_5513_pp0_iter3_reg;
        p_load94_reg_5513_pp0_iter5_reg <= p_load94_reg_5513_pp0_iter4_reg;
        p_load94_reg_5513_pp0_iter6_reg <= p_load94_reg_5513_pp0_iter5_reg;
        p_load94_reg_5513_pp0_iter7_reg <= p_load94_reg_5513_pp0_iter6_reg;
        p_load94_reg_5513_pp0_iter8_reg <= p_load94_reg_5513_pp0_iter7_reg;
        p_load95_reg_5507_pp0_iter3_reg <= p_load95_reg_5507;
        p_load95_reg_5507_pp0_iter4_reg <= p_load95_reg_5507_pp0_iter3_reg;
        p_load95_reg_5507_pp0_iter5_reg <= p_load95_reg_5507_pp0_iter4_reg;
        p_load95_reg_5507_pp0_iter6_reg <= p_load95_reg_5507_pp0_iter5_reg;
        p_load95_reg_5507_pp0_iter7_reg <= p_load95_reg_5507_pp0_iter6_reg;
        p_load95_reg_5507_pp0_iter8_reg <= p_load95_reg_5507_pp0_iter7_reg;
        p_load96_reg_5501_pp0_iter3_reg <= p_load96_reg_5501;
        p_load96_reg_5501_pp0_iter4_reg <= p_load96_reg_5501_pp0_iter3_reg;
        p_load96_reg_5501_pp0_iter5_reg <= p_load96_reg_5501_pp0_iter4_reg;
        p_load96_reg_5501_pp0_iter6_reg <= p_load96_reg_5501_pp0_iter5_reg;
        p_load96_reg_5501_pp0_iter7_reg <= p_load96_reg_5501_pp0_iter6_reg;
        p_load96_reg_5501_pp0_iter8_reg <= p_load96_reg_5501_pp0_iter7_reg;
        p_load97_reg_5495_pp0_iter3_reg <= p_load97_reg_5495;
        p_load97_reg_5495_pp0_iter4_reg <= p_load97_reg_5495_pp0_iter3_reg;
        p_load97_reg_5495_pp0_iter5_reg <= p_load97_reg_5495_pp0_iter4_reg;
        p_load97_reg_5495_pp0_iter6_reg <= p_load97_reg_5495_pp0_iter5_reg;
        p_load97_reg_5495_pp0_iter7_reg <= p_load97_reg_5495_pp0_iter6_reg;
        p_load97_reg_5495_pp0_iter8_reg <= p_load97_reg_5495_pp0_iter7_reg;
        p_load98_reg_5489_pp0_iter3_reg <= p_load98_reg_5489;
        p_load98_reg_5489_pp0_iter4_reg <= p_load98_reg_5489_pp0_iter3_reg;
        p_load98_reg_5489_pp0_iter5_reg <= p_load98_reg_5489_pp0_iter4_reg;
        p_load98_reg_5489_pp0_iter6_reg <= p_load98_reg_5489_pp0_iter5_reg;
        p_load98_reg_5489_pp0_iter7_reg <= p_load98_reg_5489_pp0_iter6_reg;
        p_load98_reg_5489_pp0_iter8_reg <= p_load98_reg_5489_pp0_iter7_reg;
        p_load99_reg_5483_pp0_iter3_reg <= p_load99_reg_5483;
        p_load99_reg_5483_pp0_iter4_reg <= p_load99_reg_5483_pp0_iter3_reg;
        p_load99_reg_5483_pp0_iter5_reg <= p_load99_reg_5483_pp0_iter4_reg;
        p_load99_reg_5483_pp0_iter6_reg <= p_load99_reg_5483_pp0_iter5_reg;
        p_load99_reg_5483_pp0_iter7_reg <= p_load99_reg_5483_pp0_iter6_reg;
        p_load99_reg_5483_pp0_iter8_reg <= p_load99_reg_5483_pp0_iter7_reg;
        p_load_reg_5563_pp0_iter3_reg <= p_load_reg_5563;
        p_load_reg_5563_pp0_iter4_reg <= p_load_reg_5563_pp0_iter3_reg;
        p_load_reg_5563_pp0_iter5_reg <= p_load_reg_5563_pp0_iter4_reg;
        p_load_reg_5563_pp0_iter6_reg <= p_load_reg_5563_pp0_iter5_reg;
        p_load_reg_5563_pp0_iter7_reg <= p_load_reg_5563_pp0_iter6_reg;
        p_load_reg_5563_pp0_iter8_reg <= p_load_reg_5563_pp0_iter7_reg;
        sext_ln465_1_reg_5624 <= sext_ln465_1_fu_2238_p1;
        sext_ln465_2_reg_5629 <= sext_ln465_2_fu_2242_p1;
        sext_ln465_3_reg_5634 <= sext_ln465_3_fu_2246_p1;
        sext_ln465_6_reg_5743 <= sext_ln465_6_fu_3093_p1;
        sext_ln465_7_reg_5749 <= sext_ln465_7_fu_3097_p1;
        sext_ln465_8_reg_5754 <= sext_ln465_8_fu_3101_p1;
        sext_ln465_9_reg_5759 <= sext_ln465_9_fu_3105_p1;
        sext_ln465_reg_5618 <= sext_ln465_fu_2234_p1;
        sext_ln466_10_reg_5787 <= sext_ln466_10_fu_3157_p1;
        sext_ln466_1_reg_5650 <= sext_ln466_1_fu_2280_p1;
        sext_ln466_2_reg_5656 <= sext_ln466_2_fu_2284_p1;
        sext_ln466_4_reg_5662 <= sext_ln466_4_fu_2298_p1;
        sext_ln466_6_reg_5770 <= sext_ln466_6_fu_3135_p1;
        sext_ln466_7_reg_5775 <= sext_ln466_7_fu_3139_p1;
        sext_ln466_8_reg_5781 <= sext_ln466_8_fu_3143_p1;
        sext_ln466_reg_5645 <= sext_ln466_fu_2276_p1;
        sext_ln467_1_reg_5677 <= sext_ln467_1_fu_2322_p1;
        sext_ln467_3_reg_5797 <= sext_ln467_3_fu_3177_p1;
        sext_ln467_reg_5672 <= sext_ln467_fu_2318_p1;
        sext_ln468_3_reg_5807 <= sext_ln468_3_fu_3201_p1;
        sext_ln468_4_reg_5812 <= sext_ln468_4_fu_3205_p1;
        sext_ln468_reg_5687 <= sext_ln468_fu_2342_p1;
        sub_ln478_6_reg_5853 <= sub_ln478_6_fu_3459_p2;
        sub_ln479_3_reg_5728 <= sub_ln479_3_fu_2600_p2;
        tmp_62_reg_5454_pp0_iter2_reg <= tmp_62_reg_5454;
        tmp_62_reg_5454_pp0_iter3_reg <= tmp_62_reg_5454_pp0_iter2_reg;
        tmp_62_reg_5454_pp0_iter4_reg <= tmp_62_reg_5454_pp0_iter3_reg;
        tmp_62_reg_5454_pp0_iter5_reg <= tmp_62_reg_5454_pp0_iter4_reg;
        tmp_62_reg_5454_pp0_iter6_reg <= tmp_62_reg_5454_pp0_iter5_reg;
        tmp_62_reg_5454_pp0_iter7_reg <= tmp_62_reg_5454_pp0_iter6_reg;
        tmp_62_reg_5454_pp0_iter8_reg <= tmp_62_reg_5454_pp0_iter7_reg;
        tmp_62_reg_5454_pp0_iter9_reg <= tmp_62_reg_5454_pp0_iter8_reg;
        w_1_reg_5988 <= {{DIV1_TABLE_q0[9:1]}};
        w_24_reg_5973 <= {{DIV1_TABLE_q3[9:1]}};
        w_25_reg_5948 <= {{DIV1_TABLE_q7[9:1]}};
        w_3_reg_5953 <= {{DIV1_TABLE_q6[9:2]}};
        w_5_reg_5958 <= {{DIV1_TABLE_q5[9:2]}};
        w_7_reg_5963 <= {{DIV1_TABLE_q4[9:1]}};
        w_9_reg_5978 <= {{DIV1_TABLE_q2[9:2]}};
        w_s_reg_5983 <= {{DIV1_TABLE_q1[9:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln315_1_read_reg_5388 <= add_ln315_1;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cmp147_reg_5430 <= cmp147_fu_1367_p2;
        icmp_ln318_reg_5398 <= icmp_ln318_fu_1337_p2;
        icmp_ln328_reg_5402 <= icmp_ln328_fu_1362_p2;
        linebuf_yuv_1_addr_reg_5412 <= zext_ln279_fu_1348_p1;
        linebuf_yuv_2_addr_reg_5418 <= zext_ln279_fu_1348_p1;
        linebuf_yuv_3_addr_reg_5424 <= zext_ln279_fu_1348_p1;
        linebuf_yuv_addr_reg_5406 <= zext_ln279_fu_1348_p1;
        tmp_62_reg_5454 <= or_ln585_fu_1373_p2[32'd16];
        zext_ln283_cast_reg_5393[15 : 0] <= zext_ln283_cast_fu_1217_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_166_reg_865 <= ap_phi_reg_pp0_iter0_empty_166_reg_865;
        ap_phi_reg_pp0_iter1_empty_168_reg_874 <= ap_phi_reg_pp0_iter0_empty_168_reg_874;
        ap_phi_reg_pp0_iter1_empty_170_reg_883 <= ap_phi_reg_pp0_iter0_empty_170_reg_883;
        ap_phi_reg_pp0_iter1_empty_172_reg_892 <= ap_phi_reg_pp0_iter0_empty_172_reg_892;
        ap_phi_reg_pp0_iter1_empty_174_reg_901 <= ap_phi_reg_pp0_iter0_empty_174_reg_901;
        ap_phi_reg_pp0_iter1_empty_175_reg_910 <= ap_phi_reg_pp0_iter0_empty_175_reg_910;
        ap_phi_reg_pp0_iter1_empty_176_reg_919 <= ap_phi_reg_pp0_iter0_empty_176_reg_919;
        ap_phi_reg_pp0_iter1_empty_178_reg_928 <= ap_phi_reg_pp0_iter0_empty_178_reg_928;
        ap_phi_reg_pp0_iter1_empty_180_reg_937 <= ap_phi_reg_pp0_iter0_empty_180_reg_937;
        ap_phi_reg_pp0_iter1_empty_182_reg_946 <= ap_phi_reg_pp0_iter0_empty_182_reg_946;
        ap_phi_reg_pp0_iter1_g_1_reg_966 <= ap_phi_reg_pp0_iter0_g_1_reg_966;
        ap_phi_reg_pp0_iter1_g_5_reg_997 <= ap_phi_reg_pp0_iter0_g_5_reg_997;
        ap_phi_reg_pp0_iter1_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter0_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter1_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter0_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter1_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter0_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_166_reg_865 <= ap_phi_reg_pp0_iter1_empty_166_reg_865;
        ap_phi_reg_pp0_iter2_empty_168_reg_874 <= ap_phi_reg_pp0_iter1_empty_168_reg_874;
        ap_phi_reg_pp0_iter2_empty_170_reg_883 <= ap_phi_reg_pp0_iter1_empty_170_reg_883;
        ap_phi_reg_pp0_iter2_empty_172_reg_892 <= ap_phi_reg_pp0_iter1_empty_172_reg_892;
        ap_phi_reg_pp0_iter2_empty_174_reg_901 <= ap_phi_reg_pp0_iter1_empty_174_reg_901;
        ap_phi_reg_pp0_iter2_empty_175_reg_910 <= ap_phi_reg_pp0_iter1_empty_175_reg_910;
        ap_phi_reg_pp0_iter2_empty_176_reg_919 <= ap_phi_reg_pp0_iter1_empty_176_reg_919;
        ap_phi_reg_pp0_iter2_empty_178_reg_928 <= ap_phi_reg_pp0_iter1_empty_178_reg_928;
        ap_phi_reg_pp0_iter2_empty_180_reg_937 <= ap_phi_reg_pp0_iter1_empty_180_reg_937;
        ap_phi_reg_pp0_iter2_empty_182_reg_946 <= ap_phi_reg_pp0_iter1_empty_182_reg_946;
        ap_phi_reg_pp0_iter2_g_1_reg_966 <= ap_phi_reg_pp0_iter1_g_1_reg_966;
        ap_phi_reg_pp0_iter2_g_5_reg_997 <= ap_phi_reg_pp0_iter1_g_5_reg_997;
        ap_phi_reg_pp0_iter2_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter1_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter2_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter1_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter1_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter2_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter1_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_g_1_reg_966 <= ap_phi_reg_pp0_iter2_g_1_reg_966;
        ap_phi_reg_pp0_iter3_g_5_reg_997 <= ap_phi_reg_pp0_iter2_g_5_reg_997;
        ap_phi_reg_pp0_iter3_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter2_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter3_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter2_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter2_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter3_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter2_phi_ln511_reg_975;
        p_load100_reg_5478 <= empty_145_fu_260;
        p_load102_reg_5473 <= empty_144_fu_256;
        p_load104_reg_5468 <= empty_143_fu_252;
        p_load106_reg_5463 <= empty_142_fu_248;
        p_load108_reg_5458 <= empty_fu_244;
        p_load86_reg_5558 <= empty_159_fu_316;
        p_load87_reg_5553 <= empty_158_fu_312;
        p_load88_reg_5548 <= empty_157_fu_308;
        p_load89_reg_5543 <= empty_156_fu_304;
        p_load90_reg_5537 <= empty_155_fu_300;
        p_load91_reg_5531 <= empty_154_fu_296;
        p_load92_reg_5525 <= empty_153_fu_292;
        p_load93_reg_5519 <= empty_152_fu_288;
        p_load94_reg_5513 <= empty_151_fu_284;
        p_load95_reg_5507 <= empty_150_fu_280;
        p_load96_reg_5501 <= empty_149_fu_276;
        p_load97_reg_5495 <= empty_148_fu_272;
        p_load98_reg_5489 <= empty_147_fu_268;
        p_load99_reg_5483 <= empty_146_fu_264;
        p_load_reg_5563 <= empty_160_fu_320;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_g_1_reg_966 <= ap_phi_reg_pp0_iter3_g_1_reg_966;
        ap_phi_reg_pp0_iter4_g_5_reg_997 <= ap_phi_reg_pp0_iter3_g_5_reg_997;
        ap_phi_reg_pp0_iter4_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter3_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter4_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter3_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter3_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter4_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter3_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_g_1_reg_966 <= ap_phi_reg_pp0_iter4_g_1_reg_966;
        ap_phi_reg_pp0_iter5_g_5_reg_997 <= ap_phi_reg_pp0_iter4_g_5_reg_997;
        ap_phi_reg_pp0_iter5_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter4_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter5_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter4_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter4_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter5_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter4_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_g_1_reg_966 <= ap_phi_reg_pp0_iter5_g_1_reg_966;
        ap_phi_reg_pp0_iter6_g_5_reg_997 <= ap_phi_reg_pp0_iter5_g_5_reg_997;
        ap_phi_reg_pp0_iter6_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter5_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter6_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter5_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter5_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter6_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter5_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_g_1_reg_966 <= ap_phi_reg_pp0_iter6_g_1_reg_966;
        ap_phi_reg_pp0_iter7_g_5_reg_997 <= ap_phi_reg_pp0_iter6_g_5_reg_997;
        ap_phi_reg_pp0_iter7_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter6_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter7_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter6_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter6_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter7_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter6_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_g_1_reg_966 <= ap_phi_reg_pp0_iter7_g_1_reg_966;
        ap_phi_reg_pp0_iter8_g_5_reg_997 <= ap_phi_reg_pp0_iter7_g_5_reg_997;
        ap_phi_reg_pp0_iter8_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter7_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter8_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter7_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter7_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter8_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter7_phi_ln511_reg_975;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_g_1_reg_966 <= ap_phi_reg_pp0_iter8_g_1_reg_966;
        ap_phi_reg_pp0_iter9_g_5_reg_997 <= ap_phi_reg_pp0_iter8_g_5_reg_997;
        ap_phi_reg_pp0_iter9_phi_ln509_1_reg_986 <= ap_phi_reg_pp0_iter8_phi_ln509_1_reg_986;
        ap_phi_reg_pp0_iter9_phi_ln509_reg_955 <= ap_phi_reg_pp0_iter8_phi_ln509_reg_955;
        ap_phi_reg_pp0_iter9_phi_ln511_1_reg_1006 <= ap_phi_reg_pp0_iter8_phi_ln511_1_reg_1006;
        ap_phi_reg_pp0_iter9_phi_ln511_reg_975 <= ap_phi_reg_pp0_iter8_phi_ln511_reg_975;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce0 = 1'b1;
    end else begin
        DIV1_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce1 = 1'b1;
    end else begin
        DIV1_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce2 = 1'b1;
    end else begin
        DIV1_TABLE_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce3 = 1'b1;
    end else begin
        DIV1_TABLE_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce4 = 1'b1;
    end else begin
        DIV1_TABLE_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce5 = 1'b1;
    end else begin
        DIV1_TABLE_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce6 = 1'b1;
    end else begin
        DIV1_TABLE_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DIV1_TABLE_ce7 = 1'b1;
    end else begin
        DIV1_TABLE_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        DIV2_TABLE_ce0 = 1'b1;
    end else begin
        DIV2_TABLE_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        DIV2_TABLE_ce1 = 1'b1;
    end else begin
        DIV2_TABLE_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln318_fu_1337_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln318_reg_5398 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_161_phi_fu_717_p4 = empty_145_fu_260;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_161_phi_fu_717_p4 = ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4;
        end else begin
            ap_phi_mux_empty_161_phi_fu_717_p4 = ap_phi_reg_pp0_iter2_empty_161_reg_714;
        end
    end else begin
        ap_phi_mux_empty_161_phi_fu_717_p4 = ap_phi_reg_pp0_iter2_empty_161_reg_714;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_162_phi_fu_728_p4 = empty_144_fu_256;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_162_phi_fu_728_p4 = trunc_ln337_fu_1477_p1;
        end else begin
            ap_phi_mux_empty_162_phi_fu_728_p4 = ap_phi_reg_pp0_iter2_empty_162_reg_725;
        end
    end else begin
        ap_phi_mux_empty_162_phi_fu_728_p4 = ap_phi_reg_pp0_iter2_empty_162_reg_725;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_163_phi_fu_738_p4 = empty_143_fu_252;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_163_phi_fu_738_p4 = trunc_ln337_1_fu_1494_p1;
        end else begin
            ap_phi_mux_empty_163_phi_fu_738_p4 = ap_phi_reg_pp0_iter2_empty_163_reg_735;
        end
    end else begin
        ap_phi_mux_empty_163_phi_fu_738_p4 = ap_phi_reg_pp0_iter2_empty_163_reg_735;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_164_phi_fu_748_p4 = empty_142_fu_248;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_164_phi_fu_748_p4 = trunc_ln337_2_fu_1509_p1;
        end else begin
            ap_phi_mux_empty_164_phi_fu_748_p4 = ap_phi_reg_pp0_iter2_empty_164_reg_745;
        end
    end else begin
        ap_phi_mux_empty_164_phi_fu_748_p4 = ap_phi_reg_pp0_iter2_empty_164_reg_745;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_165_phi_fu_758_p4 = empty_fu_244;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_165_phi_fu_758_p4 = trunc_ln337_3_fu_1524_p1;
        end else begin
            ap_phi_mux_empty_165_phi_fu_758_p4 = ap_phi_reg_pp0_iter2_empty_165_reg_755;
        end
    end else begin
        ap_phi_mux_empty_165_phi_fu_758_p4 = ap_phi_reg_pp0_iter2_empty_165_reg_755;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_167_phi_fu_768_p4 = empty_145_fu_260;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_167_phi_fu_768_p4 = select_ln387_17_fu_1682_p3;
        end else begin
            ap_phi_mux_empty_167_phi_fu_768_p4 = ap_phi_reg_pp0_iter2_empty_167_reg_765;
        end
    end else begin
        ap_phi_mux_empty_167_phi_fu_768_p4 = ap_phi_reg_pp0_iter2_empty_167_reg_765;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_169_phi_fu_778_p4 = empty_160_fu_320;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_169_phi_fu_778_p4 = select_ln387_19_fu_1697_p3;
        end else begin
            ap_phi_mux_empty_169_phi_fu_778_p4 = ap_phi_reg_pp0_iter2_empty_169_reg_775;
        end
    end else begin
        ap_phi_mux_empty_169_phi_fu_778_p4 = ap_phi_reg_pp0_iter2_empty_169_reg_775;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_171_phi_fu_788_p4 = empty_144_fu_256;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_171_phi_fu_788_p4 = select_ln387_9_fu_1622_p3;
        end else begin
            ap_phi_mux_empty_171_phi_fu_788_p4 = ap_phi_reg_pp0_iter2_empty_171_reg_785;
        end
    end else begin
        ap_phi_mux_empty_171_phi_fu_788_p4 = ap_phi_reg_pp0_iter2_empty_171_reg_785;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_173_phi_fu_798_p4 = empty_159_fu_316;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_173_phi_fu_798_p4 = select_ln387_11_fu_1637_p3;
        end else begin
            ap_phi_mux_empty_173_phi_fu_798_p4 = ap_phi_reg_pp0_iter2_empty_173_reg_795;
        end
    end else begin
        ap_phi_mux_empty_173_phi_fu_798_p4 = ap_phi_reg_pp0_iter2_empty_173_reg_795;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_177_phi_fu_828_p4 = empty_142_fu_248;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_177_phi_fu_828_p4 = select_ln387_1_fu_1562_p3;
        end else begin
            ap_phi_mux_empty_177_phi_fu_828_p4 = ap_phi_reg_pp0_iter2_empty_177_reg_825;
        end
    end else begin
        ap_phi_mux_empty_177_phi_fu_828_p4 = ap_phi_reg_pp0_iter2_empty_177_reg_825;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_179_phi_fu_838_p4 = empty_157_fu_308;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_179_phi_fu_838_p4 = select_ln387_3_fu_1577_p3;
        end else begin
            ap_phi_mux_empty_179_phi_fu_838_p4 = ap_phi_reg_pp0_iter2_empty_179_reg_835;
        end
    end else begin
        ap_phi_mux_empty_179_phi_fu_838_p4 = ap_phi_reg_pp0_iter2_empty_179_reg_835;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_181_phi_fu_848_p4 = empty_fu_244;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_181_phi_fu_848_p4 = select_ln387_5_fu_1592_p3;
        end else begin
            ap_phi_mux_empty_181_phi_fu_848_p4 = ap_phi_reg_pp0_iter2_empty_181_reg_845;
        end
    end else begin
        ap_phi_mux_empty_181_phi_fu_848_p4 = ap_phi_reg_pp0_iter2_empty_181_reg_845;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_empty_183_phi_fu_858_p4 = empty_156_fu_304;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_empty_183_phi_fu_858_p4 = select_ln387_7_fu_1607_p3;
        end else begin
            ap_phi_mux_empty_183_phi_fu_858_p4 = ap_phi_reg_pp0_iter2_empty_183_reg_855;
        end
    end else begin
        ap_phi_mux_empty_183_phi_fu_858_p4 = ap_phi_reg_pp0_iter2_empty_183_reg_855;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_g_2_phi_fu_818_p4 = empty_158_fu_312;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_g_2_phi_fu_818_p4 = select_ln387_15_fu_1667_p3;
        end else begin
            ap_phi_mux_g_2_phi_fu_818_p4 = ap_phi_reg_pp0_iter2_g_2_reg_815;
        end
    end else begin
        ap_phi_mux_g_2_phi_fu_818_p4 = ap_phi_reg_pp0_iter2_g_2_reg_815;
    end
end

always @ (*) begin
    if ((icmp_ln318_reg_5398 == 1'd0)) begin
        if ((icmp_ln328_reg_5402 == 1'd0)) begin
            ap_phi_mux_g_4_phi_fu_808_p4 = empty_143_fu_252;
        end else if ((icmp_ln328_reg_5402 == 1'd1)) begin
            ap_phi_mux_g_4_phi_fu_808_p4 = select_ln387_13_fu_1652_p3;
        end else begin
            ap_phi_mux_g_4_phi_fu_808_p4 = ap_phi_reg_pp0_iter2_g_4_reg_805;
        end
    end else begin
        ap_phi_mux_g_4_phi_fu_808_p4 = ap_phi_reg_pp0_iter2_g_4_reg_805;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
        if ((cmp84_read_reg_5353 == 1'd0)) begin
            ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 = trunc_ln337_fu_1477_p1;
        end else if ((cmp84 == 1'd1)) begin
            ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 = trunc_ln348_fu_1539_p1;
        end else begin
            ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 = ap_phi_reg_pp0_iter2_p_0_0_03864_45165_ph_reg_705;
        end
    end else begin
        ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 = ap_phi_reg_pp0_iter2_p_0_0_03864_45165_ph_reg_705;
    end
end

always @ (*) begin
    if (((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0))) begin
        if ((cmp84_read_reg_5353 == 1'd0)) begin
            ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4 = {{linebuf_yuv_q1[15:8]}};
        end else if ((cmp84 == 1'd1)) begin
            ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4 = {{imgBayer_dout[15:8]}};
        end else begin
            ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4 = ap_phi_reg_pp0_iter2_p_0_0_03864_4_15167_ph_reg_696;
        end
    end else begin
        ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4 = ap_phi_reg_pp0_iter2_p_0_0_03864_4_15167_ph_reg_696;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_5158_ce = 1'b1;
    end else begin
        grp_fu_5158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_5167_ce = 1'b1;
    end else begin
        grp_fu_5167_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_5176_ce = 1'b1;
    end else begin
        grp_fu_5176_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_5185_ce = 1'b1;
    end else begin
        grp_fu_5185_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op151_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgBayer_blk_n = imgBayer_empty_n;
    end else begin
        imgBayer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op151_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgBayer_read = 1'b1;
    end else begin
        imgBayer_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_62_reg_5454_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        imgG_blk_n = imgG_full_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_62_reg_5454_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        imgG_write = 1'b1;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_1_ce0 = 1'b1;
    end else begin
        linebuf_yuv_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_1_ce1 = 1'b1;
    end else begin
        linebuf_yuv_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_1_we0 = 1'b1;
    end else begin
        linebuf_yuv_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_2_ce0 = 1'b1;
    end else begin
        linebuf_yuv_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_2_ce1 = 1'b1;
    end else begin
        linebuf_yuv_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_2_we0 = 1'b1;
    end else begin
        linebuf_yuv_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_3_ce0 = 1'b1;
    end else begin
        linebuf_yuv_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_3_ce1 = 1'b1;
    end else begin
        linebuf_yuv_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_3_we0 = 1'b1;
    end else begin
        linebuf_yuv_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_ce0 = 1'b1;
    end else begin
        linebuf_yuv_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        linebuf_yuv_ce1 = 1'b1;
    end else begin
        linebuf_yuv_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp84 == 1'd1) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        linebuf_yuv_we0 = 1'b1;
    end else begin
        linebuf_yuv_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln318_reg_5398_pp0_iter8_reg == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DIV1_TABLE_address0 = zext_ln493_7_fu_4506_p1;

assign DIV1_TABLE_address1 = zext_ln493_6_fu_4485_p1;

assign DIV1_TABLE_address2 = zext_ln493_5_fu_4464_p1;

assign DIV1_TABLE_address3 = zext_ln493_4_fu_4434_p1;

assign DIV1_TABLE_address4 = zext_ln493_3_fu_4137_p1;

assign DIV1_TABLE_address5 = zext_ln493_2_fu_4116_p1;

assign DIV1_TABLE_address6 = zext_ln493_1_fu_4095_p1;

assign DIV1_TABLE_address7 = zext_ln493_fu_4065_p1;

assign DIV2_TABLE_address0 = zext_ln497_1_fu_4680_p1;

assign DIV2_TABLE_address1 = zext_ln497_fu_4593_p1;

assign K_10_fu_2204_p2 = (zext_ln460_fu_2182_p1 - zext_ln460_3_fu_2200_p1);

assign K_11_fu_2228_p2 = (sub_ln461_fu_2222_p2 - zext_ln450_2_fu_1890_p1);

assign K_12_fu_2747_p2 = (sub_ln450_1_fu_2741_p2 - zext_ln450_7_fu_2729_p1);

assign K_13_fu_2783_p2 = (zext_ln451_2_fu_2761_p1 - zext_ln451_5_fu_2779_p1);

assign K_14_fu_2815_p2 = (sub_ln452_1_fu_2809_p2 - zext_ln451_3_fu_2765_p1);

assign K_15_fu_2843_p2 = (zext_ln453_1_fu_2829_p1 - zext_ln453_2_fu_2839_p1);

assign K_16_fu_2875_p2 = (sub_ln454_1_fu_2869_p2 - zext_ln452_5_fu_2805_p1);

assign K_17_fu_2911_p2 = (zext_ln455_3_fu_2889_p1 - zext_ln455_6_fu_2907_p1);

assign K_18_fu_2935_p2 = (sub_ln456_1_fu_2929_p2 - zext_ln450_9_fu_2737_p1);

assign K_19_fu_2967_p2 = (sub_ln457_1_fu_2961_p2 - zext_ln455_4_fu_2893_p1);

assign K_1_fu_1936_p2 = (sub_ln451_fu_1930_p2 - zext_ln450_2_fu_1890_p1);

assign K_20_fu_3003_p2 = (zext_ln458_4_fu_2981_p1 - zext_ln458_7_fu_2999_p1);

assign K_21_fu_3027_p2 = (sub_ln459_1_fu_3021_p2 - zext_ln450_9_fu_2737_p1);

assign K_22_fu_3063_p2 = (zext_ln460_4_fu_3041_p1 - zext_ln460_7_fu_3059_p1);

assign K_23_fu_3087_p2 = (sub_ln461_1_fu_3081_p2 - zext_ln450_7_fu_2729_p1);

assign K_2_fu_1968_p2 = (sub_ln452_fu_1962_p2 - zext_ln451_1_fu_1926_p1);

assign K_3_fu_1992_p2 = (sub_ln453_fu_1986_p2 - zext_ln450_4_fu_1898_p1);

assign K_4_fu_2020_p2 = (sub_ln454_fu_2014_p2 - zext_ln452_2_fu_1958_p1);

assign K_5_fu_2052_p2 = (sub_ln455_fu_2046_p2 - zext_ln455_2_fu_2042_p1);

assign K_6_fu_2076_p2 = (sub_ln456_fu_2070_p2 - zext_ln450_4_fu_1898_p1);

assign K_7_fu_2108_p2 = (sub_ln457_fu_2102_p2 - zext_ln455_2_fu_2042_p1);

assign K_8_fu_2144_p2 = (zext_ln458_fu_2122_p1 - zext_ln458_3_fu_2140_p1);

assign K_9_fu_2168_p2 = (sub_ln459_fu_2162_p2 - zext_ln450_4_fu_1898_p1);

assign K_fu_1908_p2 = (sub_ln450_fu_1902_p2 - zext_ln450_2_fu_1890_p1);

assign PixBufVal_11_fu_1705_p3 = ((cmp170[0:0] == 1'b1) ? tmp_s_fu_1483_p4 : ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4);

assign PixBufVal_fu_1712_p3 = ((cmp170[0:0] == 1'b1) ? trunc_ln337_fu_1477_p1 : ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4);

assign add_ln323_fu_1342_p2 = (z_fu_240 + 16'd1);

assign add_ln451_fu_2773_p2 = (zext_ln450_6_fu_2725_p1 + zext_ln451_4_fu_2769_p1);

assign add_ln453_fu_2833_p2 = (zext_ln450_8_fu_2733_p1 + zext_ln452_4_fu_2801_p1);

assign add_ln455_fu_2901_p2 = (zext_ln455_5_fu_2897_p1 + zext_ln454_3_fu_2861_p1);

assign add_ln458_1_fu_2993_p2 = (zext_ln458_6_fu_2989_p1 + zext_ln457_4_fu_2953_p1);

assign add_ln458_fu_2134_p2 = (zext_ln458_2_fu_2130_p1 + zext_ln457_1_fu_2094_p1);

assign add_ln460_1_fu_3053_p2 = (zext_ln458_6_fu_2989_p1 + zext_ln460_6_fu_3049_p1);

assign add_ln460_fu_2194_p2 = (zext_ln460_2_fu_2190_p1 + zext_ln458_2_fu_2130_p1);

assign add_ln465_1_fu_2260_p2 = ($signed(sext_ln465_1_fu_2238_p1) + $signed(sext_ln465_fu_2234_p1));

assign add_ln465_3_fu_3109_p2 = ($signed(sext_ln465_9_fu_3105_p1) + $signed(sext_ln465_8_fu_3101_p1));

assign add_ln465_4_fu_3119_p2 = ($signed(sext_ln465_7_fu_3097_p1) + $signed(sext_ln465_6_fu_3093_p1));

assign add_ln465_fu_2250_p2 = ($signed(sext_ln465_3_fu_2246_p1) + $signed(sext_ln465_2_fu_2242_p1));

assign add_ln466_1_fu_2302_p2 = ($signed(sext_ln466_fu_2276_p1) + $signed(sext_ln466_4_fu_2298_p1));

assign add_ln466_3_fu_3147_p2 = ($signed(sext_ln466_7_fu_3139_p1) + $signed(sext_ln466_8_fu_3143_p1));

assign add_ln466_4_fu_3161_p2 = ($signed(sext_ln466_10_fu_3157_p1) + $signed(sext_ln466_6_fu_3135_p1));

assign add_ln466_fu_2288_p2 = ($signed(sext_ln466_2_fu_2284_p1) + $signed(sext_ln466_1_fu_2280_p1));

assign add_ln467_2_fu_3185_p2 = ($signed(sext_ln467_3_fu_3177_p1) + $signed(sext_ln467_4_fu_3181_p1));

assign add_ln467_fu_2326_p2 = ($signed(sext_ln467_1_fu_2322_p1) + $signed(sext_ln467_fu_2318_p1));

assign add_ln468_1_fu_2360_p2 = ($signed(sext_ln465_3_fu_2246_p1) + $signed(sext_ln465_fu_2234_p1));

assign add_ln468_3_fu_3209_p2 = ($signed(sext_ln468_3_fu_3201_p1) + $signed(sext_ln468_4_fu_3205_p1));

assign add_ln468_4_fu_3219_p2 = ($signed(sext_ln465_9_fu_3105_p1) + $signed(sext_ln465_6_fu_3093_p1));

assign add_ln468_fu_2350_p2 = ($signed(sext_ln468_1_fu_2346_p1) + $signed(sext_ln468_fu_2342_p1));

assign add_ln476_1_fu_3819_p2 = (zext_ln476_4_fu_3815_p1 + zext_ln476_2_fu_3796_p1);

assign add_ln476_2_fu_3825_p2 = (add_ln476_1_fu_3819_p2 + zext_ln476_3_fu_3805_p1);

assign add_ln476_3_fu_4178_p2 = (zext_ln476_6_fu_4156_p1 + zext_ln476_5_fu_4147_p1);

assign add_ln476_4_fu_4188_p2 = (zext_ln476_9_fu_4184_p1 + zext_ln476_7_fu_4165_p1);

assign add_ln476_5_fu_4194_p2 = (add_ln476_4_fu_4188_p2 + zext_ln476_8_fu_4174_p1);

assign add_ln476_fu_3809_p2 = (zext_ln476_1_fu_3787_p1 + zext_ln476_fu_3778_p1);

assign add_ln477_1_fu_3887_p2 = (zext_ln477_4_fu_3883_p1 + zext_ln477_2_fu_3864_p1);

assign add_ln477_2_fu_3893_p2 = (add_ln477_1_fu_3887_p2 + zext_ln477_3_fu_3873_p1);

assign add_ln477_3_fu_4246_p2 = (zext_ln477_6_fu_4224_p1 + zext_ln477_5_fu_4215_p1);

assign add_ln477_4_fu_4256_p2 = (zext_ln477_9_fu_4252_p1 + zext_ln477_7_fu_4233_p1);

assign add_ln477_5_fu_4262_p2 = (add_ln477_4_fu_4256_p2 + zext_ln477_8_fu_4242_p1);

assign add_ln477_fu_3877_p2 = (zext_ln477_1_fu_3855_p1 + zext_ln477_fu_3846_p1);

assign add_ln478_1_fu_3955_p2 = (zext_ln478_4_fu_3951_p1 + zext_ln478_2_fu_3932_p1);

assign add_ln478_2_fu_3961_p2 = (add_ln478_1_fu_3955_p2 + zext_ln478_3_fu_3941_p1);

assign add_ln478_3_fu_4309_p2 = (zext_ln478_6_fu_4292_p1 + zext_ln478_5_fu_4283_p1);

assign add_ln478_4_fu_4319_p2 = (zext_ln478_9_fu_4315_p1 + zext_ln478_7_fu_4296_p1);

assign add_ln478_5_fu_4325_p2 = (add_ln478_4_fu_4319_p2 + zext_ln478_8_fu_4305_p1);

assign add_ln478_fu_3945_p2 = (zext_ln478_1_fu_3923_p1 + zext_ln478_fu_3914_p1);

assign add_ln479_1_fu_4018_p2 = (zext_ln479_4_fu_4014_p1 + zext_ln479_2_fu_4000_p1);

assign add_ln479_2_fu_4024_p2 = (add_ln479_1_fu_4018_p2 + zext_ln479_3_fu_4004_p1);

assign add_ln479_3_fu_4377_p2 = (zext_ln479_6_fu_4355_p1 + zext_ln479_5_fu_4346_p1);

assign add_ln479_4_fu_4387_p2 = (zext_ln479_9_fu_4383_p1 + zext_ln479_7_fu_4364_p1);

assign add_ln479_5_fu_4393_p2 = (add_ln479_4_fu_4387_p2 + zext_ln479_8_fu_4373_p1);

assign add_ln479_fu_4008_p2 = (zext_ln479_1_fu_3991_p1 + zext_ln479_fu_3982_p1);

assign add_ln483_1_fu_3495_p2 = (zext_ln483_3_fu_3491_p1 + zext_ln483_2_fu_3476_p1);

assign add_ln483_fu_2636_p2 = (zext_ln483_1_fu_2632_p1 + zext_ln483_fu_2617_p1);

assign add_ln484_1_fu_3541_p2 = (zext_ln484_3_fu_3537_p1 + zext_ln484_2_fu_3522_p1);

assign add_ln484_fu_2682_p2 = (zext_ln484_1_fu_2678_p1 + zext_ln484_fu_2663_p1);

assign add_ln492_10_fu_4469_p2 = (add_ln492_8_fu_4442_p2 + var_6_fu_4331_p4);

assign add_ln492_11_fu_4490_p2 = (add_ln492_6_fu_4412_p2 + var_7_fu_4399_p4);

assign add_ln492_1_fu_4049_p2 = (add_ln492_fu_4043_p2 + var_fu_3831_p4);

assign add_ln492_2_fu_4073_p2 = ($signed(sext_ln492_1_fu_4070_p1) + $signed(11'd1));

assign add_ln492_3_fu_4079_p2 = (add_ln492_2_fu_4073_p2 + var_1_fu_3899_p4);

assign add_ln492_4_fu_4100_p2 = (add_ln492_2_fu_4073_p2 + var_2_fu_3967_p4);

assign add_ln492_5_fu_4121_p2 = (add_ln492_fu_4043_p2 + var_3_fu_4030_p4);

assign add_ln492_6_fu_4412_p2 = ($signed(sext_ln492_2_fu_4409_p1) + $signed(11'd1));

assign add_ln492_7_fu_4418_p2 = (add_ln492_6_fu_4412_p2 + var_4_fu_4200_p4);

assign add_ln492_8_fu_4442_p2 = ($signed(sext_ln492_3_fu_4439_p1) + $signed(11'd1));

assign add_ln492_9_fu_4448_p2 = (add_ln492_8_fu_4442_p2 + var_5_fu_4268_p4);

assign add_ln492_fu_4043_p2 = ($signed(sext_ln492_fu_4040_p1) + $signed(11'd1));

assign add_ln495_1_fu_4577_p2 = (zext_ln495_2_fu_4573_p1 + zext_ln494_fu_4521_p1);

assign add_ln495_3_fu_4654_p2 = (zext_ln488_4_fu_4622_p1 + zext_ln488_5_fu_4636_p1);

assign add_ln495_4_fu_4664_p2 = (zext_ln495_3_fu_4660_p1 + zext_ln494_1_fu_4608_p1);

assign add_ln495_fu_4567_p2 = (zext_ln488_2_fu_4535_p1 + zext_ln488_3_fu_4549_p1);

assign add_ln504_2_fu_3567_p2 = ($signed(sext_ln504_2_fu_3564_p1) + $signed(sext_ln504_1_fu_3561_p1));

assign add_ln504_6_fu_3675_p2 = ($signed(sext_ln504_8_fu_3672_p1) + $signed(sext_ln504_6_fu_3669_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((tmp_62_reg_5454_pp0_iter9_reg == 1'd0) & (imgG_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op151_read_state3 == 1'b1) & (imgBayer_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_3895 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_138 = (ap_predicate_op138_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_141 = (ap_predicate_op141_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_144 = (ap_predicate_op144_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_147 = (ap_predicate_op147_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_154 = (ap_predicate_op154_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_187 = (ap_predicate_op187_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_188 = (ap_predicate_op188_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_189 = (ap_predicate_op189_store_state3 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_empty_166_reg_865 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_168_reg_874 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_170_reg_883 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_172_reg_892 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_174_reg_901 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_175_reg_910 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_176_reg_919 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_178_reg_928 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_180_reg_937 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_182_reg_946 = 'bx;

assign ap_phi_reg_pp0_iter0_g_1_reg_966 = 'bx;

assign ap_phi_reg_pp0_iter0_g_5_reg_997 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_1_reg_986 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln509_reg_955 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_1_reg_1006 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln511_reg_975 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_161_reg_714 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_162_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_163_reg_735 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_164_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_165_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_167_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_169_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_171_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_173_reg_795 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_177_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_179_reg_835 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_181_reg_845 = 'bx;

assign ap_phi_reg_pp0_iter2_empty_183_reg_855 = 'bx;

assign ap_phi_reg_pp0_iter2_g_2_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter2_g_4_reg_805 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03864_45165_ph_reg_705 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_03864_4_15167_ph_reg_696 = 'bx;

always @ (*) begin
    ap_predicate_op101_load_state2 = ((icmp_ln328_fu_1362_p2 == 1'd1) & (icmp_ln318_fu_1337_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_load_state2 = ((icmp_ln328_fu_1362_p2 == 1'd1) & (icmp_ln318_fu_1337_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_load_state2 = ((icmp_ln328_fu_1362_p2 == 1'd1) & (icmp_ln318_fu_1337_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_load_state2 = ((icmp_ln328_fu_1362_p2 == 1'd1) & (icmp_ln318_fu_1337_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op138_load_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_load_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op144_load_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_load_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op151_read_state3 = ((cmp84 == 1'd1) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op154_store_state3 = ((cmp84 == 1'd1) & (icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op187_store_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op188_store_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

always @ (*) begin
    ap_predicate_op189_store_state3 = ((icmp_ln328_reg_5402 == 1'd1) & (icmp_ln318_reg_5398 == 1'd0));
end

assign ave_1_fu_2312_p2 = ($signed(sext_ln466_5_fu_2308_p1) + $signed(sext_ln466_3_fu_2294_p1));

assign ave_2_fu_2336_p2 = ($signed(sext_ln466_3_fu_2294_p1) + $signed(sext_ln467_2_fu_2332_p1));

assign ave_3_fu_2370_p2 = ($signed(sext_ln468_6_fu_2366_p1) + $signed(sext_ln468_2_fu_2356_p1));

assign ave_4_fu_3129_p2 = ($signed(sext_ln465_11_fu_3125_p1) + $signed(sext_ln465_10_fu_3115_p1));

assign ave_5_fu_3171_p2 = ($signed(sext_ln466_11_fu_3167_p1) + $signed(sext_ln466_9_fu_3153_p1));

assign ave_6_fu_3195_p2 = ($signed(sext_ln466_9_fu_3153_p1) + $signed(sext_ln467_5_fu_3191_p1));

assign ave_7_fu_3229_p2 = ($signed(sext_ln468_7_fu_3225_p1) + $signed(sext_ln468_5_fu_3215_p1));

assign ave_fu_2270_p2 = ($signed(sext_ln465_5_fu_2266_p1) + $signed(sext_ln465_4_fu_2256_p1));

assign cmp147_fu_1367_p2 = ((x_fu_236 == 17'd0) ? 1'b1 : 1'b0);

assign cmp230_1_read_reg_5371 = cmp230_1;

assign cmp230_read_reg_5367 = cmp230;

assign cmp84_read_reg_5353 = cmp84;

assign g_3_fu_3753_p2 = ($signed(sext_ln504_9_fu_3749_p1) + $signed(zext_ln504_9_fu_3681_p1));

assign g_fu_3645_p2 = ($signed(sext_ln504_4_fu_3641_p1) + $signed(zext_ln504_4_fu_3573_p1));

assign grp_fu_5158_p1 = grp_fu_5158_p10;

assign grp_fu_5158_p10 = lshr_ln_fu_4700_p4;

assign grp_fu_5167_p1 = grp_fu_5167_p10;

assign grp_fu_5167_p10 = lshr_ln501_3_fu_4761_p4;

assign grp_fu_5176_p1 = grp_fu_5176_p10;

assign grp_fu_5176_p10 = lshr_ln501_4_fu_4790_p4;

assign grp_fu_5185_p1 = grp_fu_5185_p10;

assign grp_fu_5185_p10 = lshr_ln501_7_fu_4851_p4;

assign icmp_ln318_fu_1337_p2 = ((z_fu_240 == add_ln315_1_read_reg_5388) ? 1'b1 : 1'b0);

assign icmp_ln328_fu_1362_p2 = ((x_fu_236 < zext_ln283_cast_reg_5393) ? 1'b1 : 1'b0);

assign icmp_ln510_1_fu_5003_p2 = (($signed(tmp_61_fu_4993_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln510_fu_4947_p2 = (($signed(tmp_54_fu_4937_p4) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign imgG_din = {{{{{{ap_phi_reg_pp0_iter10_phi_ln511_1_reg_1006}, {select_ln510_1_fu_5033_p3}}, {ap_phi_reg_pp0_iter10_phi_ln509_1_reg_986}}, {ap_phi_reg_pp0_iter10_phi_ln511_reg_975}}, {select_ln510_fu_4977_p3}}, {ap_phi_reg_pp0_iter10_phi_ln509_reg_955}};

assign linebuf_yuv_1_address0 = linebuf_yuv_1_addr_reg_5412;

assign linebuf_yuv_1_address1 = zext_ln279_fu_1348_p1;

assign linebuf_yuv_1_d0 = {{PixBufVal_11_fu_1705_p3}, {PixBufVal_fu_1712_p3}};

assign linebuf_yuv_2_address0 = linebuf_yuv_2_addr_reg_5418;

assign linebuf_yuv_2_address1 = zext_ln279_fu_1348_p1;

assign linebuf_yuv_2_d0 = {{select_ln403_2_fu_1719_p3}, {select_ln403_3_fu_1726_p3}};

assign linebuf_yuv_3_address0 = linebuf_yuv_3_addr_reg_5424;

assign linebuf_yuv_3_address1 = zext_ln279_fu_1348_p1;

assign linebuf_yuv_3_d0 = {{select_ln403_5_fu_1740_p3}, {select_ln403_4_fu_1733_p3}};

assign linebuf_yuv_address0 = linebuf_yuv_addr_reg_5406;

assign linebuf_yuv_address1 = zext_ln279_fu_1348_p1;

assign linebuf_yuv_d0 = imgBayer_dout;

assign lshr_ln501_3_fu_4761_p4 = {{mul_ln501_3_fu_4755_p2[17:8]}};

assign lshr_ln501_4_fu_4790_p4 = {{mul_ln501_4_fu_4784_p2[17:8]}};

assign lshr_ln501_7_fu_4851_p4 = {{mul_ln501_7_fu_4845_p2[17:8]}};

assign lshr_ln_fu_4700_p4 = {{mul_ln501_fu_4694_p2[17:8]}};

assign mean_1_fu_2480_p3 = ((tmp_49_fu_2432_p3[0:0] == 1'b1) ? sub_ln472_3_fu_2474_p2 : sext_ln472_7_fu_2470_p1);

assign mean_2_fu_2536_p3 = ((tmp_50_fu_2488_p3[0:0] == 1'b1) ? sub_ln472_5_fu_2530_p2 : sext_ln472_11_fu_2526_p1);

assign mean_3_fu_2592_p3 = ((tmp_51_fu_2544_p3[0:0] == 1'b1) ? sub_ln472_7_fu_2586_p2 : sext_ln472_15_fu_2582_p1);

assign mean_4_fu_3283_p3 = ((tmp_55_fu_3235_p3[0:0] == 1'b1) ? sub_ln472_9_fu_3277_p2 : sext_ln472_17_fu_3273_p1);

assign mean_5_fu_3339_p3 = ((tmp_56_fu_3291_p3[0:0] == 1'b1) ? sub_ln472_11_fu_3333_p2 : sext_ln472_19_fu_3329_p1);

assign mean_6_fu_3395_p3 = ((tmp_57_fu_3347_p3[0:0] == 1'b1) ? sub_ln472_13_fu_3389_p2 : sext_ln472_21_fu_3385_p1);

assign mean_7_fu_3451_p3 = ((tmp_58_fu_3403_p3[0:0] == 1'b1) ? sub_ln472_15_fu_3445_p2 : sext_ln472_23_fu_3441_p1);

assign mean_fu_2424_p3 = ((tmp_fu_2376_p3[0:0] == 1'b1) ? sub_ln472_1_fu_2418_p2 : sext_ln472_3_fu_2414_p1);

assign mul_ln501_1_fu_4717_p1 = mul_ln501_1_fu_4717_p10;

assign mul_ln501_1_fu_4717_p10 = w_3_reg_5953;

assign mul_ln501_2_fu_4736_p1 = mul_ln501_2_fu_4736_p10;

assign mul_ln501_2_fu_4736_p10 = w_5_reg_5958;

assign mul_ln501_3_fu_4755_p1 = mul_ln501_3_fu_4755_p10;

assign mul_ln501_3_fu_4755_p10 = w_7_reg_5963;

assign mul_ln501_4_fu_4784_p1 = mul_ln501_4_fu_4784_p10;

assign mul_ln501_4_fu_4784_p10 = w_24_reg_5973;

assign mul_ln501_5_fu_4807_p1 = mul_ln501_5_fu_4807_p10;

assign mul_ln501_5_fu_4807_p10 = w_9_reg_5978;

assign mul_ln501_6_fu_4826_p1 = mul_ln501_6_fu_4826_p10;

assign mul_ln501_6_fu_4826_p10 = w_s_reg_5983;

assign mul_ln501_7_fu_4845_p1 = mul_ln501_7_fu_4845_p10;

assign mul_ln501_7_fu_4845_p10 = w_1_reg_5988;

assign mul_ln501_fu_4694_p1 = mul_ln501_fu_4694_p10;

assign mul_ln501_fu_4694_p10 = w_25_reg_5948;

assign mul_ln504_1_fu_4874_p1 = mul_ln504_1_fu_4874_p10;

assign mul_ln504_1_fu_4874_p10 = lshr_ln501_1_reg_6013_pp0_iter7_reg;

assign mul_ln504_2_fu_4887_p1 = mul_ln504_2_fu_4887_p10;

assign mul_ln504_2_fu_4887_p10 = lshr_ln501_2_reg_6018_pp0_iter7_reg;

assign mul_ln504_5_fu_4906_p1 = mul_ln504_5_fu_4906_p10;

assign mul_ln504_5_fu_4906_p10 = lshr_ln501_5_reg_6043_pp0_iter7_reg;

assign mul_ln504_6_fu_4919_p1 = mul_ln504_6_fu_4919_p10;

assign mul_ln504_6_fu_4919_p10 = lshr_ln501_6_reg_6048_pp0_iter7_reg;

assign or_ln510_1_fu_5027_p2 = (tmp_60_fu_4985_p3 | icmp_ln510_1_fu_5003_p2);

assign or_ln510_fu_4971_p2 = (tmp_53_fu_4929_p3 | icmp_ln510_fu_4947_p2);

assign or_ln585_fu_1373_p2 = (out_y | out_x_fu_1356_p2);

assign out_x_fu_1356_p2 = ($signed(x_fu_236) + $signed(17'd131070));

assign p_out = p_load100_reg_5478_pp0_iter8_reg;

assign p_out1 = p_load_reg_5563_pp0_iter8_reg;

assign p_out10 = p_load90_reg_5537_pp0_iter8_reg;

assign p_out11 = p_load91_reg_5531_pp0_iter8_reg;

assign p_out12 = p_load92_reg_5525_pp0_iter8_reg;

assign p_out13 = p_load93_reg_5519_pp0_iter8_reg;

assign p_out14 = p_load94_reg_5513_pp0_iter8_reg;

assign p_out15 = p_load95_reg_5507_pp0_iter8_reg;

assign p_out16 = p_load96_reg_5501_pp0_iter8_reg;

assign p_out17 = p_load97_reg_5495_pp0_iter8_reg;

assign p_out18 = p_load98_reg_5489_pp0_iter8_reg;

assign p_out19 = p_load99_reg_5483_pp0_iter8_reg;

assign p_out2 = p_load102_reg_5473_pp0_iter8_reg;

assign p_out3 = p_load86_reg_5558_pp0_iter8_reg;

assign p_out4 = p_load104_reg_5468_pp0_iter8_reg;

assign p_out5 = p_load87_reg_5553_pp0_iter8_reg;

assign p_out6 = p_load106_reg_5463_pp0_iter8_reg;

assign p_out7 = p_load88_reg_5548_pp0_iter8_reg;

assign p_out8 = p_load108_reg_5458_pp0_iter8_reg;

assign p_out9 = p_load89_reg_5543_pp0_iter8_reg;

assign select_ln387_10_fu_1630_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_fu_1477_p1 : empty_152_fu_288);

assign select_ln387_11_fu_1637_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_fu_1477_p1 : empty_159_fu_316);

assign select_ln387_12_fu_1645_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_1_fu_1494_p1 : empty_151_fu_284);

assign select_ln387_13_fu_1652_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_1_fu_1494_p1 : empty_143_fu_252);

assign select_ln387_14_fu_1660_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_1_fu_1494_p1 : empty_150_fu_280);

assign select_ln387_15_fu_1667_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_1_fu_1494_p1 : empty_158_fu_312);

assign select_ln387_16_fu_1675_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 : empty_155_fu_300);

assign select_ln387_17_fu_1682_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 : empty_145_fu_260);

assign select_ln387_18_fu_1690_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 : empty_154_fu_296);

assign select_ln387_19_fu_1697_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4 : empty_160_fu_320);

assign select_ln387_1_fu_1562_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_2_fu_1509_p1 : empty_142_fu_248);

assign select_ln387_2_fu_1570_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_2_fu_1509_p1 : empty_148_fu_272);

assign select_ln387_3_fu_1577_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_2_fu_1509_p1 : empty_157_fu_308);

assign select_ln387_4_fu_1585_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_3_fu_1524_p1 : empty_147_fu_268);

assign select_ln387_5_fu_1592_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_3_fu_1524_p1 : empty_fu_244);

assign select_ln387_6_fu_1600_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_3_fu_1524_p1 : empty_146_fu_264);

assign select_ln387_7_fu_1607_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_3_fu_1524_p1 : empty_156_fu_304);

assign select_ln387_8_fu_1615_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_fu_1477_p1 : empty_153_fu_292);

assign select_ln387_9_fu_1622_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_fu_1477_p1 : empty_144_fu_256);

assign select_ln387_fu_1555_p3 = ((cmp147_reg_5430[0:0] == 1'b1) ? trunc_ln337_2_fu_1509_p1 : empty_149_fu_276);

assign select_ln403_2_fu_1719_p3 = ((cmp170[0:0] == 1'b1) ? tmp_1_fu_1499_p4 : ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4);

assign select_ln403_3_fu_1726_p3 = ((cmp170[0:0] == 1'b1) ? trunc_ln337_1_fu_1494_p1 : ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4);

assign select_ln403_4_fu_1733_p3 = ((cmp170[0:0] == 1'b1) ? trunc_ln337_2_fu_1509_p1 : ap_phi_mux_p_0_0_03864_45165_ph_phi_fu_708_p4);

assign select_ln403_5_fu_1740_p3 = ((cmp170[0:0] == 1'b1) ? tmp_2_fu_1514_p4 : ap_phi_mux_p_0_0_03864_4_15167_ph_phi_fu_699_p4);

assign select_ln504_1_fu_3741_p3 = ((tmp_59_fu_3685_p3[0:0] == 1'b1) ? sub_ln504_3_fu_3717_p2 : zext_ln504_13_fu_3737_p1);

assign select_ln504_fu_3633_p3 = ((tmp_52_fu_3577_p3[0:0] == 1'b1) ? sub_ln504_1_fu_3609_p2 : zext_ln504_11_fu_3629_p1);

assign select_ln507_1_fu_3658_p3 = ((cmp689[0:0] == 1'b1) ? 8'd0 : g_2_reg_815_pp0_iter8_reg);

assign select_ln507_2_fu_3759_p3 = ((cmp689[0:0] == 1'b1) ? g_4_reg_805_pp0_iter8_reg : 8'd0);

assign select_ln507_3_fu_3766_p3 = ((cmp689[0:0] == 1'b1) ? 8'd0 : g_4_reg_805_pp0_iter8_reg);

assign select_ln507_fu_3651_p3 = ((cmp689[0:0] == 1'b1) ? g_2_reg_815_pp0_iter8_reg : 8'd0);

assign select_ln510_1_fu_5033_p3 = ((or_ln510_1_fu_5027_p2[0:0] == 1'b1) ? select_ln510_3_fu_5019_p3 : trunc_ln510_1_fu_5009_p1);

assign select_ln510_2_fu_4963_p3 = ((xor_ln510_fu_4957_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln510_3_fu_5019_p3 = ((xor_ln510_1_fu_5013_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln510_fu_4977_p3 = ((or_ln510_fu_4971_p2[0:0] == 1'b1) ? select_ln510_2_fu_4963_p3 : trunc_ln510_fu_4953_p1);

assign sext_ln465_10_fu_3115_p1 = $signed(add_ln465_3_fu_3109_p2);

assign sext_ln465_11_fu_3125_p1 = $signed(add_ln465_4_fu_3119_p2);

assign sext_ln465_1_fu_2238_p1 = $signed(K_2_fu_1968_p2);

assign sext_ln465_2_fu_2242_p1 = $signed(K_4_fu_2020_p2);

assign sext_ln465_3_fu_2246_p1 = $signed(K_6_fu_2076_p2);

assign sext_ln465_4_fu_2256_p1 = $signed(add_ln465_fu_2250_p2);

assign sext_ln465_5_fu_2266_p1 = $signed(add_ln465_1_fu_2260_p2);

assign sext_ln465_6_fu_3093_p1 = $signed(K_12_fu_2747_p2);

assign sext_ln465_7_fu_3097_p1 = $signed(K_14_fu_2815_p2);

assign sext_ln465_8_fu_3101_p1 = $signed(K_16_fu_2875_p2);

assign sext_ln465_9_fu_3105_p1 = $signed(K_18_fu_2935_p2);

assign sext_ln465_fu_2234_p1 = $signed(K_fu_1908_p2);

assign sext_ln466_10_fu_3157_p1 = $signed(K_23_fu_3087_p2);

assign sext_ln466_11_fu_3167_p1 = $signed(add_ln466_4_fu_3161_p2);

assign sext_ln466_1_fu_2280_p1 = $signed(K_3_fu_1992_p2);

assign sext_ln466_2_fu_2284_p1 = $signed(K_9_fu_2168_p2);

assign sext_ln466_3_fu_2294_p1 = $signed(add_ln466_fu_2288_p2);

assign sext_ln466_4_fu_2298_p1 = $signed(K_11_fu_2228_p2);

assign sext_ln466_5_fu_2308_p1 = $signed(add_ln466_1_fu_2302_p2);

assign sext_ln466_6_fu_3135_p1 = $signed(K_13_fu_2783_p2);

assign sext_ln466_7_fu_3139_p1 = $signed(K_15_fu_2843_p2);

assign sext_ln466_8_fu_3143_p1 = $signed(K_21_fu_3027_p2);

assign sext_ln466_9_fu_3153_p1 = $signed(add_ln466_3_fu_3147_p2);

assign sext_ln466_fu_2276_p1 = $signed(K_1_fu_1936_p2);

assign sext_ln467_1_fu_2322_p1 = $signed(K_7_fu_2108_p2);

assign sext_ln467_2_fu_2332_p1 = $signed(add_ln467_fu_2326_p2);

assign sext_ln467_3_fu_3177_p1 = $signed(K_17_fu_2911_p2);

assign sext_ln467_4_fu_3181_p1 = $signed(K_19_fu_2967_p2);

assign sext_ln467_5_fu_3191_p1 = $signed(add_ln467_2_fu_3185_p2);

assign sext_ln467_fu_2318_p1 = $signed(K_5_fu_2052_p2);

assign sext_ln468_1_fu_2346_p1 = $signed(K_10_fu_2204_p2);

assign sext_ln468_2_fu_2356_p1 = $signed(add_ln468_fu_2350_p2);

assign sext_ln468_3_fu_3201_p1 = $signed(K_20_fu_3003_p2);

assign sext_ln468_4_fu_3205_p1 = $signed(K_22_fu_3063_p2);

assign sext_ln468_5_fu_3215_p1 = $signed(add_ln468_3_fu_3209_p2);

assign sext_ln468_6_fu_2366_p1 = $signed(add_ln468_1_fu_2360_p2);

assign sext_ln468_7_fu_3225_p1 = $signed(add_ln468_4_fu_3219_p2);

assign sext_ln468_fu_2342_p1 = $signed(K_8_fu_2144_p2);

assign sext_ln472_11_fu_2526_p1 = $signed(trunc_ln472_8_fu_2516_p4);

assign sext_ln472_13_fu_2568_p1 = $signed(trunc_ln472_s_fu_2558_p4);

assign sext_ln472_15_fu_2582_p1 = $signed(trunc_ln472_3_fu_2572_p4);

assign sext_ln472_16_fu_3259_p1 = $signed(trunc_ln472_6_fu_3249_p4);

assign sext_ln472_17_fu_3273_p1 = $signed(trunc_ln472_9_fu_3263_p4);

assign sext_ln472_18_fu_3315_p1 = $signed(trunc_ln472_10_fu_3305_p4);

assign sext_ln472_19_fu_3329_p1 = $signed(trunc_ln472_11_fu_3319_p4);

assign sext_ln472_1_fu_2400_p1 = $signed(trunc_ln472_1_fu_2390_p4);

assign sext_ln472_20_fu_3371_p1 = $signed(trunc_ln472_12_fu_3361_p4);

assign sext_ln472_21_fu_3385_p1 = $signed(trunc_ln472_13_fu_3375_p4);

assign sext_ln472_22_fu_3427_p1 = $signed(trunc_ln472_14_fu_3417_p4);

assign sext_ln472_23_fu_3441_p1 = $signed(trunc_ln472_15_fu_3431_p4);

assign sext_ln472_3_fu_2414_p1 = $signed(trunc_ln472_2_fu_2404_p4);

assign sext_ln472_5_fu_2456_p1 = $signed(trunc_ln472_4_fu_2446_p4);

assign sext_ln472_7_fu_2470_p1 = $signed(trunc_ln472_5_fu_2460_p4);

assign sext_ln472_9_fu_2512_p1 = $signed(trunc_ln472_7_fu_2502_p4);

assign sext_ln492_1_fu_4070_p1 = $signed(SD_1_reg_5738);

assign sext_ln492_2_fu_4409_p1 = $signed(SD_2_reg_5858);

assign sext_ln492_3_fu_4439_p1 = $signed(SD_3_reg_5863);

assign sext_ln492_fu_4040_p1 = $signed(SD_reg_5733);

assign sext_ln504_10_fu_3709_p1 = $signed(trunc_ln504_4_fu_3699_p4);

assign sext_ln504_11_fu_3733_p1 = $signed(trunc_ln504_5_fu_3723_p4);

assign sext_ln504_1_fu_3561_p1 = grp_fu_5158_p3;

assign sext_ln504_2_fu_3564_p1 = grp_fu_5167_p3;

assign sext_ln504_3_fu_3601_p1 = $signed(trunc_ln504_1_fu_3591_p4);

assign sext_ln504_4_fu_3641_p1 = $signed(select_ln504_fu_3633_p3);

assign sext_ln504_5_fu_3625_p1 = $signed(trunc_ln504_2_fu_3615_p4);

assign sext_ln504_6_fu_3669_p1 = grp_fu_5176_p3;

assign sext_ln504_8_fu_3672_p1 = grp_fu_5185_p3;

assign sext_ln504_9_fu_3749_p1 = $signed(select_ln504_1_fu_3741_p3);

assign shl_ln10_fu_2174_p3 = {{empty_164_reg_745}, {1'd0}};

assign shl_ln11_fu_2210_p3 = {{empty_181_reg_845}, {1'd0}};

assign shl_ln1_fu_2114_p3 = {{empty_162_reg_725}, {1'd0}};

assign shl_ln2_fu_2150_p3 = {{g_4_reg_805}, {1'd0}};

assign shl_ln3_fu_1914_p3 = {{ap_phi_reg_pp0_iter3_empty_180_reg_937}, {1'd0}};

assign shl_ln450_1_fu_2713_p3 = {{empty_177_reg_825}, {1'd0}};

assign shl_ln451_1_fu_2753_p3 = {{empty_183_reg_855}, {1'd0}};

assign shl_ln452_1_fu_2789_p3 = {{ap_phi_reg_pp0_iter3_empty_176_reg_919}, {1'd0}};

assign shl_ln453_1_fu_2821_p3 = {{g_2_reg_815}, {1'd0}};

assign shl_ln454_1_fu_2849_p3 = {{ap_phi_reg_pp0_iter3_empty_170_reg_883}, {1'd0}};

assign shl_ln455_1_fu_2881_p3 = {{empty_169_reg_775}, {1'd0}};

assign shl_ln456_1_fu_2917_p3 = {{empty_171_reg_785}, {1'd0}};

assign shl_ln457_1_fu_2941_p3 = {{empty_161_reg_714}, {1'd0}};

assign shl_ln458_1_fu_2973_p3 = {{empty_144_fu_256}, {1'd0}};

assign shl_ln459_1_fu_3009_p3 = {{empty_163_reg_735}, {1'd0}};

assign shl_ln460_1_fu_3033_p3 = {{empty_142_fu_248}, {1'd0}};

assign shl_ln461_1_fu_3069_p3 = {{empty_165_reg_755}, {1'd0}};

assign shl_ln4_fu_1942_p3 = {{ap_phi_reg_pp0_iter3_empty_178_reg_928}, {1'd0}};

assign shl_ln5_fu_1974_p3 = {{ap_phi_reg_pp0_iter3_empty_174_reg_901}, {1'd0}};

assign shl_ln6_fu_1998_p3 = {{ap_phi_reg_pp0_iter3_empty_172_reg_892}, {1'd0}};

assign shl_ln7_fu_2026_p3 = {{ap_phi_reg_pp0_iter3_empty_166_reg_865}, {1'd0}};

assign shl_ln8_fu_2058_p3 = {{empty_173_reg_795}, {1'd0}};

assign shl_ln9_fu_2082_p3 = {{empty_167_reg_765}, {1'd0}};

assign shl_ln_fu_1874_p3 = {{empty_179_reg_835}, {1'd0}};

assign sub_ln450_1_fu_2741_p2 = (zext_ln450_5_fu_2721_p1 - zext_ln450_9_fu_2737_p1);

assign sub_ln450_fu_1902_p2 = (zext_ln450_fu_1882_p1 - zext_ln450_4_fu_1898_p1);

assign sub_ln451_fu_1930_p2 = (zext_ln451_fu_1922_p1 - zext_ln451_1_fu_1926_p1);

assign sub_ln452_1_fu_2809_p2 = (zext_ln452_3_fu_2797_p1 - zext_ln452_5_fu_2805_p1);

assign sub_ln452_fu_1962_p2 = (zext_ln452_fu_1950_p1 - zext_ln452_2_fu_1958_p1);

assign sub_ln453_fu_1986_p2 = (zext_ln453_fu_1982_p1 - zext_ln452_2_fu_1958_p1);

assign sub_ln454_1_fu_2869_p2 = (zext_ln454_2_fu_2857_p1 - zext_ln454_4_fu_2865_p1);

assign sub_ln454_fu_2014_p2 = (zext_ln454_fu_2006_p1 - zext_ln454_1_fu_2010_p1);

assign sub_ln455_fu_2046_p2 = (zext_ln455_fu_2034_p1 - zext_ln454_1_fu_2010_p1);

assign sub_ln456_1_fu_2929_p2 = (zext_ln456_1_fu_2925_p1 - zext_ln455_4_fu_2893_p1);

assign sub_ln456_fu_2070_p2 = (zext_ln456_fu_2066_p1 - zext_ln455_2_fu_2042_p1);

assign sub_ln457_1_fu_2961_p2 = (zext_ln457_3_fu_2949_p1 - zext_ln457_5_fu_2957_p1);

assign sub_ln457_fu_2102_p2 = (zext_ln457_fu_2090_p1 - zext_ln457_2_fu_2098_p1);

assign sub_ln459_1_fu_3021_p2 = (zext_ln459_1_fu_3017_p1 - zext_ln458_5_fu_2985_p1);

assign sub_ln459_fu_2162_p2 = (zext_ln459_fu_2158_p1 - zext_ln458_1_fu_2126_p1);

assign sub_ln461_1_fu_3081_p2 = (zext_ln461_1_fu_3077_p1 - zext_ln460_5_fu_3045_p1);

assign sub_ln461_fu_2222_p2 = (zext_ln461_fu_2218_p1 - zext_ln460_1_fu_2186_p1);

assign sub_ln472_10_fu_3299_p2 = ($signed(12'd0) - $signed(ave_5_fu_3171_p2));

assign sub_ln472_11_fu_3333_p2 = ($signed(11'd0) - $signed(sext_ln472_18_fu_3315_p1));

assign sub_ln472_12_fu_3355_p2 = ($signed(12'd0) - $signed(ave_6_fu_3195_p2));

assign sub_ln472_13_fu_3389_p2 = ($signed(11'd0) - $signed(sext_ln472_20_fu_3371_p1));

assign sub_ln472_14_fu_3411_p2 = ($signed(12'd0) - $signed(ave_7_fu_3229_p2));

assign sub_ln472_15_fu_3445_p2 = ($signed(11'd0) - $signed(sext_ln472_22_fu_3427_p1));

assign sub_ln472_1_fu_2418_p2 = ($signed(11'd0) - $signed(sext_ln472_1_fu_2400_p1));

assign sub_ln472_2_fu_2440_p2 = ($signed(12'd0) - $signed(ave_1_fu_2312_p2));

assign sub_ln472_3_fu_2474_p2 = ($signed(11'd0) - $signed(sext_ln472_5_fu_2456_p1));

assign sub_ln472_4_fu_2496_p2 = ($signed(12'd0) - $signed(ave_2_fu_2336_p2));

assign sub_ln472_5_fu_2530_p2 = ($signed(11'd0) - $signed(sext_ln472_9_fu_2512_p1));

assign sub_ln472_6_fu_2552_p2 = ($signed(12'd0) - $signed(ave_3_fu_2370_p2));

assign sub_ln472_7_fu_2586_p2 = ($signed(11'd0) - $signed(sext_ln472_13_fu_2568_p1));

assign sub_ln472_8_fu_3243_p2 = ($signed(12'd0) - $signed(ave_4_fu_3129_p2));

assign sub_ln472_9_fu_3277_p2 = ($signed(11'd0) - $signed(sext_ln472_16_fu_3259_p1));

assign sub_ln472_fu_2384_p2 = ($signed(12'd0) - $signed(ave_fu_2270_p2));

assign sub_ln478_6_fu_3459_p2 = ($signed(sext_ln467_4_fu_3181_p1) - $signed(mean_6_fu_3395_p3));

assign sub_ln479_3_fu_2600_p2 = ($signed(sext_ln468_1_fu_2346_p1) - $signed(mean_3_fu_2592_p3));

assign sub_ln483_1_fu_2621_p2 = (zext_ln455_1_fu_2038_p1 - zext_ln450_3_fu_1894_p1);

assign sub_ln483_2_fu_3465_p2 = (zext_ln450_6_fu_2725_p1 - zext_ln450_8_fu_2733_p1);

assign sub_ln483_3_fu_3480_p2 = (zext_ln455_5_fu_2897_p1 - zext_ln450_8_fu_2733_p1);

assign sub_ln483_fu_2606_p2 = (zext_ln450_1_fu_1886_p1 - zext_ln450_3_fu_1894_p1);

assign sub_ln484_1_fu_2667_p2 = (zext_ln458_2_fu_2130_p1 - zext_ln450_3_fu_1894_p1);

assign sub_ln484_2_fu_3511_p2 = (zext_ln452_4_fu_2801_p1 - zext_ln450_8_fu_2733_p1);

assign sub_ln484_3_fu_3526_p2 = (zext_ln458_6_fu_2989_p1 - zext_ln450_8_fu_2733_p1);

assign sub_ln484_fu_2652_p2 = (zext_ln452_1_fu_1954_p1 - zext_ln450_3_fu_1894_p1);

assign sub_ln504_1_fu_3609_p2 = (13'd0 - zext_ln504_10_fu_3605_p1);

assign sub_ln504_2_fu_3693_p2 = (24'd0 - add_ln504_6_fu_3675_p2);

assign sub_ln504_3_fu_3717_p2 = (13'd0 - zext_ln504_12_fu_3713_p1);

assign sub_ln504_fu_3585_p2 = (24'd0 - add_ln504_2_fu_3567_p2);

assign sw_1_fu_4587_p2 = (zext_ln495_fu_4583_p1 + zext_ln488_fu_4563_p1);

assign sw_3_fu_4674_p2 = (zext_ln495_1_fu_4670_p1 + zext_ln488_1_fu_4650_p1);

assign tmp_10_cast_abs_r_fu_1057_p_x = ($signed(sext_ln465_reg_5618) - $signed(mean_reg_5697));

assign tmp_11_cast_abs_r_fu_1062_p_x = ($signed(sext_ln465_1_reg_5624) - $signed(mean_reg_5697));

assign tmp_12_cast_abs_r_fu_1067_p_x = ($signed(sext_ln465_2_reg_5629) - $signed(mean_reg_5697));

assign tmp_13_cast_abs_r_fu_1072_p_x = ($signed(sext_ln465_3_reg_5634) - $signed(mean_reg_5697));

assign tmp_14_cast_abs_r_fu_1077_p_x = ($signed(sext_ln466_reg_5645) - $signed(mean_1_reg_5705));

assign tmp_15_cast_abs_r_fu_1082_p_x = ($signed(sext_ln466_1_reg_5650) - $signed(mean_1_reg_5705));

assign tmp_16_cast_abs_r_fu_1087_p_x = ($signed(sext_ln466_2_reg_5656) - $signed(mean_1_reg_5705));

assign tmp_17_cast_abs_r_fu_1092_p_x = ($signed(sext_ln466_4_reg_5662) - $signed(mean_1_reg_5705));

assign tmp_18_cast_abs_r_fu_1097_p_x = ($signed(sext_ln466_1_reg_5650) - $signed(mean_2_reg_5713));

assign tmp_19_cast_abs_r_fu_1102_p_x = ($signed(sext_ln467_reg_5672) - $signed(mean_2_reg_5713));

assign tmp_1_fu_1499_p4 = {{linebuf_yuv_1_q1[15:8]}};

assign tmp_20_cast_abs_r_fu_1107_p_x = ($signed(sext_ln467_1_reg_5677) - $signed(mean_2_reg_5713));

assign tmp_21_cast_abs_r_fu_1112_p_x = ($signed(sext_ln466_2_reg_5656) - $signed(mean_2_reg_5713));

assign tmp_22_cast_abs_r_fu_1117_p_x = ($signed(sext_ln465_reg_5618) - $signed(mean_3_reg_5721));

assign tmp_23_cast_abs_r_fu_1122_p_x = ($signed(sext_ln465_3_reg_5634) - $signed(mean_3_reg_5721));

assign tmp_24_cast_abs_r_fu_1127_p_x = ($signed(sext_ln468_reg_5687) - $signed(mean_3_reg_5721));

assign tmp_26_cast_abs_r_fu_1017_p_x = $signed(sub_ln483_fu_2606_p2);

assign tmp_27_cast_abs_r_fu_1022_p_x = $signed(sub_ln483_1_fu_2621_p2);

assign tmp_28_cast_abs_r_fu_1027_p_x = $signed(sub_ln484_fu_2652_p2);

assign tmp_29_cast_abs_r_fu_1032_p_x = $signed(sub_ln484_1_fu_2667_p2);

assign tmp_2_fu_1514_p4 = {{linebuf_yuv_2_q1[15:8]}};

assign tmp_30_cast_abs_r_fu_1137_p_x = ($signed(sext_ln465_6_reg_5743) - $signed(mean_4_reg_5822));

assign tmp_31_cast_abs_r_fu_1142_p_x = ($signed(sext_ln465_7_reg_5749) - $signed(mean_4_reg_5822));

assign tmp_32_cast_abs_r_fu_1147_p_x = ($signed(sext_ln465_8_reg_5754) - $signed(mean_4_reg_5822));

assign tmp_33_cast_abs_r_fu_1152_p_x = ($signed(sext_ln465_9_reg_5759) - $signed(mean_4_reg_5822));

assign tmp_34_cast_abs_r_fu_1157_p_x = ($signed(sext_ln466_6_reg_5770) - $signed(mean_5_reg_5830));

assign tmp_35_cast_abs_r_fu_1162_p_x = ($signed(sext_ln466_7_reg_5775) - $signed(mean_5_reg_5830));

assign tmp_36_cast_abs_r_fu_1167_p_x = ($signed(sext_ln466_8_reg_5781) - $signed(mean_5_reg_5830));

assign tmp_37_cast_abs_r_fu_1172_p_x = ($signed(sext_ln466_10_reg_5787) - $signed(mean_5_reg_5830));

assign tmp_38_cast_abs_r_fu_1177_p_x = ($signed(sext_ln466_7_reg_5775) - $signed(mean_6_reg_5838));

assign tmp_39_cast_abs_r_fu_1182_p_x = ($signed(sext_ln467_3_reg_5797) - $signed(mean_6_reg_5838));

assign tmp_41_cast_abs_r_fu_1192_p_x = ($signed(sext_ln466_8_reg_5781) - $signed(mean_6_reg_5838));

assign tmp_42_cast_abs_r_fu_1197_p_x = ($signed(sext_ln465_6_reg_5743) - $signed(mean_7_reg_5845));

assign tmp_43_cast_abs_r_fu_1202_p_x = ($signed(sext_ln465_9_reg_5759) - $signed(mean_7_reg_5845));

assign tmp_44_cast_abs_r_fu_1207_p_x = ($signed(sext_ln468_3_reg_5807) - $signed(mean_7_reg_5845));

assign tmp_45_cast_abs_r_fu_1212_p_x = ($signed(sext_ln468_4_reg_5812) - $signed(mean_7_reg_5845));

assign tmp_46_cast_abs_r_fu_1037_p_x = $signed(sub_ln483_2_fu_3465_p2);

assign tmp_47_cast_abs_r_fu_1042_p_x = $signed(sub_ln483_3_fu_3480_p2);

assign tmp_48_cast_abs_r_fu_1047_p_x = $signed(sub_ln484_2_fu_3511_p2);

assign tmp_49_cast_abs_r_fu_1052_p_x = $signed(sub_ln484_3_fu_3526_p2);

assign tmp_49_fu_2432_p3 = ave_1_fu_2312_p2[32'd11];

assign tmp_50_fu_2488_p3 = ave_2_fu_2336_p2[32'd11];

assign tmp_51_fu_2544_p3 = ave_3_fu_2370_p2[32'd11];

assign tmp_52_fu_3577_p3 = add_ln504_2_fu_3567_p2[32'd23];

assign tmp_53_fu_4929_p3 = ap_phi_reg_pp0_iter10_g_1_reg_966[32'd13];

assign tmp_54_fu_4937_p4 = {{ap_phi_reg_pp0_iter10_g_1_reg_966[13:8]}};

assign tmp_55_fu_3235_p3 = ave_4_fu_3129_p2[32'd11];

assign tmp_56_fu_3291_p3 = ave_5_fu_3171_p2[32'd11];

assign tmp_57_fu_3347_p3 = ave_6_fu_3195_p2[32'd11];

assign tmp_58_fu_3403_p3 = ave_7_fu_3229_p2[32'd11];

assign tmp_59_fu_3685_p3 = add_ln504_6_fu_3675_p2[32'd23];

assign tmp_60_fu_4985_p3 = ap_phi_reg_pp0_iter10_g_5_reg_997[32'd13];

assign tmp_61_fu_4993_p4 = {{ap_phi_reg_pp0_iter10_g_5_reg_997[13:8]}};

assign tmp_fu_2376_p3 = ave_fu_2270_p2[32'd11];

assign tmp_s_fu_1483_p4 = {{linebuf_yuv_q1[15:8]}};

assign trunc_ln337_1_fu_1494_p1 = linebuf_yuv_1_q1[7:0];

assign trunc_ln337_2_fu_1509_p1 = linebuf_yuv_2_q1[7:0];

assign trunc_ln337_3_fu_1524_p1 = linebuf_yuv_3_q1[7:0];

assign trunc_ln337_fu_1477_p1 = linebuf_yuv_q1[7:0];

assign trunc_ln348_fu_1539_p1 = imgBayer_dout[7:0];

assign trunc_ln472_10_fu_3305_p4 = {{sub_ln472_10_fu_3299_p2[11:2]}};

assign trunc_ln472_11_fu_3319_p4 = {{ave_5_fu_3171_p2[11:2]}};

assign trunc_ln472_12_fu_3361_p4 = {{sub_ln472_12_fu_3355_p2[11:2]}};

assign trunc_ln472_13_fu_3375_p4 = {{ave_6_fu_3195_p2[11:2]}};

assign trunc_ln472_14_fu_3417_p4 = {{sub_ln472_14_fu_3411_p2[11:2]}};

assign trunc_ln472_15_fu_3431_p4 = {{ave_7_fu_3229_p2[11:2]}};

assign trunc_ln472_1_fu_2390_p4 = {{sub_ln472_fu_2384_p2[11:2]}};

assign trunc_ln472_2_fu_2404_p4 = {{ave_fu_2270_p2[11:2]}};

assign trunc_ln472_3_fu_2572_p4 = {{ave_3_fu_2370_p2[11:2]}};

assign trunc_ln472_4_fu_2446_p4 = {{sub_ln472_2_fu_2440_p2[11:2]}};

assign trunc_ln472_5_fu_2460_p4 = {{ave_1_fu_2312_p2[11:2]}};

assign trunc_ln472_6_fu_3249_p4 = {{sub_ln472_8_fu_3243_p2[11:2]}};

assign trunc_ln472_7_fu_2502_p4 = {{sub_ln472_4_fu_2496_p2[11:2]}};

assign trunc_ln472_8_fu_2516_p4 = {{ave_2_fu_2336_p2[11:2]}};

assign trunc_ln472_9_fu_3263_p4 = {{ave_4_fu_3129_p2[11:2]}};

assign trunc_ln472_s_fu_2558_p4 = {{sub_ln472_6_fu_2552_p2[11:2]}};

assign trunc_ln504_1_fu_3591_p4 = {{sub_ln504_fu_3585_p2[23:13]}};

assign trunc_ln504_2_fu_3615_p4 = {{add_ln504_2_fu_3567_p2[23:13]}};

assign trunc_ln504_4_fu_3699_p4 = {{sub_ln504_2_fu_3693_p2[23:13]}};

assign trunc_ln504_5_fu_3723_p4 = {{add_ln504_6_fu_3675_p2[23:13]}};

assign trunc_ln510_1_fu_5009_p1 = ap_phi_reg_pp0_iter10_g_5_reg_997[7:0];

assign trunc_ln510_fu_4953_p1 = ap_phi_reg_pp0_iter10_g_1_reg_966[7:0];

assign var_1_fu_3899_p4 = {{add_ln477_2_fu_3893_p2[11:1]}};

assign var_2_fu_3967_p4 = {{add_ln478_2_fu_3961_p2[11:1]}};

assign var_3_fu_4030_p4 = {{add_ln479_2_fu_4024_p2[11:1]}};

assign var_4_fu_4200_p4 = {{add_ln476_5_fu_4194_p2[11:1]}};

assign var_5_fu_4268_p4 = {{add_ln477_5_fu_4262_p2[11:1]}};

assign var_6_fu_4331_p4 = {{add_ln478_5_fu_4325_p2[11:1]}};

assign var_7_fu_4399_p4 = {{add_ln479_5_fu_4393_p2[11:1]}};

assign var_fu_3831_p4 = {{add_ln476_2_fu_3825_p2[11:1]}};

assign var_quant_1_fu_4085_p4 = {{add_ln492_3_fu_4079_p2[10:1]}};

assign var_quant_2_fu_4106_p4 = {{add_ln492_4_fu_4100_p2[10:1]}};

assign var_quant_3_fu_4127_p4 = {{add_ln492_5_fu_4121_p2[10:1]}};

assign var_quant_4_fu_4424_p4 = {{add_ln492_7_fu_4418_p2[10:1]}};

assign var_quant_5_fu_4454_p4 = {{add_ln492_9_fu_4448_p2[10:1]}};

assign var_quant_6_fu_4475_p4 = {{add_ln492_10_fu_4469_p2[10:1]}};

assign var_quant_7_fu_4496_p4 = {{add_ln492_11_fu_4490_p2[10:1]}};

assign var_quant_fu_4055_p4 = {{add_ln492_1_fu_4049_p2[10:1]}};

assign w_1_fu_4640_p4 = {{DIV1_TABLE_q0[9:1]}};

assign w_24_fu_4598_p4 = {{DIV1_TABLE_q3[9:1]}};

assign w_25_fu_4511_p4 = {{DIV1_TABLE_q7[9:1]}};

assign w_3_fu_4525_p4 = {{DIV1_TABLE_q6[9:2]}};

assign w_5_fu_4539_p4 = {{DIV1_TABLE_q5[9:2]}};

assign w_7_fu_4553_p4 = {{DIV1_TABLE_q4[9:1]}};

assign w_9_fu_4612_p4 = {{DIV1_TABLE_q2[9:2]}};

assign w_s_fu_4626_p4 = {{DIV1_TABLE_q1[9:2]}};

assign x_9_fu_1386_p2 = (x_fu_236 + 17'd2);

assign xor_ln510_1_fu_5013_p2 = (tmp_60_fu_4985_p3 ^ 1'd1);

assign xor_ln510_fu_4957_p2 = (tmp_53_fu_4929_p3 ^ 1'd1);

assign zext_ln279_fu_1348_p1 = add_ln323_fu_1342_p2;

assign zext_ln283_cast_fu_1217_p1 = zext_ln283;

assign zext_ln437_1_fu_3665_p1 = g_4_reg_805_pp0_iter8_reg;

assign zext_ln437_fu_3557_p1 = g_2_reg_815_pp0_iter8_reg;

assign zext_ln450_1_fu_1886_p1 = empty_183_reg_855;

assign zext_ln450_2_fu_1890_p1 = empty_183_reg_855;

assign zext_ln450_3_fu_1894_p1 = g_2_reg_815;

assign zext_ln450_4_fu_1898_p1 = g_2_reg_815;

assign zext_ln450_5_fu_2721_p1 = shl_ln450_1_fu_2713_p3;

assign zext_ln450_6_fu_2725_p1 = empty_181_reg_845;

assign zext_ln450_7_fu_2729_p1 = empty_181_reg_845;

assign zext_ln450_8_fu_2733_p1 = g_4_reg_805;

assign zext_ln450_9_fu_2737_p1 = g_4_reg_805;

assign zext_ln450_fu_1882_p1 = shl_ln_fu_1874_p3;

assign zext_ln451_1_fu_1926_p1 = ap_phi_reg_pp0_iter3_empty_182_reg_946;

assign zext_ln451_2_fu_2761_p1 = shl_ln451_1_fu_2753_p3;

assign zext_ln451_3_fu_2765_p1 = ap_phi_reg_pp0_iter3_empty_180_reg_937;

assign zext_ln451_4_fu_2769_p1 = ap_phi_reg_pp0_iter3_empty_180_reg_937;

assign zext_ln451_5_fu_2779_p1 = add_ln451_fu_2773_p2;

assign zext_ln451_fu_1922_p1 = shl_ln3_fu_1914_p3;

assign zext_ln452_1_fu_1954_p1 = ap_phi_reg_pp0_iter3_empty_175_reg_910;

assign zext_ln452_2_fu_1958_p1 = ap_phi_reg_pp0_iter3_empty_175_reg_910;

assign zext_ln452_3_fu_2797_p1 = shl_ln452_1_fu_2789_p3;

assign zext_ln452_4_fu_2801_p1 = ap_phi_reg_pp0_iter3_empty_174_reg_901;

assign zext_ln452_5_fu_2805_p1 = ap_phi_reg_pp0_iter3_empty_174_reg_901;

assign zext_ln452_fu_1950_p1 = shl_ln4_fu_1942_p3;

assign zext_ln453_1_fu_2829_p1 = shl_ln453_1_fu_2821_p3;

assign zext_ln453_2_fu_2839_p1 = add_ln453_fu_2833_p2;

assign zext_ln453_fu_1982_p1 = shl_ln5_fu_1974_p3;

assign zext_ln454_1_fu_2010_p1 = ap_phi_reg_pp0_iter3_empty_168_reg_874;

assign zext_ln454_2_fu_2857_p1 = shl_ln454_1_fu_2849_p3;

assign zext_ln454_3_fu_2861_p1 = ap_phi_reg_pp0_iter3_empty_166_reg_865;

assign zext_ln454_4_fu_2865_p1 = ap_phi_reg_pp0_iter3_empty_166_reg_865;

assign zext_ln454_fu_2006_p1 = shl_ln6_fu_1998_p3;

assign zext_ln455_1_fu_2038_p1 = empty_169_reg_775;

assign zext_ln455_2_fu_2042_p1 = empty_169_reg_775;

assign zext_ln455_3_fu_2889_p1 = shl_ln455_1_fu_2881_p3;

assign zext_ln455_4_fu_2893_p1 = empty_167_reg_765;

assign zext_ln455_5_fu_2897_p1 = empty_167_reg_765;

assign zext_ln455_6_fu_2907_p1 = add_ln455_fu_2901_p2;

assign zext_ln455_fu_2034_p1 = shl_ln7_fu_2026_p3;

assign zext_ln456_1_fu_2925_p1 = shl_ln456_1_fu_2917_p3;

assign zext_ln456_fu_2066_p1 = shl_ln8_fu_2058_p3;

assign zext_ln457_1_fu_2094_p1 = empty_161_reg_714;

assign zext_ln457_2_fu_2098_p1 = empty_161_reg_714;

assign zext_ln457_3_fu_2949_p1 = shl_ln457_1_fu_2941_p3;

assign zext_ln457_4_fu_2953_p1 = empty_145_fu_260;

assign zext_ln457_5_fu_2957_p1 = empty_145_fu_260;

assign zext_ln457_fu_2090_p1 = shl_ln9_fu_2082_p3;

assign zext_ln458_1_fu_2126_p1 = empty_163_reg_735;

assign zext_ln458_2_fu_2130_p1 = empty_163_reg_735;

assign zext_ln458_3_fu_2140_p1 = add_ln458_fu_2134_p2;

assign zext_ln458_4_fu_2981_p1 = shl_ln458_1_fu_2973_p3;

assign zext_ln458_5_fu_2985_p1 = empty_143_fu_252;

assign zext_ln458_6_fu_2989_p1 = empty_143_fu_252;

assign zext_ln458_7_fu_2999_p1 = add_ln458_1_fu_2993_p2;

assign zext_ln458_fu_2122_p1 = shl_ln1_fu_2114_p3;

assign zext_ln459_1_fu_3017_p1 = shl_ln459_1_fu_3009_p3;

assign zext_ln459_fu_2158_p1 = shl_ln2_fu_2150_p3;

assign zext_ln460_1_fu_2186_p1 = empty_165_reg_755;

assign zext_ln460_2_fu_2190_p1 = empty_165_reg_755;

assign zext_ln460_3_fu_2200_p1 = add_ln460_fu_2194_p2;

assign zext_ln460_4_fu_3041_p1 = shl_ln460_1_fu_3033_p3;

assign zext_ln460_5_fu_3045_p1 = empty_fu_244;

assign zext_ln460_6_fu_3049_p1 = empty_fu_244;

assign zext_ln460_7_fu_3059_p1 = add_ln460_1_fu_3053_p2;

assign zext_ln460_fu_2182_p1 = shl_ln10_fu_2174_p3;

assign zext_ln461_1_fu_3077_p1 = shl_ln461_1_fu_3069_p3;

assign zext_ln461_fu_2218_p1 = shl_ln11_fu_2210_p3;

assign zext_ln476_1_fu_3787_p1 = tmp_11_cast_abs_r_fu_1062_ap_return;

assign zext_ln476_2_fu_3796_p1 = tmp_12_cast_abs_r_fu_1067_ap_return;

assign zext_ln476_3_fu_3805_p1 = tmp_13_cast_abs_r_fu_1072_ap_return;

assign zext_ln476_4_fu_3815_p1 = add_ln476_fu_3809_p2;

assign zext_ln476_5_fu_4147_p1 = tmp_30_cast_abs_r_fu_1137_ap_return;

assign zext_ln476_6_fu_4156_p1 = tmp_31_cast_abs_r_fu_1142_ap_return;

assign zext_ln476_7_fu_4165_p1 = tmp_32_cast_abs_r_fu_1147_ap_return;

assign zext_ln476_8_fu_4174_p1 = tmp_33_cast_abs_r_fu_1152_ap_return;

assign zext_ln476_9_fu_4184_p1 = add_ln476_3_fu_4178_p2;

assign zext_ln476_fu_3778_p1 = tmp_10_cast_abs_r_fu_1057_ap_return;

assign zext_ln477_1_fu_3855_p1 = tmp_15_cast_abs_r_fu_1082_ap_return;

assign zext_ln477_2_fu_3864_p1 = tmp_16_cast_abs_r_fu_1087_ap_return;

assign zext_ln477_3_fu_3873_p1 = tmp_17_cast_abs_r_fu_1092_ap_return;

assign zext_ln477_4_fu_3883_p1 = add_ln477_fu_3877_p2;

assign zext_ln477_5_fu_4215_p1 = tmp_34_cast_abs_r_fu_1157_ap_return;

assign zext_ln477_6_fu_4224_p1 = tmp_35_cast_abs_r_fu_1162_ap_return;

assign zext_ln477_7_fu_4233_p1 = tmp_36_cast_abs_r_fu_1167_ap_return;

assign zext_ln477_8_fu_4242_p1 = tmp_37_cast_abs_r_fu_1172_ap_return;

assign zext_ln477_9_fu_4252_p1 = add_ln477_3_fu_4246_p2;

assign zext_ln477_fu_3846_p1 = tmp_14_cast_abs_r_fu_1077_ap_return;

assign zext_ln478_1_fu_3923_p1 = tmp_19_cast_abs_r_fu_1102_ap_return;

assign zext_ln478_2_fu_3932_p1 = tmp_20_cast_abs_r_fu_1107_ap_return;

assign zext_ln478_3_fu_3941_p1 = tmp_21_cast_abs_r_fu_1112_ap_return;

assign zext_ln478_4_fu_3951_p1 = add_ln478_fu_3945_p2;

assign zext_ln478_5_fu_4283_p1 = tmp_38_cast_abs_r_fu_1177_ap_return;

assign zext_ln478_6_fu_4292_p1 = tmp_39_cast_abs_r_fu_1182_ap_return;

assign zext_ln478_7_fu_4296_p1 = tmp_40_cast_abs_r_fu_1187_ap_return;

assign zext_ln478_8_fu_4305_p1 = tmp_41_cast_abs_r_fu_1192_ap_return;

assign zext_ln478_9_fu_4315_p1 = add_ln478_3_fu_4309_p2;

assign zext_ln478_fu_3914_p1 = tmp_18_cast_abs_r_fu_1097_ap_return;

assign zext_ln479_1_fu_3991_p1 = tmp_23_cast_abs_r_fu_1122_ap_return;

assign zext_ln479_2_fu_4000_p1 = tmp_24_cast_abs_r_fu_1127_ap_return;

assign zext_ln479_3_fu_4004_p1 = tmp_25_cast_abs_r_fu_1132_ap_return;

assign zext_ln479_4_fu_4014_p1 = add_ln479_fu_4008_p2;

assign zext_ln479_5_fu_4346_p1 = tmp_42_cast_abs_r_fu_1197_ap_return;

assign zext_ln479_6_fu_4355_p1 = tmp_43_cast_abs_r_fu_1202_ap_return;

assign zext_ln479_7_fu_4364_p1 = tmp_44_cast_abs_r_fu_1207_ap_return;

assign zext_ln479_8_fu_4373_p1 = tmp_45_cast_abs_r_fu_1212_ap_return;

assign zext_ln479_9_fu_4383_p1 = add_ln479_3_fu_4377_p2;

assign zext_ln479_fu_3982_p1 = tmp_22_cast_abs_r_fu_1117_ap_return;

assign zext_ln483_1_fu_2632_p1 = tmp_27_cast_abs_r_fu_1022_ap_return;

assign zext_ln483_2_fu_3476_p1 = tmp_46_cast_abs_r_fu_1037_ap_return;

assign zext_ln483_3_fu_3491_p1 = tmp_47_cast_abs_r_fu_1042_ap_return;

assign zext_ln483_fu_2617_p1 = tmp_26_cast_abs_r_fu_1017_ap_return;

assign zext_ln484_1_fu_2678_p1 = tmp_29_cast_abs_r_fu_1032_ap_return;

assign zext_ln484_2_fu_3522_p1 = tmp_48_cast_abs_r_fu_1047_ap_return;

assign zext_ln484_3_fu_3537_p1 = tmp_49_cast_abs_r_fu_1052_ap_return;

assign zext_ln484_fu_2663_p1 = tmp_28_cast_abs_r_fu_1027_ap_return;

assign zext_ln488_1_fu_4650_p1 = w_1_fu_4640_p4;

assign zext_ln488_2_fu_4535_p1 = w_3_fu_4525_p4;

assign zext_ln488_3_fu_4549_p1 = w_5_fu_4539_p4;

assign zext_ln488_4_fu_4622_p1 = w_9_fu_4612_p4;

assign zext_ln488_5_fu_4636_p1 = w_s_fu_4626_p4;

assign zext_ln488_fu_4563_p1 = w_7_fu_4553_p4;

assign zext_ln493_1_fu_4095_p1 = var_quant_1_fu_4085_p4;

assign zext_ln493_2_fu_4116_p1 = var_quant_2_fu_4106_p4;

assign zext_ln493_3_fu_4137_p1 = var_quant_3_fu_4127_p4;

assign zext_ln493_4_fu_4434_p1 = var_quant_4_fu_4424_p4;

assign zext_ln493_5_fu_4464_p1 = var_quant_5_fu_4454_p4;

assign zext_ln493_6_fu_4485_p1 = var_quant_6_fu_4475_p4;

assign zext_ln493_7_fu_4506_p1 = var_quant_7_fu_4496_p4;

assign zext_ln493_fu_4065_p1 = var_quant_fu_4055_p4;

assign zext_ln494_1_fu_4608_p1 = w_24_fu_4598_p4;

assign zext_ln494_fu_4521_p1 = w_25_fu_4511_p4;

assign zext_ln495_1_fu_4670_p1 = add_ln495_4_fu_4664_p2;

assign zext_ln495_2_fu_4573_p1 = add_ln495_fu_4567_p2;

assign zext_ln495_3_fu_4660_p1 = add_ln495_3_fu_4654_p2;

assign zext_ln495_fu_4583_p1 = add_ln495_1_fu_4577_p2;

assign zext_ln497_1_fu_4680_p1 = sw_3_fu_4674_p2;

assign zext_ln497_fu_4593_p1 = sw_1_fu_4587_p2;

assign zext_ln504_10_fu_3605_p1 = $unsigned(sext_ln504_3_fu_3601_p1);

assign zext_ln504_11_fu_3629_p1 = $unsigned(sext_ln504_5_fu_3625_p1);

assign zext_ln504_12_fu_3713_p1 = $unsigned(sext_ln504_10_fu_3709_p1);

assign zext_ln504_13_fu_3737_p1 = $unsigned(sext_ln504_11_fu_3733_p1);

assign zext_ln504_4_fu_3573_p1 = g_2_reg_815_pp0_iter8_reg;

assign zext_ln504_9_fu_3681_p1 = g_4_reg_805_pp0_iter8_reg;

always @ (posedge ap_clk) begin
    zext_ln283_cast_reg_5393[16] <= 1'b0;
end

endmodule //system_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
