`timescale 1ns / 1ps
module clk_tree #(parameter COUNTER = 12000)(
    input in_clk,
    input state,
    input rstn,
    input btnPauseN,
    input isPausable,
    input slow_clk,
    output clk_out
);

reg [13:0]cnter;   // 12Mhz/(500Hz*2) =  12_000(14 bits);
reg internal_hz; 

assign clk_out = internal_hz;

reg btn_Pause = 0;

always@(posedge in_clk, negedge rstn)begin
    if(!rstn)begin              //Non-Sync Reset
        internal_hz <= 1'b0;    //Set 500hz clock as '0' to avoid any uncertain status;        
        cnter <= 14'd0; //Clear counter
    end
    else begin
        if(cnter == COUNTER-1'b1)begin   //When counter reach 12_000
            internal_hz <= ~internal_hz;        //Toggle 500Hz CLk reg;
            cnter <= 14'd0;             //Clear counter
        end
        else if(btn_Pause == 0 && state == 1)
            cnter <= cnter +1'b1; //Counter
    end
end

always@(negedge rstn, posedge slow_clk)
begin
    if(!rstn)begin
        btn_Pause <= 0;
    end
    else
    begin
    if(isPausable == 1 && !btnPauseN)
        btn_Pause <= ~btn_Pause;
    end  
end

endmodule
