set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/mechx/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/mechx/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/ram"
set ::env(DESIGN_NAME) "single_port_ram"
set ::env(VERILOG_FILES) "/openlane/designs/ram/src/ram.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(DESIGN_IS_CORE) "1"
