#include "skeleton.dtsi"
#include <dt-bindings/clock/aspeed-clock.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/aspeed-scu-irq.h>

/ {
	model = "AST2400 SOC";
	compatible = "aspeed";
	#address-cells = <1>;
	#size-cells = <1>;
	interrupt-parent = <&vic>;

	memory@40000000 {
		reg = <0x40000000 0x10000000>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,arm926ej-s";
			device_type = "cpu";
			reg = <0>;
		};
	};

	apb {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		ahbc: ahbc@1e600000 {
			compatible = "aspeed,ast-ahbc";
			reg = <0x1e600000 0x100>;
                };

		fmc_spi: fmc_spi@1e620000 {
			/* reg : cs0 : cs1 : cs2 : cs3 : cs4 : cs5 */
			reg = <0x1e620000 0x100 
					0x20000000 0x20 
					0x28000000 0x20>;
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "aspeed,fmc-spi";
			clocks = <&syscon ASPEED_CLK_AHB>;
			status = "disable";
			number_of_chip_select = /bits/ 16 <2>;
			interrupts = <19>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_fwspics1_default>;
		};

		spi1: spi1@1e630000 {
		};

		spi2: spi2@1e631000 {
		};

		mac0: ftgmac@1e660000 {
			compatible = "aspeed,ast2400-mac", "faraday,ftgmac100";
			reg = <0x1e660000 0x180>;
			interrupts = <2>;
			clocks = <&syscon ASPEED_CLK_GATE_MAC1CLK>;
		};

		mac1: ftgmac@1e680000 {
			compatible = "aspeed,ast2400-mac", "faraday,ftgmac100";
			reg = <0x1e680000 0x180>;
			interrupts = <3>;
			clocks = <&syscon ASPEED_CLK_GATE_MAC2CLK>;
		};

		ehci0: ehci@0x1e6a1000 {
			compatible = "aspeed,ast-ehci", "generic-ehci";
			reg = <0x1e6a1000 0x100>;
			interrupts = <5>;
			clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
			status = "disabled";
		};

		uhci: uhci@0x1e6b0000 {
			compatible = "aspeed,ast-uhci", "generic-uhci";
			reg = <0x1e6b0000 0x100>;
			interrupts = <14>;
			clocks = <&syscon ASPEED_CLK_GATE_USBUHCICLK>;
		};

		udc: udc@0x1e6a0000 {
			compatible = "aspeed,ast-udc";
			reg = <0x1e6a0000 0x300>;
			interrupts = <5>;
			clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
			pinctrl-names = "default";
			list_mode = <0>;
		};

		vic: interrupt-controller@1e6c0080 {
			compatible = "aspeed,ast2400-vic";
			interrupt-controller;
			#interrupt-cells = <1>;
			valid-sources = <0xfefff7ff 0x0807ffff>;
			reg = <0x1e6c0080 0x80>;
		};

		mmc: mmc@1e6e0000 {
			compatible = "aspeed,ast2400-sdmc";
			reg = <0x1e6e0000 0x200>;
			interrupts = <0>;
		};

		scu: scu@1e6e2000 {
			compatible = "aspeed,ast-bmc-scu";
			reg = <0x1e6e2000 0x200>;
		};

		syscon: syscon@1e6e2000 {
			compatible = "aspeed,ast2400-scu", "syscon", "simple-mfd";
			reg = <0x1e6e2000 0x1a8>;
			ranges = <0 0x1e6e2000 0x1a8>;
			#address-cells = <1>;
			#size-cells = <1>;
			#clock-cells = <1>;
			#reset-cells = <1>;

			pinctrl: pinctrl {
				compatible = "aspeed,g4-pinctrl";
				aspeed,external-nodes = <&gfx &lhc>;
			};
		};

		hace: hace@1e6e3000 {
			compatible = "aspeed,ast2400-crypto";
			reg = <0x1e6e3000 0x200 0x1e728000 0x1000>;
			interrupts = <4>;
			clocks = <&syscon ASPEED_CLK_GATE_YCLK>, <&syscon ASPEED_CLK_GATE_RSACLK>;
			clock-names = "yclk", "rsaclk";
		};

		jtag: jtag@1e6e4000 {
			compatible = "aspeed,aspeed-jtag";
			reg= <0x1e6e4000 0x20>;
			interrupts = <43>;
			clocks = <&syscon ASPEED_CLK_APB>;
			resets = <&syscon ASPEED_RESET_JTAG_MASTER>;
			reset-names = "jtag";
		};

		gfx: display@1e6e6000 {
			compatible = "aspeed,ast-g4-gfx", "syscon";
			reg = <0x1e6e6000 0x1000>;
			interrupts = <25>;
			resets = <&syscon ASPEED_RESET_CRT>;
		};

		xdma: xdma@1e6e7000 {
			compatible = "aspeed,aspeed-xdma";
			reg = <0x1e6e7000 0x80>;
			interrupts = <6>;
			resets = <&syscon ASPEED_RESET_XDMA>;
		};

		mctp: mctp@1e6e8000 {
			compatible = "aspeed,ast2400-mctp";
			reg = <0x1e6e8000 0x30>;
			interrupts = <42>;
 			interrupts-extended = <&vic 42>, <&scu_ic ASPEED_SCU_PCIE_REST_LOW_TO_HIGH>;
			resets = <&syscon ASPEED_RESET_MCTP>;
		};

		adc: adc@1e6e9000 {
			compatible = "aspeed,ast2400-adc";
			reg = <0x1e6e9000 0xb0>;
			interrupts = <31>;
			clocks = <&syscon ASPEED_CLK_APB>;
			resets = <&syscon ASPEED_RESET_ADC>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_adc0_default &pinctrl_adc1_default
				&pinctrl_adc2_default &pinctrl_adc3_default
				&pinctrl_adc4_default &pinctrl_adc5_default
				&pinctrl_adc6_default &pinctrl_adc7_default
				&pinctrl_adc8_default &pinctrl_adc9_default
				&pinctrl_adc10_default &pinctrl_adc11_default
				&pinctrl_adc12_default &pinctrl_adc13_default
				&pinctrl_adc14_default &pinctrl_adc15_default>;	
		};

		video: video@1e700000 {
			compatible = "aspeed,ast2400-video";
			/* 184MB : 40MB*/
			reg = <0x1e700000 0x300>;
			interrupts = <7>;
			clocks = <&syscon ASPEED_CLK_GATE_ECLK>, <&syscon ASPEED_CLK_GATE_VCLK>;
			clock-names = "eclk", "vclk";
			resets = <&syscon ASPEED_RESET_VIDEO>;
		};

		sram@1e720000 {
                        compatible = "mmio-sram";
			reg = <0x1e720000 0x8000>;      /* 32K */
                };

		sdhci: sdhci@1e740000 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x1e740000 0x1000>;
		};

		gpio: gpio@1e780000 {
			#gpio-cells = <2>;
			gpio-controller;
                        compatible = "aspeed,ast-g4-gpio";
			reg = <0x1e780000 0x1000>;
			interrupts = <20>;
			interrupt-controller;
			clocks = <&syscon ASPEED_CLK_APB>;
			gpio-ranges = <&pinctrl 0 0 232>;
		};

		mailbox: ast_mailbox@1e789200 {
			compatible = "aspeed,ast-mailbox";
			reg = <0x1e789200 0x80>;
			interrupts = <46>;
		};

		ast_rng: rng {
			compatible = "aspeed,ast-rng";
		};

		timer: timer@1e782000 {
			/* This timer is a Faraday FTTMR010 derivative */
			compatible = "aspeed,ast2400-timer";
			reg = <0x1e782000 0x90>;
			interrupts = <16 17 18 35 36 37 38 39>;
			clocks = <&syscon ASPEED_CLK_APB>;
			clock-names = "PCLK";
		};

		uart1: serial@1e783000 {
			compatible = "ns16550a";
			reg = <0x1e783000 0x1000>;
			reg-shift = <2>;
			interrupts = <9>;
			clocks = <&syscon ASPEED_CLK_GATE_UART1CLK>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd1_default &pinctrl_rxd1_default>;
			status = "disabled";
		};

		uart0: serial@1e784000 {
			compatible = "ns16550a";
			reg = <0x1e784000 0x1000>;
			reg-shift = <2>;
			interrupts = <10>;
			clocks = <&syscon ASPEED_CLK_GATE_UART5CLK>;
			no-loopback-test;
		};

		wdt1: watchdog@1e785000 {
			compatible = "aspeed,ast2400-wdt";
			reg = <0x1e785000 0x20>;
			clocks = <&syscon ASPEED_CLK_APB>;
		};

		wdt2: watchdog@1e785020 {
			compatible = "aspeed,ast2400-wdt";
			reg = <0x1e785020 0x20>;
			clocks = <&syscon ASPEED_CLK_APB>;
		};

		pwm_techo: pwm_techo@1e7866000 {
			compatible = "aspeed,aspeed-pwm-tacho";
			reg = <0x1e786000 0x80>;
			interrupts = <28>;
			clocks = <&syscon ASPEED_CLK_MPLL>;
			resets = <&syscon ASPEED_RESET_PWM>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_pwm0_default &pinctrl_pwm1_default
					&pinctrl_pwm2_default &pinctrl_pwm3_default
					&pinctrl_pwm4_default &pinctrl_pwm5_default
					&pinctrl_pwm6_default &pinctrl_pwm7_default>;
		};

		vuart: serial@1e787000 {
			compatible = "aspeed,ast2400-vuart";
			reg = <0x1e787000 0x40>;
			reg-shift = <2>;
			interrupts = <8>;
			clocks = <&syscon ASPEED_CLK_APB>;
			no-loopback-test;
			port_address = <0x3f8>;
			serial_irq = <4>;
		};

		lpc: lpc@1e789000 {
			compatible = "aspeed,ast-lpc", "simple-mfd", "syscon";
			reg = <0x1e789000 0x200>;
			interrupts = <8>;

			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x1e789000 0x200>;

			lpc_bmc: lpc-bmc@0 {
				compatible = "aspeed,ast2400-lpc-bmc";
				reg = <0x0 0x80>;
			};

			lpc_host: lpc-host@80 {
				compatible = "aspeed,ast2400-lpc-host", "simple-mfd", "syscon";
				reg = <0x80 0x1e0>;
				reg-io-width = <4>;

				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0x0 0x80 0x1e0>;

				lhc: lhc@20 {
					compatible = "aspeed,ast2400-lhc";
					reg = <0x20 0x24 0x48 0x8>;
				};

				lpc_reset: reset-controller@18 {
					compatible = "aspeed,ast2400-lpc-reset";
					reg = <0x18 0x4>;
					#reset-cells = <1>;
				};

			};
		};

		uart2: serial@1e78d000 {
			compatible = "ns16550a";
			reg = <0x1e78d000 0x1000>;
			reg-shift = <2>;
			interrupts = <32>;
			clocks = <&syscon ASPEED_CLK_GATE_UART2CLK>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd2_default &pinctrl_rxd2_default>;
			status = "disabled";
		};

		uart3: serial@1e78e000 {
			compatible = "ns16550a";
			reg = <0x1e78e000 0x1000>;
			reg-shift = <2>;
			interrupts = <33>;
			clocks = <&syscon ASPEED_CLK_GATE_UART3CLK>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd3_default &pinctrl_rxd3_default>;
		};

		uart4: serial@1e78f000 {
			compatible = "ns16550a";
			reg = <0x1e78f000 0x1000>;
			reg-shift = <2>;
			interrupts = <34>;
			clocks = <&syscon ASPEED_CLK_GATE_UART4CLK>;
			no-loopback-test;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_txd4_default &pinctrl_rxd4_default>;
		};


		i2c: i2c@1e78a000 {
			compatible = "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x1e78a000 0x1000>;
		};

		peci: peci@1e78b000 {
			compatible = "aspeed,ast-peci";
			reg = <0x1e78b000 0x60>;
			interrupts = <15>;
			resets = <&syscon ASPEED_RESET_PECI>;
		};
	};

};

&sdhci {

	sdhci_ic: interrupt-controller@0 {
		#interrupt-cells = <1>;
		compatible = "aspeed,aspeed-sdhci-irq";
		reg = <0x0 0x100>;
		interrupts = <26>;
		interrupt-controller;
		clocks = <&syscon ASPEED_CLK_GATE_SDCLKCLK>;
	};

	sdhci_slot0: sdhci_slot0@100 {
		compatible = "aspeed,sdhci-ast2400";
		reg = <0x100 0x100>;
		interrupts = <0>;
		interrupt-parent = <&sdhci_ic>;
		sdhci,auto-cmd12;
		clocks = <&syscon ASPEED_CLK_SDIO>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sd1_default>;
	};

	sdhci_slot1: sdhci_slot1@200 {
		compatible = "aspeed,sdhci-ast2400";
		reg = <0x200 0x100>;
		interrupts = <1>;
		interrupt-parent = <&sdhci_ic>;
		sdhci,auto-cmd12;
		clocks = <&syscon ASPEED_CLK_SDIO>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sd2_default>;
	};

};

&syscon {
	scu_ic: interrupt-controller@0 {
		#interrupt-cells = <1>;
		compatible = "aspeed,ast2400-scu-ic";
		reg = <0x18 0x04>;
		interrupts = <21>;
		interrupt-controller;
	};

};

&i2c {
	i2c_ic: interrupt-controller@0 {
		#interrupt-cells = <1>;
		compatible = "aspeed,ast2400-i2c-ic";
		resets = <&syscon ASPEED_RESET_I2C>;
		reg = <0x0 0x40>;
		interrupts = <12>;
		interrupt-controller;
	};

	i2c0: i2c@40 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x40 0x40 0x200 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <0>;
		interrupt-parent = <&i2c_ic>;
		/* Does not need pinctrl properties */
	};

	i2c1: i2c@80 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x80 0x40 0x210 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <1>;
		interrupt-parent = <&i2c_ic>;
		/* Does not need pinctrl properties */
	};
	i2c2: i2c@C0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0xc0 0x40 0x220 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <2>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_default>;		
	};
	i2c3: i2c@100 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x100 0x40 0x230 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <3>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c4_default>;
	};
	i2c4: i2c@140 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x140 0x40 0x240 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <4>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c5_default>;
	};
	i2c5: i2c@180 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x180 0x40 0x250 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <5>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c6_default>;
	};
	i2c6: i2c@1c0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x1c0 0x40 0x260 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <6>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-0 = <&pinctrl_i2c7_default>;
	};
	i2c7: i2c@300 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x300 0x40 0x270 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <7>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c8_default>;
	};
	i2c8: i2c@340 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x340 0x40 0x280 0x10>;
		compatible = "aspeed,ast-i2c", "aspeed,ast-buff-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <8>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c9_default>;
	};
	i2c9: i2c@380 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x380 0x40 0x290 0x10>;
		compatible = "aspeed,ast-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <9>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c10_default>;
		status = "disabled";
	};
	i2c10: i2c@3C0 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x3c0 0x40 0x2a0 0x10>;
		compatible = "aspeed,ast-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <10>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c11_default>;
		status = "disabled";
	};
	i2c11: i2c@400 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x400 0x40 0x2b0 0x10>;
		compatible = "aspeed,ast-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <11>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c12_default>;
		status = "disabled";
	};
	i2c12: i2c@440 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x440 0x40 0x2c0 0x10>;
		compatible = "aspeed,ast-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <12>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c13_default>;
		status = "disabled";
	};
	i2c13: i2c@480 {
		#address-cells = <1>;
		#size-cells = <0>;
		#interrupt-cells = <1>;

		reg = <0x480 0x40 0x2d0 0x10>;
		compatible = "aspeed,ast-i2c";
		clocks = <&syscon ASPEED_CLK_APB>;
		bus-frequency = <100000>;
		interrupts = <13>;
		interrupt-parent = <&i2c_ic>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c14_default>;
		status = "disabled";
	};
};

&pinctrl {
	pinctrl_acpi_default: acpi_default {
		function = "ACPI";
		groups = "ACPI";
	};

	pinctrl_adc0_default: adc0_default {
		function = "ADC0";
		groups = "ADC0";
	};

	pinctrl_adc1_default: adc1_default {
		function = "ADC1";
		groups = "ADC1";
	};

	pinctrl_adc10_default: adc10_default {
		function = "ADC10";
		groups = "ADC10";
	};

	pinctrl_adc11_default: adc11_default {
		function = "ADC11";
		groups = "ADC11";
	};

	pinctrl_adc12_default: adc12_default {
		function = "ADC12";
		groups = "ADC12";
	};

	pinctrl_adc13_default: adc13_default {
		function = "ADC13";
		groups = "ADC13";
	};

	pinctrl_adc14_default: adc14_default {
		function = "ADC14";
		groups = "ADC14";
	};

	pinctrl_adc15_default: adc15_default {
		function = "ADC15";
		groups = "ADC15";
	};

	pinctrl_adc2_default: adc2_default {
		function = "ADC2";
		groups = "ADC2";
	};

	pinctrl_adc3_default: adc3_default {
		function = "ADC3";
		groups = "ADC3";
	};

	pinctrl_adc4_default: adc4_default {
		function = "ADC4";
		groups = "ADC4";
	};

	pinctrl_adc5_default: adc5_default {
		function = "ADC5";
		groups = "ADC5";
	};

	pinctrl_adc6_default: adc6_default {
		function = "ADC6";
		groups = "ADC6";
	};

	pinctrl_adc7_default: adc7_default {
		function = "ADC7";
		groups = "ADC7";
	};

	pinctrl_adc8_default: adc8_default {
		function = "ADC8";
		groups = "ADC8";
	};

	pinctrl_adc9_default: adc9_default {
		function = "ADC9";
		groups = "ADC9";
	};

	pinctrl_bmcint_default: bmcint_default {
		function = "BMCINT";
		groups = "BMCINT";
	};

	pinctrl_ddcclk_default: ddcclk_default {
		function = "DDCCLK";
		groups = "DDCCLK";
	};

	pinctrl_ddcdat_default: ddcdat_default {
		function = "DDCDAT";
		groups = "DDCDAT";
	};

	pinctrl_fwspics1_default: fwspics1_default {
		function = "FWSPICS1";
		groups = "FWSPICS1";
	};

	pinctrl_extrst_default: extrst_default {
		function = "EXTRST";
		groups = "EXTRST";
	};

	pinctrl_flack_default: flack_default {
		function = "FLACK";
		groups = "FLACK";
	};

	pinctrl_flbusy_default: flbusy_default {
		function = "FLBUSY";
		groups = "FLBUSY";
	};

	pinctrl_flwp_default: flwp_default {
		function = "FLWP";
		groups = "FLWP";
	};

	pinctrl_gpid_default: gpid_default {
		function = "GPID";
		groups = "GPID";
	};

	pinctrl_gpid0_default: gpid0_default {
		function = "GPID0";
		groups = "GPID0";
	};

	pinctrl_gpid2_default: gpid2_default {
		function = "GPID2";
		groups = "GPID2";
	};

	pinctrl_gpid4_default: gpid4_default {
		function = "GPID4";
		groups = "GPID4";
	};

	pinctrl_gpid6_default: gpid6_default {
		function = "GPID6";
		groups = "GPID6";
	};

	pinctrl_gpie0_default: gpie0_default {
		function = "GPIE0";
		groups = "GPIE0";
	};

	pinctrl_gpie2_default: gpie2_default {
		function = "GPIE2";
		groups = "GPIE2";
	};

	pinctrl_gpie4_default: gpie4_default {
		function = "GPIE4";
		groups = "GPIE4";
	};

	pinctrl_gpie6_default: gpie6_default {
		function = "GPIE6";
		groups = "GPIE6";
	};

	pinctrl_i2c10_default: i2c10_default {
		function = "I2C10";
		groups = "I2C10";
	};

	pinctrl_i2c11_default: i2c11_default {
		function = "I2C11";
		groups = "I2C11";
	};

	pinctrl_i2c12_default: i2c12_default {
		function = "I2C12";
		groups = "I2C12";
	};

	pinctrl_i2c13_default: i2c13_default {
		function = "I2C13";
		groups = "I2C13";
	};

	pinctrl_i2c14_default: i2c14_default {
		function = "I2C14";
		groups = "I2C14";
	};

	pinctrl_i2c3_default: i2c3_default {
		function = "I2C3";
		groups = "I2C3";
	};

	pinctrl_i2c4_default: i2c4_default {
		function = "I2C4";
		groups = "I2C4";
	};

	pinctrl_i2c5_default: i2c5_default {
		function = "I2C5";
		groups = "I2C5";
	};

	pinctrl_i2c6_default: i2c6_default {
		function = "I2C6";
		groups = "I2C6";
	};

	pinctrl_i2c7_default: i2c7_default {
		function = "I2C7";
		groups = "I2C7";
	};

	pinctrl_i2c8_default: i2c8_default {
		function = "I2C8";
		groups = "I2C8";
	};

	pinctrl_i2c9_default: i2c9_default {
		function = "I2C9";
		groups = "I2C9";
	};

	pinctrl_lpcpd_default: lpcpd_default {
		function = "LPCPD";
		groups = "LPCPD";
	};

	pinctrl_lpcpme_default: lpcpme_default {
		function = "LPCPME";
		groups = "LPCPME";
	};

	pinctrl_lpcrst_default: lpcrst_default {
		function = "LPCRST";
		groups = "LPCRST";
	};

	pinctrl_lpcsmi_default: lpcsmi_default {
		function = "LPCSMI";
		groups = "LPCSMI";
	};

	pinctrl_mac1link_default: mac1link_default {
		function = "MAC1LINK";
		groups = "MAC1LINK";
	};

	pinctrl_mac2link_default: mac2link_default {
		function = "MAC2LINK";
		groups = "MAC2LINK";
	};

	pinctrl_mdio1_default: mdio1_default {
		function = "MDIO1";
		groups = "MDIO1";
	};

	pinctrl_mdio2_default: mdio2_default {
		function = "MDIO2";
		groups = "MDIO2";
	};

	pinctrl_ncts1_default: ncts1_default {
		function = "NCTS1";
		groups = "NCTS1";
	};

	pinctrl_ncts2_default: ncts2_default {
		function = "NCTS2";
		groups = "NCTS2";
	};

	pinctrl_ncts3_default: ncts3_default {
		function = "NCTS3";
		groups = "NCTS3";
	};

	pinctrl_ncts4_default: ncts4_default {
		function = "NCTS4";
		groups = "NCTS4";
	};

	pinctrl_ndcd1_default: ndcd1_default {
		function = "NDCD1";
		groups = "NDCD1";
	};

	pinctrl_ndcd2_default: ndcd2_default {
		function = "NDCD2";
		groups = "NDCD2";
	};

	pinctrl_ndcd3_default: ndcd3_default {
		function = "NDCD3";
		groups = "NDCD3";
	};

	pinctrl_ndcd4_default: ndcd4_default {
		function = "NDCD4";
		groups = "NDCD4";
	};

	pinctrl_ndsr1_default: ndsr1_default {
		function = "NDSR1";
		groups = "NDSR1";
	};

	pinctrl_ndsr2_default: ndsr2_default {
		function = "NDSR2";
		groups = "NDSR2";
	};

	pinctrl_ndsr3_default: ndsr3_default {
		function = "NDSR3";
		groups = "NDSR3";
	};

	pinctrl_ndsr4_default: ndsr4_default {
		function = "NDSR4";
		groups = "NDSR4";
	};

	pinctrl_ndtr1_default: ndtr1_default {
		function = "NDTR1";
		groups = "NDTR1";
	};

	pinctrl_ndtr2_default: ndtr2_default {
		function = "NDTR2";
		groups = "NDTR2";
	};

	pinctrl_ndtr3_default: ndtr3_default {
		function = "NDTR3";
		groups = "NDTR3";
	};

	pinctrl_ndtr4_default: ndtr4_default {
		function = "NDTR4";
		groups = "NDTR4";
	};

	pinctrl_ndts4_default: ndts4_default {
		function = "NDTS4";
		groups = "NDTS4";
	};

	pinctrl_nri1_default: nri1_default {
		function = "NRI1";
		groups = "NRI1";
	};

	pinctrl_nri2_default: nri2_default {
		function = "NRI2";
		groups = "NRI2";
	};

	pinctrl_nri3_default: nri3_default {
		function = "NRI3";
		groups = "NRI3";
	};

	pinctrl_nri4_default: nri4_default {
		function = "NRI4";
		groups = "NRI4";
	};

	pinctrl_nrts1_default: nrts1_default {
		function = "NRTS1";
		groups = "NRTS1";
	};

	pinctrl_nrts2_default: nrts2_default {
		function = "NRTS2";
		groups = "NRTS2";
	};

	pinctrl_nrts3_default: nrts3_default {
		function = "NRTS3";
		groups = "NRTS3";
	};

	pinctrl_oscclk_default: oscclk_default {
		function = "OSCCLK";
		groups = "OSCCLK";
	};

	pinctrl_pwm0_default: pwm0_default {
		function = "PWM0";
		groups = "PWM0";
	};

	pinctrl_pwm1_default: pwm1_default {
		function = "PWM1";
		groups = "PWM1";
	};

	pinctrl_pwm2_default: pwm2_default {
		function = "PWM2";
		groups = "PWM2";
	};

	pinctrl_pwm3_default: pwm3_default {
		function = "PWM3";
		groups = "PWM3";
	};

	pinctrl_pwm4_default: pwm4_default {
		function = "PWM4";
		groups = "PWM4";
	};

	pinctrl_pwm5_default: pwm5_default {
		function = "PWM5";
		groups = "PWM5";
	};

	pinctrl_pwm6_default: pwm6_default {
		function = "PWM6";
		groups = "PWM6";
	};

	pinctrl_pwm7_default: pwm7_default {
		function = "PWM7";
		groups = "PWM7";
	};

	pinctrl_rgmii1_default: rgmii1_default {
		function = "RGMII1";
		groups = "RGMII1";
	};

	pinctrl_rgmii2_default: rgmii2_default {
		function = "RGMII2";
		groups = "RGMII2";
	};

	pinctrl_rmii1_default: rmii1_default {
		function = "RMII1";
		groups = "RMII1";
	};

	pinctrl_rmii2_default: rmii2_default {
		function = "RMII2";
		groups = "RMII2";
	};

	pinctrl_rom16_default: rom16_default {
		function = "ROM16";
		groups = "ROM16";
	};

	pinctrl_rom8_default: rom8_default {
		function = "ROM8";
		groups = "ROM8";
	};

	pinctrl_romcs1_default: romcs1_default {
		function = "ROMCS1";
		groups = "ROMCS1";
	};

	pinctrl_romcs2_default: romcs2_default {
		function = "ROMCS2";
		groups = "ROMCS2";
	};

	pinctrl_romcs3_default: romcs3_default {
		function = "ROMCS3";
		groups = "ROMCS3";
	};

	pinctrl_romcs4_default: romcs4_default {
		function = "ROMCS4";
		groups = "ROMCS4";
	};

	pinctrl_rxd1_default: rxd1_default {
		function = "RXD1";
		groups = "RXD1";
	};

	pinctrl_rxd2_default: rxd2_default {
		function = "RXD2";
		groups = "RXD2";
	};

	pinctrl_rxd3_default: rxd3_default {
		function = "RXD3";
		groups = "RXD3";
	};

	pinctrl_rxd4_default: rxd4_default {
		function = "RXD4";
		groups = "RXD4";
	};

	pinctrl_salt1_default: salt1_default {
		function = "SALT1";
		groups = "SALT1";
	};

	pinctrl_salt2_default: salt2_default {
		function = "SALT2";
		groups = "SALT2";
	};

	pinctrl_salt3_default: salt3_default {
		function = "SALT3";
		groups = "SALT3";
	};

	pinctrl_salt4_default: salt4_default {
		function = "SALT4";
		groups = "SALT4";
	};

	pinctrl_sd1_default: sd1_default {
		function = "SD1";
		groups = "SD1";
	};

	pinctrl_sd2_default: sd2_default {
		function = "SD2";
		groups = "SD2";
	};

	pinctrl_sgpmck_default: sgpmck_default {
		function = "SGPMCK";
		groups = "SGPMCK";
	};

	pinctrl_sgpmi_default: sgpmi_default {
		function = "SGPMI";
		groups = "SGPMI";
	};

	pinctrl_sgpmld_default: sgpmld_default {
		function = "SGPMLD";
		groups = "SGPMLD";
	};

	pinctrl_sgpmo_default: sgpmo_default {
		function = "SGPMO";
		groups = "SGPMO";
	};

	pinctrl_sgpsck_default: sgpsck_default {
		function = "SGPSCK";
		groups = "SGPSCK";
	};

	pinctrl_sgpsi0_default: sgpsi0_default {
		function = "SGPSI0";
		groups = "SGPSI0";
	};

	pinctrl_sgpsi1_default: sgpsi1_default {
		function = "SGPSI1";
		groups = "SGPSI1";
	};

	pinctrl_sgpsld_default: sgpsld_default {
		function = "SGPSLD";
		groups = "SGPSLD";
	};

	pinctrl_sioonctrl_default: sioonctrl_default {
		function = "SIOONCTRL";
		groups = "SIOONCTRL";
	};

	pinctrl_siopbi_default: siopbi_default {
		function = "SIOPBI";
		groups = "SIOPBI";
	};

	pinctrl_siopbo_default: siopbo_default {
		function = "SIOPBO";
		groups = "SIOPBO";
	};

	pinctrl_siopwreq_default: siopwreq_default {
		function = "SIOPWREQ";
		groups = "SIOPWREQ";
	};

	pinctrl_siopwrgd_default: siopwrgd_default {
		function = "SIOPWRGD";
		groups = "SIOPWRGD";
	};

	pinctrl_sios3_default: sios3_default {
		function = "SIOS3";
		groups = "SIOS3";
	};

	pinctrl_sios5_default: sios5_default {
		function = "SIOS5";
		groups = "SIOS5";
	};

	pinctrl_siosci_default: siosci_default {
		function = "SIOSCI";
		groups = "SIOSCI";
	};

	pinctrl_spi1_default: spi1_default {
		function = "SPI1";
		groups = "SPI1";
	};

	pinctrl_spi1debug_default: spi1debug_default {
		function = "SPI1DEBUG";
		groups = "SPI1DEBUG";
	};

	pinctrl_spi1passthru_default: spi1passthru_default {
		function = "SPI1PASSTHRU";
		groups = "SPI1PASSTHRU";
	};

	pinctrl_spics1_default: spics1_default {
		function = "SPICS1";
		groups = "SPICS1";
	};

	pinctrl_timer3_default: timer3_default {
		function = "TIMER3";
		groups = "TIMER3";
	};

	pinctrl_timer4_default: timer4_default {
		function = "TIMER4";
		groups = "TIMER4";
	};

	pinctrl_timer5_default: timer5_default {
		function = "TIMER5";
		groups = "TIMER5";
	};

	pinctrl_timer6_default: timer6_default {
		function = "TIMER6";
		groups = "TIMER6";
	};

	pinctrl_timer7_default: timer7_default {
		function = "TIMER7";
		groups = "TIMER7";
	};

	pinctrl_timer8_default: timer8_default {
		function = "TIMER8";
		groups = "TIMER8";
	};

	pinctrl_txd1_default: txd1_default {
		function = "TXD1";
		groups = "TXD1";
	};

	pinctrl_txd2_default: txd2_default {
		function = "TXD2";
		groups = "TXD2";
	};

	pinctrl_txd3_default: txd3_default {
		function = "TXD3";
		groups = "TXD3";
	};

	pinctrl_txd4_default: txd4_default {
		function = "TXD4";
		groups = "TXD4";
	};

	pinctrl_uart6_default: uart6_default {
		function = "UART6";
		groups = "UART6";
	};

	pinctrl_usbcki_default: usbcki_default {
		function = "USBCKI";
		groups = "USBCKI";
	};

	pinctrl_vgabios_rom_default: vgabios_rom_default {
		function = "VGABIOS_ROM";
		groups = "VGABIOS_ROM";
	};

	pinctrl_vgahs_default: vgahs_default {
		function = "VGAHS";
		groups = "VGAHS";
	};

	pinctrl_vgavs_default: vgavs_default {
		function = "VGAVS";
		groups = "VGAVS";
	};

	pinctrl_vpi18_default: vpi18_default {
		function = "VPI18";
		groups = "VPI18";
	};

	pinctrl_vpi24_default: vpi24_default {
		function = "VPI24";
		groups = "VPI24";
	};

	pinctrl_vpi30_default: vpi30_default {
		function = "VPI30";
		groups = "VPI30";
	};

	pinctrl_vpo12_default: vpo12_default {
		function = "VPO12";
		groups = "VPO12";
	};

	pinctrl_vpo24_default: vpo24_default {
		function = "VPO24";
		groups = "VPO24";
	};

	pinctrl_wdtrst1_default: wdtrst1_default {
		function = "WDTRST1";
		groups = "WDTRST1";
	};

	pinctrl_wdtrst2_default: wdtrst2_default {
		function = "WDTRST2";
		groups = "WDTRST2";
	};
};
