# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab4_If_else.srcs/sources_1/new/If_else.vhd" \
"../../../../lab4_If_else.srcs/sim_1/new/If_else_TB.vhd" \

# Do not sort compile order
nosort
