# Reading D:/Programs/ModelSim/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/ModelSim/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/UnidadeControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:59 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/UnidadeControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UnidadeControl
# -- Compiling architecture LogicFunction of UnidadeControl
# End time: 16:02:00 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:00 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/ula.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity ULA
# -- Compiling architecture LogicFunction of ULA
# End time: 16:02:00 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:00 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register8
# -- Compiling architecture LogicFunction of Register8
# End time: 16:02:01 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:01 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Register16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register16
# -- Compiling architecture LogicFunction of Register16
# End time: 16:02:02 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:02 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Mux4
# -- Compiling architecture LogicFunction of Mux4
# End time: 16:02:02 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:02 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/Mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Mux2
# -- Compiling architecture LogicFunction of Mux2
# End time: 16:02:03 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:03 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DataMemory
# -- Compiling architecture dataArchitecture of DataMemory
# End time: 16:02:04 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:04 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CPU
# -- Compiling architecture LogicFunction of CPU
# End time: 16:02:04 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:04 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/bancoRegistrador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BancoRegistrador
# -- Compiling architecture behaviorBanco of BancoRegistrador
# End time: 16:02:05 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.cpu
# vsim work.cpu 
# Start time: 16:02:32 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu(logicfunction)
# Loading work.register8(logicfunction)
# Loading work.register16(logicfunction)
# Loading work.mux2(logicfunction)
# Loading work.mux4(logicfunction)
# Loading work.bancoregistrador(behaviorbanco)
# Loading ieee.numeric_std(body)
# Loading work.datamemory(dataarchitecture)
# Loading ieee.std_logic_signed(body)
# Loading work.ula(logicfunction)
# Loading work.unidadecontrol(logicfunction)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 2 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 2 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 2 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 2 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
restart
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/cpu/Clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position insertpoint  \
sim:/cpu/Ri \
sim:/cpu/Rj \
sim:/cpu/Rk \
sim:/cpu/Rx \
sim:/cpu/RegWrite \
sim:/cpu/PCWrite \
sim:/cpu/MemToReg \
sim:/cpu/RegAuxWrite \
sim:/cpu/AluControl \
sim:/cpu/AluSrcA \
sim:/cpu/AluSrcB \
sim:/cpu/IRWrite \
sim:/cpu/Instruction \
sim:/cpu/DataMemOut \
sim:/cpu/PCOut \
sim:/cpu/RegAuxOut \
sim:/cpu/RegAOut \
sim:/cpu/RegBOut \
sim:/cpu/ALUCarry \
sim:/cpu/ALUZero \
sim:/cpu/ALUOvf \
sim:/cpu/ALUOut \
sim:/cpu/MuxAOut \
sim:/cpu/MuxBOut \
sim:/cpu/MuxRegDataOut
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Pedro  Hostname: DESKTOP-J36MF19  ProcessID: 14980
#           Attempting to use alternate WLF file "./wlftxde93k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxde93k
run -all
# ** Fatal: (vsim-3734) Index value 5 is out of range 0 to 4.
#    Time: 1650 ps  Iteration: 0  Process: /cpu/DataMem/line__18 File: C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd
# Fatal error in Process line__18 at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd line 21
# 
# HDL call sequence:
# Stopped at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 21 Process line__18
# 
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3734) Index value 5 is out of range 0 to 4.
#    Time: 1650 ps  Iteration: 1  Process: /cpu/DataMem/line__18 File: C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd
# Fatal error in Process line__18 at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd line 21
# 
# HDL call sequence:
# Stopped at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 21 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 21 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 21 Process line__18
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/Pedro.DESKTOP-J36MF19/Desktop/Projeto2/DataMemory.vhd 21 Process line__18
# 
# End time: 16:06:32 on Nov 05,2020, Elapsed time: 0:04:00
# Errors: 21, Warnings: 2
