{"url": "https://www.ics.uci.edu/~jmoorkan/vhdlref/blocks.html", "content": "<html><head><meta http-equiv=\"Content-Type\" content=\"text/html; charset=us-ascii\">\n<!-- base href=\"http://www.vdlande.com/VHDL/blocks.html\" --><title>VHDL Reference Guide - Block Statement</title></head><body bgcolor=\"mintcream\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: -1px -1px 0pt; padding: 0pt; background: rgb(255, 255, 255) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial;\"><div style=\"border: 1px solid rgb(153, 153, 153); margin: 12px; padding: 8px; background: rgb(221, 221, 221) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; font-family: arial,sans-serif; font-style: normal; font-variant: normal; font-size: 13px; line-height: normal; font-size-adjust: none; font-stretch: normal; -x-system-font: none; color: rgb(0, 0, 0); font-weight: normal; text-align: left;\">This is Google's cache of <a href=\"http://www.vdlande.com/VHDL/blocks.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">http://www.vdlande.com/VHDL/blocks.html</a>. It is a snapshot of the page as it appeared on Sep 9, 2009 16:09:14 GMT. The <a href=\"http://www.vdlande.com/VHDL/blocks.html\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">current page</a> could have changed in the meantime. <a href=\"http://www.google.com/intl/en/help/features_list.html#cached\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Learn more</a><br><br><div style=\"float: right;\"><a href=\"http://74.125.155.132/search?q=cache:J0U0RTl8hngJ:www.vdlande.com/VHDL/blocks.html+site:www.vdlande.com+VHDL+reference+guide+vdlande&amp;hl=en&amp;client=firefox-a&amp;gl=us&amp;strip=1\" style=\"text-decoration: underline; color: rgb(0, 0, 204);\">Text-only version</a></div>\n<div>These search terms are highlighted: <span style=\"background: rgb(255, 255, 102) none repeat scroll 0% 0%; -moz-background-clip: -moz-initial; -moz-background-origin: -moz-initial; -moz-background-inline-policy: -moz-initial; color: black; font-weight: bold;\">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style=\"font-weight: bold;\">reference</span>&nbsp;<span style=\"font-weight: bold;\">guide</span>&nbsp;<span style=\"font-weight: bold;\">vdlande</span>&nbsp;&nbsp;</div></div></div><div style=\"position: relative;\">\n\n\n\n\n\n<div align=\"center\">\n<table border=\"0\" cellpadding=\"5\">\n<caption><b>Block Statement</b></caption>\n<tbody><tr><td colspan=\"3\"><hr></td></tr>\n<tr>\n<td bgcolor=\"lightcyan\">Concurrent Statement</td>\n<td>---- used in ----&gt;</td>\n<td bgcolor=\"lightgreen\">Architecture</td>\n</tr>\n</tbody></table>\n\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Syntax</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"60%\">\n<tbody><tr>\n<td>\n<pre>label: <b>block</b> (optional_guard_condition)\n\tdeclarations\n<b>begin</b>\n\tconcurrent statements\n<b>end block</b> label;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\nSee LRM section 9.1\n\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Rules and Examples</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>The label is compulsory\n<pre>CONTROL_LOGIC: block\nbegin\n  U1: CONTROLLER_A\n    port map (CLK,X,Y,Z);\n  U2: CONTROLLER_A\n      port map (CLK,A,B,C);\nend block CONTROL_LOGIC;\n\nDATA_PATH: block\nbegin\n  U3: DATAPATH_A port map\n    (BUS_A,BUS_B,BUS_C,Z);\n  U4: DATAPATH_B port map\n    (BUS_A,BUS_C,BUS_D,C);\nend block DATA_PATH;\n</pre></td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"40%\">\n<tbody><tr>\n<td>Without a guard condition a block is a grouping together of\nconcurrent statements within an architecture. It may have local signals,\nconstants etc. declared.</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"left\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>Blocks may contain further blocks, implying a form of\nhierarchy within a single architecture.</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"right\">\n<table border=\"1\" cellpadding=\"5\" width=\"50%\">\n<tbody><tr>\n<td>A Block may contain any of the declarations possible for an\narchitecture. Items declared within a block are only visible inside it.</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<table border=\"1\" cellpadding=\"5\" width=\"80%\">\n<tbody><tr>\n<td>IF an optional guard condition is included, the block becomes a\n<b>guarded block</b>. the <b>guard condition</b> must return a boolean\nvalue, and controls <b>guarded signal assignments</b> within the block.\nIf the guard condition evaluates to false, the drive to any <b>guarded\nsignals</b> from the block is \"switched off\". Such signals must be\ndeclared to be guarded signals of a resolved type. Guarded signals can\nbe declared by adding the words <b>bus</b> or <b>register</b> after the\nname of the type of the signal. The difference between bus and register\nsignals is that if all drivers to a bus signal are \"switched off\", it\nrequires a resolution function to provide a value for the signal but a\nregister signal retains its last driven value after all drivers to it\nhave been switched off.\n<pre>\narchitecture BLKS of TRISTATE is\n  signal INT: std_logic bus;\nbegin\n  DRIVER_1: block (EN = '1')\n  begin\n    INT &lt;= guarded DATA_1;\n  end block DRIVER_1;\nend BLKS;\n</pre>\n</td>\n</tr>\n</tbody></table>\n</div>\n\n<div align=\"center\">\n<p><table align=\"center\" border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Synthesis Issues</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n</p></div>\n\nUnguarded <b>block</b> statements are usually ignored by logic synthesis\ntools (i.i. all blocks within an architecture are \"flattened\").<br>\n<b>Guarded block</b> statements are <b>not</b> usually supported for\nsynthesis.\n<p>\nSequential (i.e. flip-flop and register) behaviour can be modelled using\nguarded blocks, but again for synthesis and readability it is better\ndescribed using \"clocked\" processes.\n\n</p><div align=\"center\">\n<p><table border=\"0\">\n<tbody><tr><td><hr width=\"150\"></td><td>Whats New in '93</td><td><hr width=\"150\"></td></tr>\n</tbody></table></p><p>\n\nIn <b style=\"color: black; background-color: rgb(255, 255, 102);\">VHDL</b>-93 the keyword <b>block</b> (or the guard condition, if there is\none), may be followed by the keyword <b>is</b>, for consistancy.:<br>\n</p><pre>label: <b>block</b> (optional guard_condition) <b>is</b>\n -- etc\n</pre>\n\n</div>\n\n<hr width=\"80%\">\n</div></body></html>", "encoding": "ascii"}