

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11'
================================================================
* Date:           Sat Dec 17 00:27:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.644 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        4|    21852|  13.332 ns|  72.833 us|    4|  21852|       no|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_763_11  |        2|    21850|        10|          8|          8|  0 ~ 2731|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     139|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     426|    -|
|Register         |        -|     -|     397|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     397|     565|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |x_4_fu_569_p2                      |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_458                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_827                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_830                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_834                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_838                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_841                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_844                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_847                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_850                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_853                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_856                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_write_state6    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op113_read_state7     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op122_read_state8     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op131_read_state9     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op68_read_state3      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_read_state4      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op88_read_state5      |       and|   0|  0|   2|           1|           1|
    |cmp358_fu_579_p2                   |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln763_fu_563_p2               |      icmp|   0|  0|  11|          11|          11|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |or_ln768_1_fu_618_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_2_fu_635_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_3_fu_643_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_4_fu_651_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_5_fu_655_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_6_fu_659_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_7_fu_663_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln768_fu_585_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln781_1_fu_597_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln781_2_fu_603_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln781_fu_591_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 139|          83|          74|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  49|          9|    1|          9|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_pix_val_V_94_phi_fu_475_p4      |   9|          2|    8|         16|
    |ap_phi_mux_pix_val_V_95_phi_fu_465_p4      |   9|          2|    8|         16|
    |ap_phi_mux_pix_val_V_96_phi_fu_455_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_41_reg_247  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_42_reg_237  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_43_reg_227  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_62_reg_279  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_63_reg_268  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_64_reg_257  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_67_reg_312  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_68_reg_301  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_69_reg_290  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_72_reg_345  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_73_reg_334  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_74_reg_323  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_77_reg_378  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_78_reg_367  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_79_reg_356  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_82_reg_411  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_83_reg_400  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_84_reg_389  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_88_reg_442  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_89_reg_432  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_90_reg_422  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_94_reg_472  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_95_reg_462  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_96_reg_452  |   9|          2|    8|         16|
    |ap_sig_allocacmp_x_3                       |   9|          2|   11|         22|
    |bytePlanes_plane01_blk_n                   |   9|          2|    1|          2|
    |bytePlanes_plane01_din                     |  20|          4|   64|        256|
    |img_blk_n                                  |   9|          2|    1|          2|
    |pix_val_V_18_fu_106                        |   9|          2|    8|         16|
    |pix_val_V_19_fu_110                        |   9|          2|    8|         16|
    |pix_val_V_22_fu_114                        |   9|          2|    8|         16|
    |x_fu_102                                   |   9|          2|   11|         22|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 426|         92|  333|        825|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   8|   0|    8|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_41_reg_247  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_42_reg_237  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_43_reg_227  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_62_reg_279  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_63_reg_268  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_64_reg_257  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_67_reg_312  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_68_reg_301  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_69_reg_290  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_72_reg_345  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_73_reg_334  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_74_reg_323  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_77_reg_378  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_78_reg_367  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_79_reg_356  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_82_reg_411  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_83_reg_400  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_84_reg_389  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_82_reg_411  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_83_reg_400  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_84_reg_389  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_88_reg_442  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_89_reg_432  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_90_reg_422  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_94_reg_472  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_95_reg_462  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_96_reg_452  |   8|   0|    8|          0|
    |cmp358_reg_846                             |   1|   0|    1|          0|
    |icmp_ln763_reg_842                         |   1|   0|    1|          0|
    |icmp_ln763_reg_842_pp0_iter1_reg           |   1|   0|    1|          0|
    |or_ln768_1_reg_878                         |   1|   0|    1|          0|
    |or_ln768_2_reg_902                         |   1|   0|    1|          0|
    |or_ln768_3_reg_911                         |   1|   0|    1|          0|
    |or_ln768_4_reg_920                         |   1|   0|    1|          0|
    |or_ln768_5_reg_924                         |   1|   0|    1|          0|
    |or_ln768_6_reg_928                         |   1|   0|    1|          0|
    |or_ln768_7_reg_932                         |   1|   0|    1|          0|
    |or_ln768_reg_857                           |   1|   0|    1|          0|
    |or_ln781_1_reg_865                         |   1|   0|    1|          0|
    |or_ln781_2_reg_869                         |   1|   0|    1|          0|
    |or_ln781_2_reg_869_pp0_iter1_reg           |   1|   0|    1|          0|
    |or_ln781_reg_861                           |   1|   0|    1|          0|
    |pix_val_V_18_fu_106                        |   8|   0|    8|          0|
    |pix_val_V_19_fu_110                        |   8|   0|    8|          0|
    |pix_val_V_22_fu_114                        |   8|   0|    8|          0|
    |pix_val_V_41_reg_247                       |   8|   0|    8|          0|
    |pix_val_V_42_reg_237                       |   8|   0|    8|          0|
    |pix_val_V_43_reg_227                       |   8|   0|    8|          0|
    |pix_val_V_62_reg_279                       |   8|   0|    8|          0|
    |pix_val_V_63_reg_268                       |   8|   0|    8|          0|
    |pix_val_V_64_reg_257                       |   8|   0|    8|          0|
    |pix_val_V_69_reg_290                       |   8|   0|    8|          0|
    |pix_val_V_72_reg_345                       |   8|   0|    8|          0|
    |pix_val_V_73_reg_334                       |   8|   0|    8|          0|
    |pix_val_V_74_reg_323                       |   8|   0|    8|          0|
    |pix_val_V_77_reg_378                       |   8|   0|    8|          0|
    |pix_val_V_78_reg_367                       |   8|   0|    8|          0|
    |pix_val_V_79_reg_356                       |   8|   0|    8|          0|
    |pix_val_V_83_reg_400                       |   8|   0|    8|          0|
    |pix_val_V_84_reg_389                       |   8|   0|    8|          0|
    |x_fu_102                                   |  11|   0|   11|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 397|   0|  397|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_763_11|  return value|
|img_dout                           |   in|   24|     ap_fifo|                                              img|       pointer|
|img_num_data_valid                 |   in|    2|     ap_fifo|                                              img|       pointer|
|img_fifo_cap                       |   in|    2|     ap_fifo|                                              img|       pointer|
|img_empty_n                        |   in|    1|     ap_fifo|                                              img|       pointer|
|img_read                           |  out|    1|     ap_fifo|                                              img|       pointer|
|pix_val_V_14                       |   in|    8|     ap_none|                                     pix_val_V_14|        scalar|
|pix_val_V_13                       |   in|    8|     ap_none|                                     pix_val_V_13|        scalar|
|pix_val_V_12                       |   in|    8|     ap_none|                                     pix_val_V_12|        scalar|
|trunc_ln1                          |   in|   11|     ap_none|                                        trunc_ln1|        scalar|
|cmp411_2                           |   in|    1|     ap_none|                                         cmp411_2|        scalar|
|cmp411_1                           |   in|    1|     ap_none|                                         cmp411_1|        scalar|
|cmp411                             |   in|    1|     ap_none|                                           cmp411|        scalar|
|icmp_ln749                         |   in|    1|     ap_none|                                       icmp_ln749|        scalar|
|cmp360_6                           |   in|    1|     ap_none|                                         cmp360_6|        scalar|
|cmp360_5                           |   in|    1|     ap_none|                                         cmp360_5|        scalar|
|cmp360_4                           |   in|    1|     ap_none|                                         cmp360_4|        scalar|
|cmp360_3                           |   in|    1|     ap_none|                                         cmp360_3|        scalar|
|cmp360_2                           |   in|    1|     ap_none|                                         cmp360_2|        scalar|
|cmp360_1                           |   in|    1|     ap_none|                                         cmp360_1|        scalar|
|sub357                             |   in|   12|     ap_none|                                           sub357|        scalar|
|cmp360                             |   in|    1|     ap_none|                                           cmp360|        scalar|
|bytePlanes_plane01_din             |  out|   64|     ap_fifo|                               bytePlanes_plane01|       pointer|
|bytePlanes_plane01_num_data_valid  |   in|   11|     ap_fifo|                               bytePlanes_plane01|       pointer|
|bytePlanes_plane01_fifo_cap        |   in|   11|     ap_fifo|                               bytePlanes_plane01|       pointer|
|bytePlanes_plane01_full_n          |   in|    1|     ap_fifo|                               bytePlanes_plane01|       pointer|
|bytePlanes_plane01_write           |  out|    1|     ap_fifo|                               bytePlanes_plane01|       pointer|
|pix_val_V_22_out                   |  out|    8|      ap_vld|                                 pix_val_V_22_out|       pointer|
|pix_val_V_22_out_ap_vld            |  out|    1|      ap_vld|                                 pix_val_V_22_out|       pointer|
|pix_val_V_19_out                   |  out|    8|      ap_vld|                                 pix_val_V_19_out|       pointer|
|pix_val_V_19_out_ap_vld            |  out|    1|      ap_vld|                                 pix_val_V_19_out|       pointer|
|pix_val_V_18_out                   |  out|    8|      ap_vld|                                 pix_val_V_18_out|       pointer|
|pix_val_V_18_out_ap_vld            |  out|    1|      ap_vld|                                 pix_val_V_18_out|       pointer|
+-----------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

