

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 26 01:38:22 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.338 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                   |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                      Instance                                     |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s_fu_229    |dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret2_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s_fu_245        |relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s        |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |layer8_out_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s_fu_253   |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |layer11_out_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s_fu_261     |relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s_fu_266    |dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret4_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_272       |relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s       |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret5_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_278  |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     154|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     0|        0|    1270|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      36|    -|
|Register             |        -|     -|      333|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      333|    1460|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-----+-----+
    |                                      Instance                                     |                              Module                              | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-----+-----+
    |call_ret1_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s_fu_229    |dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s    |        0|   0|  0|  618|    0|
    |call_ret5_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_278  |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s  |        0|   0|  0|  282|    0|
    |layer8_out_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s_fu_253   |dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s    |        0|   0|  0|  123|    0|
    |call_ret_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s_fu_266    |dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s   |        0|   0|  0|   80|    0|
    |call_ret4_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_272       |relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s       |        0|   0|  0|   48|    0|
    |call_ret2_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s_fu_245        |relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s        |        0|   0|  0|   96|    0|
    |layer11_out_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s_fu_261     |relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s       |        0|   0|  0|   23|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-----+-----+
    |Total                                                                              |                                                                  |        0|   0|  0| 1270|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_306_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln31_fu_334_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln34_fu_390_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln35_fu_418_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln36_fu_446_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln37_fu_474_p2         |         +|   0|  0|  12|           5|           5|
    |add_ln38_fu_502_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln41_fu_530_p2         |         +|   0|  0|  12|           5|           5|
    |add_ln42_fu_558_p2         |         +|   0|  0|  13|           6|           6|
    |add_ln45_fu_608_p2         |         +|   0|  0|  15|           8|           8|
    |layer2_out_10_fu_362_p2    |         +|   0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_580_p2         |       xor|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 154|          74|          75|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |input_21_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_21_ap_vld_preg    |   9|          2|    1|          2|
    |input_21_blk_n          |   9|          2|    1|          2|
    |input_21_in_sig         |   9|          2|  192|        384|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|  195|        390|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |add_ln30_reg_927         |    6|   0|    6|          0|
    |add_ln31_reg_932         |    6|   0|    6|          0|
    |add_ln34_reg_942         |    8|   0|    8|          0|
    |add_ln35_reg_947         |    6|   0|    6|          0|
    |add_ln36_reg_952         |    6|   0|    6|          0|
    |add_ln37_reg_957         |    5|   0|    5|          0|
    |add_ln38_reg_962         |    6|   0|    6|          0|
    |add_ln41_reg_967         |    5|   0|    5|          0|
    |add_ln42_reg_972         |    6|   0|    6|          0|
    |add_ln45_reg_982         |    8|   0|    8|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |    1|   0|    1|          0|
    |input_21_ap_vld_preg     |    1|   0|    1|          0|
    |input_21_preg            |  192|   0|  192|          0|
    |layer13_out_1_reg_1017   |    9|   0|    9|          0|
    |layer13_out_reg_1012     |    9|   0|    9|          0|
    |layer2_out_10_reg_937    |    9|   0|    9|          0|
    |layer3_out_1_reg_992     |    9|   0|    9|          0|
    |layer3_out_2_reg_997     |    9|   0|    9|          0|
    |layer3_out_3_reg_1002    |    9|   0|    9|          0|
    |layer3_out_reg_987       |    9|   0|    9|          0|
    |layer8_out_reg_1007      |    9|   0|    9|          0|
    |xor_ln44_reg_977         |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  333|   0|  333|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|      myproject|  return value|
|input_21_ap_vld       |   in|    1|      ap_vld|       input_21|       pointer|
|input_21              |   in|  192|      ap_vld|       input_21|       pointer|
|layer20_out_0         |  out|   12|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_0_ap_vld  |  out|    1|      ap_vld|  layer20_out_0|       pointer|
|layer20_out_1         |  out|   12|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_1_ap_vld  |  out|    1|      ap_vld|  layer20_out_1|       pointer|
|layer20_out_2         |  out|   12|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_2_ap_vld  |  out|    1|      ap_vld|  layer20_out_2|       pointer|
|layer20_out_3         |  out|   12|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_3_ap_vld  |  out|    1|      ap_vld|  layer20_out_3|       pointer|
|layer20_out_4         |  out|   12|      ap_vld|  layer20_out_4|       pointer|
|layer20_out_4_ap_vld  |  out|    1|      ap_vld|  layer20_out_4|       pointer|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_21_read = read i192 @_ssdm_op_Read.ap_vld.i192P0A, i192 %input_21" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 6 'read' 'input_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 4, i32 9" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 7 'partselect' 'trunc_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %input_21_read, i32 3" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i1 %tmp" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 9 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.70ns)   --->   "%add_ln30 = add i6 %trunc_ln30_1, i6 %zext_ln30" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 10 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 16, i32 21" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 15" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i1 %tmp_1" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 13 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln31 = add i6 %trunc_ln, i6 %zext_ln31" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 14 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i192.i32.i32, i192 %input_21_read, i32 25, i32 33" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 15 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 24" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 16 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i1 %tmp_2" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 17 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.71ns)   --->   "%layer2_out_10 = add i9 %trunc_ln1, i9 %zext_ln32" [firmware/nnet_utils/nnet_code_gen.h:32->firmware/myproject.cpp:40]   --->   Operation 18 'add' 'layer2_out_10' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 50, i32 57" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 19 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 49" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 20 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i1 %tmp_3" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 21 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln34 = add i8 %trunc_ln2, i8 %zext_ln34" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 22 'add' 'add_ln34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 65, i32 70" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 23 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 64" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i1 %tmp_4" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 25 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln35 = add i6 %trunc_ln3, i6 %zext_ln35" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 26 'add' 'add_ln35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 76, i32 81" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 27 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 75" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 28 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i1 %tmp_5" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 29 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln36 = add i6 %trunc_ln4, i6 %zext_ln36" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 30 'add' 'add_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 89, i32 93" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 31 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 88" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 32 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i1 %tmp_6" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 33 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln37 = add i5 %trunc_ln5, i5 %zext_ln37" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 34 'add' 'add_ln37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 100, i32 105" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 35 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 99" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 36 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i1 %tmp_7" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 37 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln38 = add i6 %trunc_ln6, i6 %zext_ln38" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 38 'add' 'add_ln38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i192.i32.i32, i192 %input_21_read, i32 136, i32 140" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 39 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 135" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 40 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i1 %tmp_8" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 41 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.70ns)   --->   "%add_ln41 = add i5 %trunc_ln7, i5 %zext_ln41" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 42 'add' 'add_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i6 @_ssdm_op_PartSelect.i6.i192.i32.i32, i192 %input_21_read, i32 147, i32 152" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 43 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 146" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 44 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i1 %tmp_9" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 45 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln42 = add i6 %trunc_ln8, i6 %zext_ln42" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 46 'add' 'add_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 178" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 47 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 177" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 48 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.12ns)   --->   "%xor_ln44 = xor i1 %tmp_10, i1 %tmp_18" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 49 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i192.i32.i32, i192 %input_21_read, i32 182, i32 189" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 50 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i192, i192 %input_21_read, i192 181" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 51 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i1 %tmp_19" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln45 = add i8 %trunc_ln9, i8 %zext_ln45" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 53 'add' 'add_ln45' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_out = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln30, i3 0" [firmware/nnet_utils/nnet_code_gen.h:30->firmware/myproject.cpp:40]   --->   Operation 54 'bitconcatenate' 'layer2_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_out_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln31, i3 0" [firmware/nnet_utils/nnet_code_gen.h:31->firmware/myproject.cpp:40]   --->   Operation 55 'bitconcatenate' 'layer2_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_out_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln34, i1 0" [firmware/nnet_utils/nnet_code_gen.h:34->firmware/myproject.cpp:40]   --->   Operation 56 'bitconcatenate' 'layer2_out_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_out_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %add_ln35, i4 0" [firmware/nnet_utils/nnet_code_gen.h:35->firmware/myproject.cpp:40]   --->   Operation 57 'bitconcatenate' 'layer2_out_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_out_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln36, i3 0" [firmware/nnet_utils/nnet_code_gen.h:36->firmware/myproject.cpp:40]   --->   Operation 58 'bitconcatenate' 'layer2_out_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_out_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln37, i4 0" [firmware/nnet_utils/nnet_code_gen.h:37->firmware/myproject.cpp:40]   --->   Operation 59 'bitconcatenate' 'layer2_out_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_out_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln38, i3 0" [firmware/nnet_utils/nnet_code_gen.h:38->firmware/myproject.cpp:40]   --->   Operation 60 'bitconcatenate' 'layer2_out_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%layer2_out_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln41, i3 0" [firmware/nnet_utils/nnet_code_gen.h:41->firmware/myproject.cpp:40]   --->   Operation 61 'bitconcatenate' 'layer2_out_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%layer2_out_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln42, i2 0" [firmware/nnet_utils/nnet_code_gen.h:42->firmware/myproject.cpp:40]   --->   Operation 62 'bitconcatenate' 'layer2_out_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%layer2_out_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln44, i9 0" [firmware/nnet_utils/nnet_code_gen.h:44->firmware/myproject.cpp:40]   --->   Operation 63 'bitconcatenate' 'layer2_out_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%layer2_out_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln45, i1 0" [firmware/nnet_utils/nnet_code_gen.h:45->firmware/myproject.cpp:40]   --->   Operation 64 'bitconcatenate' 'layer2_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.04ns)   --->   "%call_ret1 = call i36 @dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3>, i9 %layer2_out, i9 %layer2_out_1, i9 %layer2_out_10, i9 %layer2_out_3, i10 %layer2_out_4, i9 %layer2_out_5, i9 %layer2_out_6, i9 %layer2_out_7, i8 %layer2_out_8, i8 %layer2_out_9, i10 %layer2_out_11, i9 %layer2_out_2" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 65 'call' 'call_ret1' <Predicate = true> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%layer3_out = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 66 'extractvalue' 'layer3_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%layer3_out_1 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 67 'extractvalue' 'layer3_out_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%layer3_out_2 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 68 'extractvalue' 'layer3_out_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%layer3_out_3 = extractvalue i36 %call_ret1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:44]   --->   Operation 69 'extractvalue' 'layer3_out_3' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 70 [1/1] (1.01ns)   --->   "%call_ret2 = call i32 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config6>, i9 %layer3_out, i9 %layer3_out_1, i9 %layer3_out_2, i9 %layer3_out_3" [firmware/myproject.cpp:48]   --->   Operation 70 'call' 'call_ret2' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%layer6_out = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 71 'extractvalue' 'layer6_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%layer6_out_1 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 72 'extractvalue' 'layer6_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%layer6_out_4 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 73 'extractvalue' 'layer6_out_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%layer6_out_3 = extractvalue i32 %call_ret2" [firmware/myproject.cpp:48]   --->   Operation 74 'extractvalue' 'layer6_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer6_out, i32 1, i32 7" [firmware/nnet_utils/nnet_code_gen.h:58->firmware/myproject.cpp:52]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%layer7_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_s, i1 0" [firmware/nnet_utils/nnet_code_gen.h:58->firmware/myproject.cpp:52]   --->   Operation 76 'bitconcatenate' 'layer7_out' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %layer6_out_1, i32 2, i32 7" [firmware/nnet_utils/nnet_code_gen.h:64->firmware/myproject.cpp:52]   --->   Operation 77 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%layer7_out_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_11, i2 0" [firmware/nnet_utils/nnet_code_gen.h:64->firmware/myproject.cpp:52]   --->   Operation 78 'bitconcatenate' 'layer7_out_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %layer6_out_3, i32 2, i32 6" [firmware/nnet_utils/nnet_code_gen.h:106->firmware/myproject.cpp:52]   --->   Operation 79 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%layer7_out_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %tmp_12, i2 0" [firmware/nnet_utils/nnet_code_gen.h:106->firmware/myproject.cpp:52]   --->   Operation 80 'bitconcatenate' 'layer7_out_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.22ns)   --->   "%layer8_out = call i9 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>, i8 %layer7_out, i8 %layer7_out_1, i8 %layer6_out_4, i7 %layer7_out_3" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:56]   --->   Operation 81 'call' 'layer8_out' <Predicate = true> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.33>
ST_4 : Operation 82 [1/1] (1.02ns)   --->   "%layer11_out = call i7 @relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>, i9 %layer8_out" [firmware/myproject.cpp:60]   --->   Operation 82 'call' 'layer11_out' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (2.31ns)   --->   "%call_ret = call i18 @dense_latency<ap_ufixed<8, 8, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config13>, i7 %layer11_out" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 83 'call' 'call_ret' <Predicate = true> <Delay = 2.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%layer13_out = extractvalue i18 %call_ret" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 84 'extractvalue' 'layer13_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%layer13_out_1 = extractvalue i18 %call_ret" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:68]   --->   Operation 85 'extractvalue' 'layer13_out_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.18>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 87 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %input_21"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %input_21, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_0"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_0, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_1"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_1, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_2"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_2, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_3"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_3, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i12 %layer20_out_4"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer20_out_4, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.01ns)   --->   "%call_ret4 = call i16 @relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>, i9 %layer13_out, i9 %layer13_out_1" [firmware/myproject.cpp:72]   --->   Operation 100 'call' 'call_ret4' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%layer16_out = extractvalue i16 %call_ret4" [firmware/myproject.cpp:72]   --->   Operation 101 'extractvalue' 'layer16_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%layer16_out_1 = extractvalue i16 %call_ret4" [firmware/myproject.cpp:72]   --->   Operation 102 'extractvalue' 'layer16_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %layer16_out, i32 1, i32 7" [firmware/nnet_utils/nnet_code_gen.h:172->firmware/myproject.cpp:76]   --->   Operation 103 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%layer17_out = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_13, i1 0" [firmware/nnet_utils/nnet_code_gen.h:172->firmware/myproject.cpp:76]   --->   Operation 104 'bitconcatenate' 'layer17_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%layer17_out_1 = trunc i8 %layer16_out_1" [firmware/nnet_utils/nnet_code_gen.h:187->firmware/myproject.cpp:76]   --->   Operation 105 'trunc' 'layer17_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.16ns)   --->   "%call_ret5 = call i60 @dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>, i8 %layer17_out, i4 %layer17_out_1" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 106 'call' 'call_ret5' <Predicate = true> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%layer18_out = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 107 'extractvalue' 'layer18_out' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%layer18_out_1 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 108 'extractvalue' 'layer18_out_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%layer18_out_2 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 109 'extractvalue' 'layer18_out_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%layer18_out_3 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 110 'extractvalue' 'layer18_out_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%layer18_out_4 = extractvalue i60 %call_ret5" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80]   --->   Operation 111 'extractvalue' 'layer18_out_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %layer18_out, i32 1, i32 10" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 112 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp_14, i1 0" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln199 = sext i11 %shl_ln" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 114 'sext' 'sext_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %layer18_out_1, i32 1, i32 8" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 115 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_15, i1 0" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 116 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i9 %shl_ln1" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 117 'sext' 'sext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i12 %layer18_out_2" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 118 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i11 %trunc_ln200" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 119 'sext' 'sext_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %layer18_out_3, i32 1, i32 11" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 120 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp_16, i1 0" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 121 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln198 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_0, i12 %sext_ln199" [firmware/nnet_utils/nnet_code_gen.h:198->firmware/myproject.cpp:82]   --->   Operation 122 'write' 'write_ln198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln199 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_1, i12 %sext_ln200_1" [firmware/nnet_utils/nnet_code_gen.h:199->firmware/myproject.cpp:82]   --->   Operation 123 'write' 'write_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln200 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_2, i12 %sext_ln200" [firmware/nnet_utils/nnet_code_gen.h:200->firmware/myproject.cpp:82]   --->   Operation 124 'write' 'write_ln200' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln201 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_3, i12 %and_ln" [firmware/nnet_utils/nnet_code_gen.h:201->firmware/myproject.cpp:82]   --->   Operation 125 'write' 'write_ln201' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln202 = write void @_ssdm_op_Write.ap_vld.i12P0A, i12 %layer20_out_4, i12 %layer18_out_4" [firmware/nnet_utils/nnet_code_gen.h:202->firmware/myproject.cpp:82]   --->   Operation 126 'write' 'write_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [firmware/myproject.cpp:84]   --->   Operation 127 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer20_out_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer20_out_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer20_out_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer20_out_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer20_out_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_21_read     (read          ) [ 000000]
trunc_ln30_1      (partselect    ) [ 000000]
tmp               (bitselect     ) [ 000000]
zext_ln30         (zext          ) [ 000000]
add_ln30          (add           ) [ 011000]
trunc_ln          (partselect    ) [ 000000]
tmp_1             (bitselect     ) [ 000000]
zext_ln31         (zext          ) [ 000000]
add_ln31          (add           ) [ 011000]
trunc_ln1         (partselect    ) [ 000000]
tmp_2             (bitselect     ) [ 000000]
zext_ln32         (zext          ) [ 000000]
layer2_out_10     (add           ) [ 011000]
trunc_ln2         (partselect    ) [ 000000]
tmp_3             (bitselect     ) [ 000000]
zext_ln34         (zext          ) [ 000000]
add_ln34          (add           ) [ 011000]
trunc_ln3         (partselect    ) [ 000000]
tmp_4             (bitselect     ) [ 000000]
zext_ln35         (zext          ) [ 000000]
add_ln35          (add           ) [ 011000]
trunc_ln4         (partselect    ) [ 000000]
tmp_5             (bitselect     ) [ 000000]
zext_ln36         (zext          ) [ 000000]
add_ln36          (add           ) [ 011000]
trunc_ln5         (partselect    ) [ 000000]
tmp_6             (bitselect     ) [ 000000]
zext_ln37         (zext          ) [ 000000]
add_ln37          (add           ) [ 011000]
trunc_ln6         (partselect    ) [ 000000]
tmp_7             (bitselect     ) [ 000000]
zext_ln38         (zext          ) [ 000000]
add_ln38          (add           ) [ 011000]
trunc_ln7         (partselect    ) [ 000000]
tmp_8             (bitselect     ) [ 000000]
zext_ln41         (zext          ) [ 000000]
add_ln41          (add           ) [ 011000]
trunc_ln8         (partselect    ) [ 000000]
tmp_9             (bitselect     ) [ 000000]
zext_ln42         (zext          ) [ 000000]
add_ln42          (add           ) [ 011000]
tmp_10            (bitselect     ) [ 000000]
tmp_18            (bitselect     ) [ 000000]
xor_ln44          (xor           ) [ 011000]
trunc_ln9         (partselect    ) [ 000000]
tmp_19            (bitselect     ) [ 000000]
zext_ln45         (zext          ) [ 000000]
add_ln45          (add           ) [ 011000]
layer2_out        (bitconcatenate) [ 000000]
layer2_out_1      (bitconcatenate) [ 000000]
layer2_out_3      (bitconcatenate) [ 000000]
layer2_out_4      (bitconcatenate) [ 000000]
layer2_out_5      (bitconcatenate) [ 000000]
layer2_out_6      (bitconcatenate) [ 000000]
layer2_out_7      (bitconcatenate) [ 000000]
layer2_out_8      (bitconcatenate) [ 000000]
layer2_out_9      (bitconcatenate) [ 000000]
layer2_out_11     (bitconcatenate) [ 000000]
layer2_out_2      (bitconcatenate) [ 000000]
call_ret1         (call          ) [ 000000]
layer3_out        (extractvalue  ) [ 010100]
layer3_out_1      (extractvalue  ) [ 010100]
layer3_out_2      (extractvalue  ) [ 010100]
layer3_out_3      (extractvalue  ) [ 010100]
call_ret2         (call          ) [ 000000]
layer6_out        (extractvalue  ) [ 000000]
layer6_out_1      (extractvalue  ) [ 000000]
layer6_out_4      (extractvalue  ) [ 000000]
layer6_out_3      (extractvalue  ) [ 000000]
tmp_s             (partselect    ) [ 000000]
layer7_out        (bitconcatenate) [ 000000]
tmp_11            (partselect    ) [ 000000]
layer7_out_1      (bitconcatenate) [ 000000]
tmp_12            (partselect    ) [ 000000]
layer7_out_3      (bitconcatenate) [ 000000]
layer8_out        (call          ) [ 010010]
layer11_out       (call          ) [ 000000]
call_ret          (call          ) [ 000000]
layer13_out       (extractvalue  ) [ 010001]
layer13_out_1     (extractvalue  ) [ 010001]
specpipeline_ln0  (specpipeline  ) [ 000000]
spectopmodule_ln0 (spectopmodule ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000]
specinterface_ln0 (specinterface ) [ 000000]
call_ret4         (call          ) [ 000000]
layer16_out       (extractvalue  ) [ 000000]
layer16_out_1     (extractvalue  ) [ 000000]
tmp_13            (partselect    ) [ 000000]
layer17_out       (bitconcatenate) [ 000000]
layer17_out_1     (trunc         ) [ 000000]
call_ret5         (call          ) [ 000000]
layer18_out       (extractvalue  ) [ 000000]
layer18_out_1     (extractvalue  ) [ 000000]
layer18_out_2     (extractvalue  ) [ 000000]
layer18_out_3     (extractvalue  ) [ 000000]
layer18_out_4     (extractvalue  ) [ 000000]
tmp_14            (partselect    ) [ 000000]
shl_ln            (bitconcatenate) [ 000000]
sext_ln199        (sext          ) [ 000000]
tmp_15            (partselect    ) [ 000000]
shl_ln1           (bitconcatenate) [ 000000]
sext_ln200_1      (sext          ) [ 000000]
trunc_ln200       (trunc         ) [ 000000]
sext_ln200        (sext          ) [ 000000]
tmp_16            (partselect    ) [ 000000]
and_ln            (bitconcatenate) [ 000000]
write_ln198       (write         ) [ 000000]
write_ln199       (write         ) [ 000000]
write_ln200       (write         ) [ 000000]
write_ln201       (write         ) [ 000000]
write_ln202       (write         ) [ 000000]
ret_ln84          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_21">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_21"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer20_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer20_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer20_out_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer20_out_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer20_out_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i192.i192"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_fixed<11, 6, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config3>"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config6>"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<9, 8, 5, 3, 0>, ap_ufixed<8, 8, 5, 3, 0>, ReLU_config11>"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 8, 5, 3, 0>, ap_fixed<9, 7, 5, 3, 0>, config13>"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<9, 7, 5, 3, 0>, ap_ufixed<8, 6, 5, 3, 0>, ReLU_config16>"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="input_21_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="192" slack="0"/>
<pin id="190" dir="0" index="1" bw="192" slack="0"/>
<pin id="191" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_21_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln198_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="0"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln198/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="write_ln199_write_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="0" index="2" bw="9" slack="0"/>
<pin id="205" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln199/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln200_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="12" slack="0"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln200/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="write_ln201_write_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="0" index="2" bw="12" slack="0"/>
<pin id="219" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln201/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln202_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="12" slack="0"/>
<pin id="225" dir="0" index="2" bw="12" slack="0"/>
<pin id="226" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln202/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="call_ret1_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="36" slack="0"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="0" index="3" bw="9" slack="1"/>
<pin id="234" dir="0" index="4" bw="9" slack="0"/>
<pin id="235" dir="0" index="5" bw="10" slack="0"/>
<pin id="236" dir="0" index="6" bw="9" slack="0"/>
<pin id="237" dir="0" index="7" bw="9" slack="0"/>
<pin id="238" dir="0" index="8" bw="9" slack="0"/>
<pin id="239" dir="0" index="9" bw="8" slack="0"/>
<pin id="240" dir="0" index="10" bw="8" slack="0"/>
<pin id="241" dir="0" index="11" bw="10" slack="0"/>
<pin id="242" dir="0" index="12" bw="9" slack="0"/>
<pin id="243" dir="1" index="13" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="call_ret2_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="9" slack="1"/>
<pin id="248" dir="0" index="2" bw="9" slack="1"/>
<pin id="249" dir="0" index="3" bw="9" slack="1"/>
<pin id="250" dir="0" index="4" bw="9" slack="1"/>
<pin id="251" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="layer8_out_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="0"/>
<pin id="258" dir="0" index="4" bw="7" slack="0"/>
<pin id="259" dir="1" index="5" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer8_out/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="layer11_out_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="1"/>
<pin id="264" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer11_out/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="call_ret_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="call_ret4_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="1"/>
<pin id="275" dir="0" index="2" bw="9" slack="1"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="call_ret5_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="60" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="4" slack="0"/>
<pin id="282" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln30_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="192" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="0" index="3" bw="5" slack="0"/>
<pin id="289" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln30_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="192" slack="0"/>
<pin id="297" dir="0" index="2" bw="3" slack="0"/>
<pin id="298" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln30_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln30_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="192" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="192" slack="0"/>
<pin id="325" dir="0" index="2" bw="5" slack="0"/>
<pin id="326" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln31_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln31_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="192" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="192" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln32_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="layer2_out_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="layer2_out_10/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="192" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="192" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln34_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln34_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln3_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="192" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="0" index="3" bw="8" slack="0"/>
<pin id="401" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_4_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="192" slack="0"/>
<pin id="409" dir="0" index="2" bw="8" slack="0"/>
<pin id="410" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln35_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln35_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="192" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="0" index="3" bw="8" slack="0"/>
<pin id="429" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="192" slack="0"/>
<pin id="437" dir="0" index="2" bw="8" slack="0"/>
<pin id="438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln36_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln36_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="0" index="1" bw="192" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="0" index="3" bw="8" slack="0"/>
<pin id="457" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_6_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="192" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln37_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln37_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln6_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="192" slack="0"/>
<pin id="483" dir="0" index="2" bw="8" slack="0"/>
<pin id="484" dir="0" index="3" bw="8" slack="0"/>
<pin id="485" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="192" slack="0"/>
<pin id="493" dir="0" index="2" bw="8" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln38_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln38_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln7_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="0"/>
<pin id="510" dir="0" index="1" bw="192" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="0" index="3" bw="9" slack="0"/>
<pin id="513" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_8_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="192" slack="0"/>
<pin id="521" dir="0" index="2" bw="9" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln41_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln41_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln8_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="192" slack="0"/>
<pin id="539" dir="0" index="2" bw="9" slack="0"/>
<pin id="540" dir="0" index="3" bw="9" slack="0"/>
<pin id="541" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_9_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="192" slack="0"/>
<pin id="549" dir="0" index="2" bw="9" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln42_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln42_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="192" slack="0"/>
<pin id="567" dir="0" index="2" bw="9" slack="0"/>
<pin id="568" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_18_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="192" slack="0"/>
<pin id="575" dir="0" index="2" bw="9" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln44_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln9_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="192" slack="0"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="0" index="3" bw="9" slack="0"/>
<pin id="591" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_19_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="192" slack="0"/>
<pin id="599" dir="0" index="2" bw="9" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln45_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln45_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="layer2_out_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="layer2_out_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="9" slack="0"/>
<pin id="624" dir="0" index="1" bw="6" slack="1"/>
<pin id="625" dir="0" index="2" bw="1" slack="0"/>
<pin id="626" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_1/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="layer2_out_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="0"/>
<pin id="632" dir="0" index="1" bw="8" slack="1"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_3/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="layer2_out_4_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="1"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_4/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="layer2_out_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="9" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="1"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_5/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="layer2_out_6_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="5" slack="1"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_6/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="layer2_out_7_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="1"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_7/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="layer2_out_8_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="5" slack="1"/>
<pin id="673" dir="0" index="2" bw="1" slack="0"/>
<pin id="674" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_8/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="layer2_out_9_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="6" slack="1"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_9/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="layer2_out_11_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="1"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_11/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="layer2_out_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="9" slack="0"/>
<pin id="696" dir="0" index="1" bw="8" slack="1"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer2_out_2/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="layer3_out_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="36" slack="0"/>
<pin id="704" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="layer3_out_1_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="36" slack="0"/>
<pin id="708" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="layer3_out_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="36" slack="0"/>
<pin id="712" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_2/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="layer3_out_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="36" slack="0"/>
<pin id="716" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_3/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="layer6_out_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer6_out/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="layer6_out_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="0"/>
<pin id="724" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer6_out_1/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="layer6_out_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer6_out_4/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="layer6_out_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer6_out_3/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_s_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="0" index="3" bw="4" slack="0"/>
<pin id="740" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="layer7_out_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer7_out/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_11_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="0" index="1" bw="8" slack="0"/>
<pin id="757" dir="0" index="2" bw="3" slack="0"/>
<pin id="758" dir="0" index="3" bw="4" slack="0"/>
<pin id="759" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="layer7_out_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer7_out_1/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_12_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="0" index="2" bw="3" slack="0"/>
<pin id="777" dir="0" index="3" bw="4" slack="0"/>
<pin id="778" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="783" class="1004" name="layer7_out_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="0"/>
<pin id="785" dir="0" index="1" bw="5" slack="0"/>
<pin id="786" dir="0" index="2" bw="1" slack="0"/>
<pin id="787" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer7_out_3/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="layer13_out_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="18" slack="0"/>
<pin id="794" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer13_out/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="layer13_out_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="18" slack="0"/>
<pin id="798" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer13_out_1/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="layer16_out_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="0"/>
<pin id="802" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer16_out/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="layer16_out_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer16_out_1/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="tmp_13_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="7" slack="0"/>
<pin id="810" dir="0" index="1" bw="8" slack="0"/>
<pin id="811" dir="0" index="2" bw="1" slack="0"/>
<pin id="812" dir="0" index="3" bw="4" slack="0"/>
<pin id="813" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="layer17_out_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="0" index="1" bw="7" slack="0"/>
<pin id="821" dir="0" index="2" bw="1" slack="0"/>
<pin id="822" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="layer17_out/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="layer17_out_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="layer17_out_1/5 "/>
</bind>
</comp>

<comp id="832" class="1004" name="layer18_out_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="60" slack="0"/>
<pin id="834" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer18_out/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="layer18_out_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="60" slack="0"/>
<pin id="838" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer18_out_1/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="layer18_out_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="60" slack="0"/>
<pin id="842" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer18_out_2/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="layer18_out_3_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="60" slack="0"/>
<pin id="846" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer18_out_3/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="layer18_out_4_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="60" slack="0"/>
<pin id="850" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer18_out_4/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_14_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="0" index="1" bw="12" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="0" index="3" bw="5" slack="0"/>
<pin id="858" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="shl_ln_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="11" slack="0"/>
<pin id="865" dir="0" index="1" bw="10" slack="0"/>
<pin id="866" dir="0" index="2" bw="1" slack="0"/>
<pin id="867" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln199_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="11" slack="0"/>
<pin id="873" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln199/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_15_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="12" slack="0"/>
<pin id="879" dir="0" index="2" bw="1" slack="0"/>
<pin id="880" dir="0" index="3" bw="5" slack="0"/>
<pin id="881" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="shl_ln1_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="9" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln200_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="0"/>
<pin id="896" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200_1/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="trunc_ln200_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="12" slack="0"/>
<pin id="901" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln200/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln200_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="0"/>
<pin id="905" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln200/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_16_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="11" slack="0"/>
<pin id="910" dir="0" index="1" bw="12" slack="0"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="and_ln_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="12" slack="0"/>
<pin id="920" dir="0" index="1" bw="11" slack="0"/>
<pin id="921" dir="0" index="2" bw="1" slack="0"/>
<pin id="922" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/5 "/>
</bind>
</comp>

<comp id="927" class="1005" name="add_ln30_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="1"/>
<pin id="929" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="932" class="1005" name="add_ln31_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="1"/>
<pin id="934" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="937" class="1005" name="layer2_out_10_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="9" slack="1"/>
<pin id="939" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_10 "/>
</bind>
</comp>

<comp id="942" class="1005" name="add_ln34_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="1"/>
<pin id="944" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="947" class="1005" name="add_ln35_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="1"/>
<pin id="949" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="952" class="1005" name="add_ln36_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="6" slack="1"/>
<pin id="954" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln37_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="5" slack="1"/>
<pin id="959" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="962" class="1005" name="add_ln38_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="1"/>
<pin id="964" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="967" class="1005" name="add_ln41_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="5" slack="1"/>
<pin id="969" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="972" class="1005" name="add_ln42_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="1"/>
<pin id="974" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="977" class="1005" name="xor_ln44_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="1"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln44 "/>
</bind>
</comp>

<comp id="982" class="1005" name="add_ln45_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="8" slack="1"/>
<pin id="984" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="987" class="1005" name="layer3_out_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="1"/>
<pin id="989" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out "/>
</bind>
</comp>

<comp id="992" class="1005" name="layer3_out_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="1"/>
<pin id="994" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="layer3_out_2_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="1"/>
<pin id="999" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_2 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="layer3_out_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="1"/>
<pin id="1004" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="layer8_out_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="9" slack="1"/>
<pin id="1009" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer8_out "/>
</bind>
</comp>

<comp id="1012" class="1005" name="layer13_out_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="9" slack="1"/>
<pin id="1014" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer13_out "/>
</bind>
</comp>

<comp id="1017" class="1005" name="layer13_out_1_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="9" slack="1"/>
<pin id="1019" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="layer13_out_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="192"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="186" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="186" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="186" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="186" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="186" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="244"><net_src comp="120" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="252"><net_src comp="122" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="142" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="144" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="146" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="166" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="168" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="188" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="188" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="305"><net_src comp="294" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="284" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="302" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="188" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="24" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="188" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="312" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="188" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="188" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="340" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="188" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="28" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="188" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="368" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="188" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="188" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="396" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="14" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="188" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="54" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="56" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="188" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="424" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="60" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="188" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="62" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="28" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="188" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="452" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="14" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="188" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="489"><net_src comp="70" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="28" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="188" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="72" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="480" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="188" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="76" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="523"><net_src comp="28" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="188" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="78" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="518" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="508" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="14" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="188" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="82" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="188" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="84" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="536" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="28" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="188" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="86" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="28" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="188" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="88" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="564" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="40" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="188" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="90" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="92" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="601"><net_src comp="28" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="188" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="586" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="96" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="98" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="621"><net_src comp="614" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="627"><net_src comp="96" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="98" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="629"><net_src comp="622" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="102" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="3"/><net_sink comp="229" pin=4"/></net>

<net id="643"><net_src comp="104" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="106" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="645"><net_src comp="638" pin="3"/><net_sink comp="229" pin=5"/></net>

<net id="651"><net_src comp="96" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="98" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="653"><net_src comp="646" pin="3"/><net_sink comp="229" pin=6"/></net>

<net id="659"><net_src comp="108" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="106" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="229" pin=7"/></net>

<net id="667"><net_src comp="96" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="98" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="669"><net_src comp="662" pin="3"/><net_sink comp="229" pin=8"/></net>

<net id="675"><net_src comp="110" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="98" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="677"><net_src comp="670" pin="3"/><net_sink comp="229" pin=9"/></net>

<net id="683"><net_src comp="112" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="114" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="685"><net_src comp="678" pin="3"/><net_sink comp="229" pin=10"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="118" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="693"><net_src comp="686" pin="3"/><net_sink comp="229" pin=11"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="102" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="701"><net_src comp="694" pin="3"/><net_sink comp="229" pin=12"/></net>

<net id="705"><net_src comp="229" pin="13"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="229" pin="13"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="229" pin="13"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="229" pin="13"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="245" pin="5"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="245" pin="5"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="245" pin="5"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="253" pin=3"/></net>

<net id="734"><net_src comp="245" pin="5"/><net_sink comp="731" pin=0"/></net>

<net id="741"><net_src comp="124" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="718" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="126" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="128" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="750"><net_src comp="130" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="735" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="102" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="753"><net_src comp="745" pin="3"/><net_sink comp="253" pin=1"/></net>

<net id="760"><net_src comp="132" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="722" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="134" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="763"><net_src comp="128" pin="0"/><net_sink comp="754" pin=3"/></net>

<net id="769"><net_src comp="112" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="754" pin="4"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="114" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="772"><net_src comp="764" pin="3"/><net_sink comp="253" pin=2"/></net>

<net id="779"><net_src comp="136" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="731" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="781"><net_src comp="134" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="782"><net_src comp="138" pin="0"/><net_sink comp="773" pin=3"/></net>

<net id="788"><net_src comp="140" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="773" pin="4"/><net_sink comp="783" pin=1"/></net>

<net id="790"><net_src comp="114" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="791"><net_src comp="783" pin="3"/><net_sink comp="253" pin=4"/></net>

<net id="795"><net_src comp="266" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="266" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="272" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="807"><net_src comp="272" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="814"><net_src comp="124" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="800" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="126" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="128" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="823"><net_src comp="130" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="808" pin="4"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="102" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="826"><net_src comp="818" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="830"><net_src comp="804" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="835"><net_src comp="278" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="278" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="278" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="278" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="851"><net_src comp="278" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="859"><net_src comp="170" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="832" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="861"><net_src comp="126" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="862"><net_src comp="172" pin="0"/><net_sink comp="853" pin=3"/></net>

<net id="868"><net_src comp="174" pin="0"/><net_sink comp="863" pin=0"/></net>

<net id="869"><net_src comp="853" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="870"><net_src comp="102" pin="0"/><net_sink comp="863" pin=2"/></net>

<net id="874"><net_src comp="863" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="882"><net_src comp="176" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="836" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="126" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="178" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="891"><net_src comp="100" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="876" pin="4"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="102" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="886" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="902"><net_src comp="840" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="906"><net_src comp="899" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="914"><net_src comp="180" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="844" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="126" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="182" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="923"><net_src comp="184" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="908" pin="4"/><net_sink comp="918" pin=1"/></net>

<net id="925"><net_src comp="102" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="926"><net_src comp="918" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="930"><net_src comp="306" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="935"><net_src comp="334" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="940"><net_src comp="362" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="229" pin=3"/></net>

<net id="945"><net_src comp="390" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="950"><net_src comp="418" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="955"><net_src comp="446" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="960"><net_src comp="474" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="965"><net_src comp="502" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="970"><net_src comp="530" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="975"><net_src comp="558" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="980"><net_src comp="580" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="985"><net_src comp="608" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="990"><net_src comp="702" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="995"><net_src comp="706" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1000"><net_src comp="710" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="245" pin=3"/></net>

<net id="1005"><net_src comp="714" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="245" pin=4"/></net>

<net id="1010"><net_src comp="253" pin="5"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1015"><net_src comp="792" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1020"><net_src comp="796" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="272" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer20_out_0 | {5 }
	Port: layer20_out_1 | {5 }
	Port: layer20_out_2 | {5 }
	Port: layer20_out_3 | {5 }
	Port: layer20_out_4 | {5 }
 - Input state : 
	Port: myproject : input_21 | {1 }
  - Chain level:
	State 1
		zext_ln30 : 1
		add_ln30 : 2
		zext_ln31 : 1
		add_ln31 : 2
		zext_ln32 : 1
		layer2_out_10 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln35 : 1
		add_ln35 : 2
		zext_ln36 : 1
		add_ln36 : 2
		zext_ln37 : 1
		add_ln37 : 2
		zext_ln38 : 1
		add_ln38 : 2
		zext_ln41 : 1
		add_ln41 : 2
		zext_ln42 : 1
		add_ln42 : 2
		xor_ln44 : 1
		zext_ln45 : 1
		add_ln45 : 2
	State 2
		call_ret1 : 1
		layer3_out : 2
		layer3_out_1 : 2
		layer3_out_2 : 2
		layer3_out_3 : 2
	State 3
		layer6_out : 1
		layer6_out_1 : 1
		layer6_out_4 : 1
		layer6_out_3 : 1
		tmp_s : 2
		layer7_out : 3
		tmp_11 : 2
		layer7_out_1 : 3
		tmp_12 : 2
		layer7_out_3 : 3
		layer8_out : 4
	State 4
		call_ret : 1
		layer13_out : 2
		layer13_out_1 : 2
	State 5
		layer16_out : 1
		layer16_out_1 : 1
		tmp_13 : 2
		layer17_out : 3
		layer17_out_1 : 2
		call_ret5 : 4
		layer18_out : 5
		layer18_out_1 : 5
		layer18_out_2 : 5
		layer18_out_3 : 5
		layer18_out_4 : 5
		tmp_14 : 6
		shl_ln : 7
		sext_ln199 : 8
		tmp_15 : 6
		shl_ln1 : 7
		sext_ln200_1 : 8
		trunc_ln200 : 6
		sext_ln200 : 7
		tmp_16 : 6
		and_ln : 7
		write_ln198 : 9
		write_ln199 : 9
		write_ln200 : 8
		write_ln201 : 8
		write_ln202 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |  call_ret1_dense_latency_ap_fixed_11_6_5_3_0_ap_fixed_9_7_5_3_0_config3_s_fu_229  |    0    |    0    |   605   |
|          |    call_ret2_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config6_s_fu_245    |    0    |    0    |    96   |
|          |  layer8_out_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s_fu_253 |    0    |    0    |   120   |
|   call   |   layer11_out_relu_ap_fixed_9_8_5_3_0_ap_ufixed_8_8_5_3_0_ReLU_config11_s_fu_261  |    0    |    0    |    23   |
|          |  call_ret_dense_latency_ap_ufixed_8_8_5_3_0_ap_fixed_9_7_5_3_0_config13_s_fu_266  |    0    |    0    |    79   |
|          |    call_ret4_relu_ap_fixed_9_7_5_3_0_ap_ufixed_8_6_5_3_0_ReLU_config16_s_fu_272   |    0    |    0    |    48   |
|          | call_ret5_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_278 |    0    |    0    |   273   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  add_ln30_fu_306                                  |    0    |    0    |    13   |
|          |                                  add_ln31_fu_334                                  |    0    |    0    |    13   |
|          |                                layer2_out_10_fu_362                               |    0    |    0    |    16   |
|          |                                  add_ln34_fu_390                                  |    0    |    0    |    15   |
|          |                                  add_ln35_fu_418                                  |    0    |    0    |    13   |
|    add   |                                  add_ln36_fu_446                                  |    0    |    0    |    13   |
|          |                                  add_ln37_fu_474                                  |    0    |    0    |    12   |
|          |                                  add_ln38_fu_502                                  |    0    |    0    |    13   |
|          |                                  add_ln41_fu_530                                  |    0    |    0    |    12   |
|          |                                  add_ln42_fu_558                                  |    0    |    0    |    13   |
|          |                                  add_ln45_fu_608                                  |    0    |    0    |    15   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|    xor   |                                  xor_ln44_fu_580                                  |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   read   |                             input_21_read_read_fu_188                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                              write_ln198_write_fu_194                             |    0    |    0    |    0    |
|          |                              write_ln199_write_fu_201                             |    0    |    0    |    0    |
|   write  |                              write_ln200_write_fu_208                             |    0    |    0    |    0    |
|          |                              write_ln201_write_fu_215                             |    0    |    0    |    0    |
|          |                              write_ln202_write_fu_222                             |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                trunc_ln30_1_fu_284                                |    0    |    0    |    0    |
|          |                                  trunc_ln_fu_312                                  |    0    |    0    |    0    |
|          |                                  trunc_ln1_fu_340                                 |    0    |    0    |    0    |
|          |                                  trunc_ln2_fu_368                                 |    0    |    0    |    0    |
|          |                                  trunc_ln3_fu_396                                 |    0    |    0    |    0    |
|          |                                  trunc_ln4_fu_424                                 |    0    |    0    |    0    |
|          |                                  trunc_ln5_fu_452                                 |    0    |    0    |    0    |
|          |                                  trunc_ln6_fu_480                                 |    0    |    0    |    0    |
|partselect|                                  trunc_ln7_fu_508                                 |    0    |    0    |    0    |
|          |                                  trunc_ln8_fu_536                                 |    0    |    0    |    0    |
|          |                                  trunc_ln9_fu_586                                 |    0    |    0    |    0    |
|          |                                    tmp_s_fu_735                                   |    0    |    0    |    0    |
|          |                                   tmp_11_fu_754                                   |    0    |    0    |    0    |
|          |                                   tmp_12_fu_773                                   |    0    |    0    |    0    |
|          |                                   tmp_13_fu_808                                   |    0    |    0    |    0    |
|          |                                   tmp_14_fu_853                                   |    0    |    0    |    0    |
|          |                                   tmp_15_fu_876                                   |    0    |    0    |    0    |
|          |                                   tmp_16_fu_908                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     tmp_fu_294                                    |    0    |    0    |    0    |
|          |                                    tmp_1_fu_322                                   |    0    |    0    |    0    |
|          |                                    tmp_2_fu_350                                   |    0    |    0    |    0    |
|          |                                    tmp_3_fu_378                                   |    0    |    0    |    0    |
|          |                                    tmp_4_fu_406                                   |    0    |    0    |    0    |
|          |                                    tmp_5_fu_434                                   |    0    |    0    |    0    |
| bitselect|                                    tmp_6_fu_462                                   |    0    |    0    |    0    |
|          |                                    tmp_7_fu_490                                   |    0    |    0    |    0    |
|          |                                    tmp_8_fu_518                                   |    0    |    0    |    0    |
|          |                                    tmp_9_fu_546                                   |    0    |    0    |    0    |
|          |                                   tmp_10_fu_564                                   |    0    |    0    |    0    |
|          |                                   tmp_18_fu_572                                   |    0    |    0    |    0    |
|          |                                   tmp_19_fu_596                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                  zext_ln30_fu_302                                 |    0    |    0    |    0    |
|          |                                  zext_ln31_fu_330                                 |    0    |    0    |    0    |
|          |                                  zext_ln32_fu_358                                 |    0    |    0    |    0    |
|          |                                  zext_ln34_fu_386                                 |    0    |    0    |    0    |
|          |                                  zext_ln35_fu_414                                 |    0    |    0    |    0    |
|   zext   |                                  zext_ln36_fu_442                                 |    0    |    0    |    0    |
|          |                                  zext_ln37_fu_470                                 |    0    |    0    |    0    |
|          |                                  zext_ln38_fu_498                                 |    0    |    0    |    0    |
|          |                                  zext_ln41_fu_526                                 |    0    |    0    |    0    |
|          |                                  zext_ln42_fu_554                                 |    0    |    0    |    0    |
|          |                                  zext_ln45_fu_604                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 layer2_out_fu_614                                 |    0    |    0    |    0    |
|          |                                layer2_out_1_fu_622                                |    0    |    0    |    0    |
|          |                                layer2_out_3_fu_630                                |    0    |    0    |    0    |
|          |                                layer2_out_4_fu_638                                |    0    |    0    |    0    |
|          |                                layer2_out_5_fu_646                                |    0    |    0    |    0    |
|          |                                layer2_out_6_fu_654                                |    0    |    0    |    0    |
|          |                                layer2_out_7_fu_662                                |    0    |    0    |    0    |
|          |                                layer2_out_8_fu_670                                |    0    |    0    |    0    |
|bitconcatenate|                                layer2_out_9_fu_678                                |    0    |    0    |    0    |
|          |                                layer2_out_11_fu_686                               |    0    |    0    |    0    |
|          |                                layer2_out_2_fu_694                                |    0    |    0    |    0    |
|          |                                 layer7_out_fu_745                                 |    0    |    0    |    0    |
|          |                                layer7_out_1_fu_764                                |    0    |    0    |    0    |
|          |                                layer7_out_3_fu_783                                |    0    |    0    |    0    |
|          |                                 layer17_out_fu_818                                |    0    |    0    |    0    |
|          |                                   shl_ln_fu_863                                   |    0    |    0    |    0    |
|          |                                   shl_ln1_fu_886                                  |    0    |    0    |    0    |
|          |                                   and_ln_fu_918                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 layer3_out_fu_702                                 |    0    |    0    |    0    |
|          |                                layer3_out_1_fu_706                                |    0    |    0    |    0    |
|          |                                layer3_out_2_fu_710                                |    0    |    0    |    0    |
|          |                                layer3_out_3_fu_714                                |    0    |    0    |    0    |
|          |                                 layer6_out_fu_718                                 |    0    |    0    |    0    |
|          |                                layer6_out_1_fu_722                                |    0    |    0    |    0    |
|          |                                layer6_out_4_fu_726                                |    0    |    0    |    0    |
|          |                                layer6_out_3_fu_731                                |    0    |    0    |    0    |
|extractvalue|                                 layer13_out_fu_792                                |    0    |    0    |    0    |
|          |                                layer13_out_1_fu_796                               |    0    |    0    |    0    |
|          |                                 layer16_out_fu_800                                |    0    |    0    |    0    |
|          |                                layer16_out_1_fu_804                               |    0    |    0    |    0    |
|          |                                 layer18_out_fu_832                                |    0    |    0    |    0    |
|          |                                layer18_out_1_fu_836                               |    0    |    0    |    0    |
|          |                                layer18_out_2_fu_840                               |    0    |    0    |    0    |
|          |                                layer18_out_3_fu_844                               |    0    |    0    |    0    |
|          |                                layer18_out_4_fu_848                               |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                layer17_out_1_fu_827                               |    0    |    0    |    0    |
|          |                                 trunc_ln200_fu_899                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 sext_ln199_fu_871                                 |    0    |    0    |    0    |
|   sext   |                                sext_ln200_1_fu_894                                |    0    |    0    |    0    |
|          |                                 sext_ln200_fu_903                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                   |    0    |    0    |   1394  |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln30_reg_927   |    6   |
|   add_ln31_reg_932   |    6   |
|   add_ln34_reg_942   |    8   |
|   add_ln35_reg_947   |    6   |
|   add_ln36_reg_952   |    6   |
|   add_ln37_reg_957   |    5   |
|   add_ln38_reg_962   |    6   |
|   add_ln41_reg_967   |    5   |
|   add_ln42_reg_972   |    6   |
|   add_ln45_reg_982   |    8   |
|layer13_out_1_reg_1017|    9   |
| layer13_out_reg_1012 |    9   |
| layer2_out_10_reg_937|    9   |
| layer3_out_1_reg_992 |    9   |
| layer3_out_2_reg_997 |    9   |
| layer3_out_3_reg_1002|    9   |
|  layer3_out_reg_987  |    9   |
|  layer8_out_reg_1007 |    9   |
|   xor_ln44_reg_977   |    1   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |  1394  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   135  |  1394  |
+-----------+--------+--------+--------+
