v {xschem version=3.4.5 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N -670 -250 -670 -210 {
lab=avdd}
N -670 -150 -670 -110 {
lab=GND}
N -570 -250 -570 -210 {
lab=dvdd}
N -570 -150 -570 -110 {
lab=GND}
N -10 -140 -10 -100 {
lab=avdd}
N 30 -140 30 -100 {
lab=dvdd}
N -470 -150 -470 -110 {
lab=ibias}
N -470 -250 -470 -210 {
lab=avdd}
N -40 -140 -40 -100 {
lab=ibias}
N -10 80 -10 100 {
lab=GND}
N 30 80 30 100 {
lab=GND}
N -140 -60 -100 -60 {
lab=dvdd}
N -400 260 -400 300 {
lab=GND}
N 120 0 220 0 {
lab=vout}
N 220 0 220 40 {
lab=vout}
N 160 0 160 40 {
lab=vout}
N 160 100 160 140 {
lab=vout_cm}
N 220 100 220 120 {
lab=vout_cm}
N 160 120 220 120 {
lab=vout_cm}
N -750 -250 -750 -210 {
lab=vout_cm}
N -750 -150 -750 -110 {
lab=GND}
N -320 80 -320 90 {
lab=vid}
N -280 150 -280 180 {
lab=#net1}
N -400 180 -280 180 {
lab=#net1}
N -180 140 -180 180 {
lab=#net1}
N -280 180 -180 180 {
lab=#net1}
N -180 20 -180 80 {
lab=vinp}
N -180 20 -100 20 {
lab=vinp}
N -280 -20 -280 80 {
lab=vinn}
N -280 -20 -100 -20 {
lab=vinn}
N -400 60 -320 60 {
lab=vid}
N -320 60 -320 80 {
lab=vid}
N -320 60 -220 60 {
lab=vid}
N -220 60 -220 90 {
lab=vid}
N -320 130 -320 160 {
lab=GND}
N -320 160 -220 160 {
lab=GND}
N -220 130 -220 160 {
lab=GND}
N -500 60 -400 60 {
lab=vid}
N -500 60 -500 80 {
lab=vid}
N -500 140 -500 280 {
lab=GND}
N -500 280 -400 280 {
lab=GND}
N -400 180 -400 200 {
lab=#net1}
N -280 140 -280 150 {
lab=#net1}
N -500 160 -320 160 {
lab=GND}
C {sky130_td_ip__opamp_hp.sym} 40 0 0 0 {name=x1}
C {devices/vsource.sym} -670 -180 0 0 {name=V_AVDD value=CACE\{Vvdd\} savecurrent=true}
C {devices/gnd.sym} -670 -110 0 0 {name=l1 lab=GND}
C {devices/lab_wire.sym} -670 -220 3 1 {name=p1 sig_type=std_logic lab=avdd
}
C {devices/vsource.sym} -570 -180 0 0 {name=V_DVDD value=1.8 savecurrent=true}
C {devices/gnd.sym} -570 -110 0 0 {name=l2 lab=GND}
C {devices/lab_wire.sym} -570 -220 3 1 {name=p2 sig_type=std_logic lab=dvdd
}
C {devices/lab_wire.sym} -10 -110 3 1 {name=p3 sig_type=std_logic lab=avdd
}
C {devices/lab_wire.sym} 30 -110 3 1 {name=p4 sig_type=std_logic lab=dvdd
}
C {devices/isource.sym} -470 -180 0 0 {name=I_IBIAS value=100n}
C {devices/lab_wire.sym} -470 -220 3 1 {name=p5 sig_type=std_logic lab=avdd
}
C {devices/lab_wire.sym} -470 -110 3 1 {name=p6 sig_type=std_logic lab=ibias
}
C {devices/lab_wire.sym} -40 -110 3 1 {name=p7 sig_type=std_logic lab=ibias
}
C {devices/gnd.sym} -10 100 0 0 {name=l3 lab=GND}
C {devices/gnd.sym} 30 100 0 0 {name=l4 lab=GND}
C {devices/lab_wire.sym} -110 -60 0 0 {name=p8 sig_type=std_logic lab=dvdd
}
C {devices/vsource.sym} -400 230 0 0 {name=VCM value=CACE\{Vcm\} savecurrent=false}
C {devices/gnd.sym} -400 300 0 0 {name=l5 lab=GND}
C {devices/res.sym} 160 70 0 0 {name=R1
value=5k
footprint=1206
device=resistor
m=1}
C {devices/capa-2.sym} 220 70 0 0 {name=C1
m=1
value=30p
footprint=1206
device=polarized_capacitor}
C {devices/lab_wire.sym} 210 0 0 0 {name=p10 sig_type=std_logic lab=vout
}
C {devices/code.sym} 310 60 0 0 {name=SIM 
only_toplevel=false 
value="
.control
save all

* Calculate input offset voltage
alter @VDM[pwl] = [ 0 -10m 10 10m ]
tran 1m 10 
run
let vid = v(vid)
let vout = v(vout)
meas tran input_offset_voltage FIND vid WHEN vout=1.65 RISE=LAST


alter @VDM[pwl] = [ 0 0 ]
alter VDM dc = $&input_offset_voltage
alter VDM ac = 1

* Run AC sweep from 1Hz to 1GHz
AC DEC 100 1 1000000000
run

* Get DC gain in DBs.
let av_db = db(vout / vid)
let av_lin = mag(vout / vid)
let ol_phase = 180/PI*phase(vout / vid)

meas AC av0_db FIND av_db AT=1
meas AC av0_lin FIND av_lin AT=1
let av0_minus_3 = av0_db - 3
meas AC fp1 WHEN av_db=av0_minus_3
meas AC ugf WHEN av_db=0
meas AC ol_phase_at_ugf FIND ol_phase AT=ugf

let pm = 180 + ol_phase_at_ugf
let gbw = av0_lin * fp1

echo 
echo ===================================
echo Open-Loop characterization results:
echo - DC Gain: $&av0_db
echo - 3-dB frequency: $&fp1
echo - GBW: $&gbw
echo - PM: $&pm
echo ===================================

echo $&av0_db $&gbw $&pm > CACE\{simpath\}/CACE\{filename\}_CACE\{N\}.data
quit
.endc
"

}
C {devices/code.sym} 300 -130 0 0 {name=cace_setup 
only_toplevel=false 
value="
* CACE gensim simulation file CACE\{filename\}_CACE\{N\}
* Generated by CACE gensim, Efabless Corporation (c) 2023
* Find the power supply rejection ratio of the amplifier

.include CACE\{DUT_path\}

.lib CACE\{PDK_ROOT\}/CACE\{PDK\}/libs.tech/combined/sky130.lib.spice CACE\{corner\}

.option TEMP=CACE\{temperature\}
* Flag unsafe operating conditions (exceeds models' specified limits)
.option warn=1
.option SEED=CACE[CACE\{seed=12345\} + CACE\{iterations=0\}]
"}
C {devices/vsource.sym} -750 -180 0 0 {name=V_VOUTCM value=1.65 savecurrent=true}
C {devices/gnd.sym} -750 -110 0 0 {name=l6 lab=GND}
C {devices/lab_wire.sym} -750 -220 3 1 {name=p11 sig_type=std_logic lab=vout_cm
}
C {devices/lab_wire.sym} 160 130 1 1 {name=p12 sig_type=std_logic lab=vout_cm
}
C {devices/vcvs.sym} -280 110 0 0 {name=E1 value=-0.5}
C {devices/vsource.sym} -500 110 0 0 {name=VDM value="-1.7244m ac 1" savecurrent=false}
C {devices/vcvs.sym} -180 110 0 0 {name=E2 value=0.5}
C {devices/lab_wire.sym} -140 -20 0 0 {name=p9 sig_type=std_logic lab=vinn

}
C {devices/lab_wire.sym} -140 20 0 0 {name=p13 sig_type=std_logic lab=vinp
}
C {devices/lab_wire.sym} -350 60 0 0 {name=p14 sig_type=std_logic lab=vid

}
