

================================================================
== Vivado HLS Report for 'dummy_proc_fe'
================================================================
* Date:           Mon May  4 11:14:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        neural_net_HLS
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.714 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2064|     2064| 20.640 us | 20.640 us |  2064|  2064|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2062|     2062|        16|          1|          1|  2048|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 2 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.81>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str52, [1 x i8]* @p_str53, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str54, [1 x i8]* @p_str55)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.90ns)   --->   "%p_Val2_s = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %config_data_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:267->neural_net_HLS/solution1/fft_top.cpp:11]   --->   Operation 22 'read' 'p_Val2_s' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 %p_Val2_s, i13 1367, i32 0, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:301->neural_net_HLS/solution1/fft_top.cpp:12]   --->   Operation 23 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_data_V, i16 %p_Result_s)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft.h:301->neural_net_HLS/solution1/fft_top.cpp:12]   --->   Operation 24 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (1.66ns)   --->   "br label %0" [neural_net_HLS/solution1/fft_top.cpp:13]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i, %hls_label_0 ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.92ns)   --->   "%icmp_ln13 = icmp eq i12 %i_0, -2048" [neural_net_HLS/solution1/fft_top.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.13ns)   --->   "%i = add i12 %i_0, 1" [neural_net_HLS/solution1/fft_top.cpp:13]   --->   Operation 29 'add' 'i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %1, label %hls_label_0" [neural_net_HLS/solution1/fft_top.cpp:13]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 31 [1/1] (3.90ns)   --->   "%in_read = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_r)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 31 'read' 'in_read' <Predicate = (!icmp_ln13)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 6.18>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i16 %in_read to i32" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 32 'sext' 'sext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 33 [6/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 33 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.18>
ST_5 : Operation 34 [5/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 34 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.18>
ST_6 : Operation 35 [4/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 35 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.18>
ST_7 : Operation 36 [3/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 36 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.18>
ST_8 : Operation 37 [2/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 37 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 38 [1/6] (6.18ns)   --->   "%tmp = sitofp i32 %sext_ln15 to float" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 38 'sitofp' 'tmp' <Predicate = (!icmp_ln13)> <Delay = 6.18> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.18> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.78>
ST_10 : Operation 39 [4/4] (5.78ns)   --->   "%v_assign = fmul float %tmp, 1.953125e-03" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 39 'fmul' 'v_assign' <Predicate = (!icmp_ln13)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.78>
ST_11 : Operation 40 [3/4] (5.78ns)   --->   "%v_assign = fmul float %tmp, 1.953125e-03" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 40 'fmul' 'v_assign' <Predicate = (!icmp_ln13)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.78>
ST_12 : Operation 41 [2/4] (5.78ns)   --->   "%v_assign = fmul float %tmp, 1.953125e-03" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 41 'fmul' 'v_assign' <Predicate = (!icmp_ln13)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.78>
ST_13 : Operation 42 [1/4] (5.78ns)   --->   "%v_assign = fmul float %tmp, 1.953125e-03" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 42 'fmul' 'v_assign' <Predicate = (!icmp_ln13)> <Delay = 5.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.09>
ST_14 : Operation 43 [2/2] (4.09ns)   --->   "%d_assign = fpext float %v_assign to double" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 43 'fpext' 'd_assign' <Predicate = (!icmp_ln13)> <Delay = 4.09> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.35>
ST_15 : Operation 44 [1/2] (4.09ns)   --->   "%d_assign = fpext float %v_assign to double" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 44 'fpext' 'd_assign' <Predicate = (!icmp_ln13)> <Delay = 4.09> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.09> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 45 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 45 'bitcast' 'ireg_V' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 46 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 47 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 48 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 48 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 49 'zext' 'zext_ln461' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 50 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_18 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 51 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_4 = zext i53 %tmp_18 to i54" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 52 'zext' 'p_Result_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (3.27ns)   --->   "%man_V_1 = sub i54 0, %p_Result_4" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 53 'sub' 'man_V_1' <Predicate = (!icmp_ln13)> <Delay = 3.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 54 [1/1] (2.83ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 54 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln13)> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 55 [1/1] (2.13ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 55 'sub' 'F2' <Predicate = (!icmp_ln13)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %F2, i32 4, i32 11)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 56 'partselect' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 57 [1/1] (1.47ns)   --->   "%icmp_ln581 = icmp sgt i8 %tmp_2, 0" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 57 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln13)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 58 [1/1] (2.13ns)   --->   "%add_ln581 = add i12 -15, %F2" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 58 'add' 'add_ln581' <Predicate = (!icmp_ln13)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 59 [1/1] (2.13ns)   --->   "%sub_ln581 = sub i12 15, %F2" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 59 'sub' 'sub_ln581' <Predicate = (!icmp_ln13)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 60 [1/1] (1.92ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 15" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 60 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln13)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.71>
ST_16 : Operation 61 [1/1] (1.38ns)   --->   "%man_V_2 = select i1 %p_Result_3, i54 %man_V_1, i54 %p_Result_4" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 61 'select' 'man_V_2' <Predicate = (!icmp_ln13)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 62 [1/1] (0.68ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 62 'select' 'sh_amt' <Predicate = (!icmp_ln13)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %sh_amt to i16" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 63 'sext' 'sext_ln581' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i32" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 64 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 65 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (1.92ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 66 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln13)> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 67 'partselect' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (1.47ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_3, 0" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 68 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln13)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581_1 to i54" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 69 'zext' 'zext_ln586' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 70 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 71 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %v_assign to i32" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 72 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 73 'bitselect' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_4, i16 -1, i16 0" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 74 'select' 'select_ln588' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 75 'shl' 'shl_ln604' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 76 'xor' 'xor_ln571' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 77 'and' 'and_ln582' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 78 'or' 'or_ln582' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 79 'xor' 'xor_ln582' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 80 'and' 'and_ln581' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 81 'xor' 'xor_ln585' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 82 'and' 'and_ln585' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 83 'and' 'and_ln585_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 84 'or' 'or_ln581' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 85 'xor' 'xor_ln581' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 86 'and' 'and_ln603' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 87 [1/1] (4.28ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 87 'select' 'select_ln603' <Predicate = (!icmp_ln13)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 88 'or' 'or_ln603' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 89 'select' 'select_ln603_1' <Predicate = (!icmp_ln13)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 90 'or' 'or_ln603_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 91 'select' 'select_ln603_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 92 'or' 'or_ln603_2' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 93 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 93 'select' 'select_ln603_3' <Predicate = (!icmp_ln13)> <Delay = 1.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 94 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str110) nounwind" [neural_net_HLS/solution1/fft_top.cpp:14]   --->   Operation 95 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%out_M_imag_V_addr = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %select_ln603_3)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 96 'bitconcatenate' 'out_M_imag_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_r, i32 %out_M_imag_V_addr)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 97 'write' <Predicate = (!icmp_ln13)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)" [neural_net_HLS/solution1/fft_top.cpp:15]   --->   Operation 98 'specregionend' 'empty_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br label %0" [neural_net_HLS/solution1/fft_top.cpp:13]   --->   Operation 99 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [neural_net_HLS/solution1/fft_top.cpp:16]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
specinterface_ln0 (specinterface    ) [ 0000000000000000000]
p_Val2_s          (read             ) [ 0000000000000000000]
p_Result_s        (partset          ) [ 0000000000000000000]
write_ln301       (write            ) [ 0000000000000000000]
br_ln13           (br               ) [ 0111111111111111110]
i_0               (phi              ) [ 0010000000000000000]
icmp_ln13         (icmp             ) [ 0011111111111111110]
empty             (speclooptripcount) [ 0000000000000000000]
i                 (add              ) [ 0111111111111111110]
br_ln13           (br               ) [ 0000000000000000000]
in_read           (read             ) [ 0010100000000000000]
sext_ln15         (sext             ) [ 0010011111000000000]
tmp               (sitofp           ) [ 0010000000111100000]
v_assign          (fmul             ) [ 0010000000000011100]
d_assign          (fpext            ) [ 0000000000000000000]
ireg_V            (bitcast          ) [ 0000000000000000000]
trunc_ln556       (trunc            ) [ 0000000000000000000]
p_Result_3        (bitselect        ) [ 0010000000000000100]
exp_tmp_V         (partselect       ) [ 0000000000000000000]
zext_ln461        (zext             ) [ 0000000000000000000]
trunc_ln565       (trunc            ) [ 0000000000000000000]
tmp_18            (bitconcatenate   ) [ 0000000000000000000]
p_Result_4        (zext             ) [ 0010000000000000100]
man_V_1           (sub              ) [ 0010000000000000100]
icmp_ln571        (icmp             ) [ 0010000000000000100]
F2                (sub              ) [ 0000000000000000000]
tmp_2             (partselect       ) [ 0000000000000000000]
icmp_ln581        (icmp             ) [ 0010000000000000100]
add_ln581         (add              ) [ 0010000000000000100]
sub_ln581         (sub              ) [ 0010000000000000100]
icmp_ln582        (icmp             ) [ 0010000000000000100]
man_V_2           (select           ) [ 0000000000000000000]
sh_amt            (select           ) [ 0000000000000000000]
sext_ln581        (sext             ) [ 0000000000000000000]
sext_ln581_1      (sext             ) [ 0000000000000000000]
trunc_ln583       (trunc            ) [ 0000000000000000000]
icmp_ln585        (icmp             ) [ 0000000000000000000]
tmp_3             (partselect       ) [ 0000000000000000000]
icmp_ln603        (icmp             ) [ 0000000000000000000]
zext_ln586        (zext             ) [ 0000000000000000000]
ashr_ln586        (ashr             ) [ 0000000000000000000]
trunc_ln586       (trunc            ) [ 0000000000000000000]
bitcast_ln696     (bitcast          ) [ 0000000000000000000]
tmp_4             (bitselect        ) [ 0000000000000000000]
select_ln588      (select           ) [ 0000000000000000000]
shl_ln604         (shl              ) [ 0000000000000000000]
xor_ln571         (xor              ) [ 0000000000000000000]
and_ln582         (and              ) [ 0000000000000000000]
or_ln582          (or               ) [ 0000000000000000000]
xor_ln582         (xor              ) [ 0000000000000000000]
and_ln581         (and              ) [ 0000000000000000000]
xor_ln585         (xor              ) [ 0000000000000000000]
and_ln585         (and              ) [ 0000000000000000000]
and_ln585_1       (and              ) [ 0000000000000000000]
or_ln581          (or               ) [ 0000000000000000000]
xor_ln581         (xor              ) [ 0000000000000000000]
and_ln603         (and              ) [ 0000000000000000000]
select_ln603      (select           ) [ 0000000000000000000]
or_ln603          (or               ) [ 0000000000000000000]
select_ln603_1    (select           ) [ 0000000000000000000]
or_ln603_1        (or               ) [ 0000000000000000000]
select_ln603_2    (select           ) [ 0000000000000000000]
or_ln603_2        (or               ) [ 0000000000000000000]
select_ln603_3    (select           ) [ 0010000000000000010]
tmp_s             (specregionbegin  ) [ 0000000000000000000]
specpipeline_ln14 (specpipeline     ) [ 0000000000000000000]
out_M_imag_V_addr (bitconcatenate   ) [ 0000000000000000000]
write_ln15        (write            ) [ 0000000000000000000]
empty_41          (specregionend    ) [ 0000000000000000000]
br_ln13           (br               ) [ 0111111111111111110]
ret_ln16          (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="p_Val2_s_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln301_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln301/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="in_read_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln15_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="32" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/17 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="1"/>
<pin id="156" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v_assign/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/14 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_Result_s_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="0" index="3" bw="1" slack="0"/>
<pin id="181" dir="0" index="4" bw="5" slack="0"/>
<pin id="182" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln13_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln15_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ireg_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/15 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln556_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/15 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Result_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="0" index="2" bw="7" slack="0"/>
<pin id="217" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exp_tmp_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="64" slack="0"/>
<pin id="224" dir="0" index="2" bw="7" slack="0"/>
<pin id="225" dir="0" index="3" bw="7" slack="0"/>
<pin id="226" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/15 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln461_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln565_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_18_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="53" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="52" slack="0"/>
<pin id="243" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="53" slack="0"/>
<pin id="249" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_4/15 "/>
</bind>
</comp>

<comp id="251" class="1004" name="man_V_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="53" slack="0"/>
<pin id="254" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/15 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln571_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="63" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="F2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/15 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="12" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln581_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/15 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln581_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="12" slack="0"/>
<pin id="288" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/15 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln581_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/15 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln582_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="12" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/15 "/>
</bind>
</comp>

<comp id="303" class="1004" name="man_V_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="54" slack="1"/>
<pin id="306" dir="0" index="2" bw="53" slack="1"/>
<pin id="307" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/16 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sh_amt_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="12" slack="1"/>
<pin id="311" dir="0" index="2" bw="12" slack="1"/>
<pin id="312" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln581_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/16 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sext_ln581_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581_1/16 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln583_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="54" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln585_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="7" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/16 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="12" slack="0"/>
<pin id="334" dir="0" index="2" bw="4" slack="0"/>
<pin id="335" dir="0" index="3" bw="5" slack="0"/>
<pin id="336" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/16 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln603_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/16 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln586_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/16 "/>
</bind>
</comp>

<comp id="351" class="1004" name="ashr_ln586_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="54" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln586_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="54" slack="0"/>
<pin id="359" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/16 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln696_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="3"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/16 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/16 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln588_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/16 "/>
</bind>
</comp>

<comp id="380" class="1004" name="shl_ln604_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="12" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/16 "/>
</bind>
</comp>

<comp id="386" class="1004" name="xor_ln571_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/16 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln582_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/16 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln582_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="1" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/16 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xor_ln582_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/16 "/>
</bind>
</comp>

<comp id="406" class="1004" name="and_ln581_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/16 "/>
</bind>
</comp>

<comp id="411" class="1004" name="xor_ln585_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/16 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln585_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/16 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln585_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/16 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln581_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="1"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln581_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/16 "/>
</bind>
</comp>

<comp id="440" class="1004" name="and_ln603_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/16 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln603_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/16 "/>
</bind>
</comp>

<comp id="454" class="1004" name="or_ln603_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/16 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln603_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/16 "/>
</bind>
</comp>

<comp id="468" class="1004" name="or_ln603_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/16 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln603_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="16" slack="0"/>
<pin id="478" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/16 "/>
</bind>
</comp>

<comp id="482" class="1004" name="or_ln603_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/16 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln603_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/16 "/>
</bind>
</comp>

<comp id="496" class="1004" name="out_M_imag_V_addr_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="16" slack="1"/>
<pin id="500" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_M_imag_V_addr/17 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln13_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="513" class="1005" name="in_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="16" slack="1"/>
<pin id="515" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="sext_ln15_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln15 "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="528" class="1005" name="v_assign_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_assign "/>
</bind>
</comp>

<comp id="534" class="1005" name="p_Result_3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_Result_4_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="54" slack="1"/>
<pin id="541" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="544" class="1005" name="man_V_1_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="54" slack="1"/>
<pin id="546" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_1 "/>
</bind>
</comp>

<comp id="549" class="1005" name="icmp_ln571_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln581_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln581_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="1"/>
<pin id="564" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln581 "/>
</bind>
</comp>

<comp id="567" class="1005" name="sub_ln581_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="12" slack="1"/>
<pin id="569" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln581 "/>
</bind>
</comp>

<comp id="572" class="1005" name="icmp_ln582_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="578" class="1005" name="select_ln603_3_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="1"/>
<pin id="580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="124" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="128" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="48" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="188"><net_src comp="176" pin="5"/><net_sink comp="134" pin=2"/></net>

<net id="193"><net_src comp="158" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="158" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="208"><net_src comp="173" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="68" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="205" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="74" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="234"><net_src comp="221" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="205" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="78" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="80" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="82" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="209" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="86" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="231" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="88" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="92" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="94" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="96" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="263" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="263" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="263" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="308" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="303" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="308" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="100" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="88" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="308" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="92" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="94" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="317" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="303" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="102" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="361" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="104" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="377"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="106" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="108" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="321" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="313" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="325" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="80" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="406" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="406" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="325" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="396" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="80" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="341" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="380" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="357" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="423" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="417" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="372" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="321" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="417" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="391" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="454" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="446" pin="3"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="460" pin="3"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="454" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="468" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="474" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="122" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="108" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="496" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="507"><net_src comp="189" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="195" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="516"><net_src comp="141" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="521"><net_src comp="201" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="526"><net_src comp="170" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="531"><net_src comp="165" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="537"><net_src comp="213" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="542"><net_src comp="247" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="547"><net_src comp="251" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="552"><net_src comp="257" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="558"><net_src comp="279" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="565"><net_src comp="285" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="570"><net_src comp="291" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="575"><net_src comp="297" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="581"><net_src comp="488" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="496" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_data_V | {1 }
	Port: out_r | {17 }
 - Input state : 
	Port: dummy_proc_fe : config_data_V | {1 }
	Port: dummy_proc_fe : in_r | {3 }
  - Chain level:
	State 1
		write_ln301 : 1
	State 2
		icmp_ln13 : 1
		i : 1
		br_ln13 : 2
	State 3
	State 4
		tmp : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_3 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp_18 : 3
		p_Result_4 : 4
		man_V_1 : 5
		icmp_ln571 : 3
		F2 : 4
		tmp_2 : 5
		icmp_ln581 : 6
		add_ln581 : 5
		sub_ln581 : 5
		icmp_ln582 : 5
	State 16
		sext_ln581 : 1
		sext_ln581_1 : 1
		trunc_ln583 : 1
		icmp_ln585 : 1
		tmp_3 : 1
		icmp_ln603 : 2
		zext_ln586 : 2
		ashr_ln586 : 3
		trunc_ln586 : 4
		tmp_4 : 1
		select_ln588 : 2
		shl_ln604 : 2
		xor_ln585 : 2
		select_ln603 : 5
		select_ln603_2 : 6
		select_ln603_3 : 7
	State 17
		write_ln15 : 1
		empty_41 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_170        |    0    |   339   |   373   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_165        |    3    |   143   |   140   |
|----------|--------------------------|---------|---------|---------|
|   ashr   |     ashr_ln586_fu_351    |    0    |    0    |   162   |
|----------|--------------------------|---------|---------|---------|
|   fpext  |        grp_fu_173        |    0    |   100   |    54   |
|----------|--------------------------|---------|---------|---------|
|          |      man_V_2_fu_303      |    0    |    0    |    54   |
|          |       sh_amt_fu_308      |    0    |    0    |    12   |
|          |    select_ln588_fu_372   |    0    |    0    |    2    |
|  select  |    select_ln603_fu_446   |    0    |    0    |    16   |
|          |   select_ln603_1_fu_460  |    0    |    0    |    16   |
|          |   select_ln603_2_fu_474  |    0    |    0    |    16   |
|          |   select_ln603_3_fu_488  |    0    |    0    |    16   |
|----------|--------------------------|---------|---------|---------|
|          |      man_V_1_fu_251      |    0    |    0    |    60   |
|    sub   |         F2_fu_263        |    0    |    0    |    19   |
|          |     sub_ln581_fu_291     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln13_fu_189     |    0    |    0    |    13   |
|          |     icmp_ln571_fu_257    |    0    |    0    |    29   |
|   icmp   |     icmp_ln581_fu_279    |    0    |    0    |    11   |
|          |     icmp_ln582_fu_297    |    0    |    0    |    13   |
|          |     icmp_ln585_fu_325    |    0    |    0    |    13   |
|          |     icmp_ln603_fu_341    |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|    add   |         i_fu_195         |    0    |    0    |    19   |
|          |     add_ln581_fu_285     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln604_fu_380     |    0    |    0    |    35   |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln582_fu_391     |    0    |    0    |    2    |
|          |     and_ln581_fu_406     |    0    |    0    |    2    |
|    and   |     and_ln585_fu_417     |    0    |    0    |    2    |
|          |    and_ln585_1_fu_423    |    0    |    0    |    2    |
|          |     and_ln603_fu_440     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln582_fu_396     |    0    |    0    |    2    |
|          |      or_ln581_fu_429     |    0    |    0    |    2    |
|    or    |      or_ln603_fu_454     |    0    |    0    |    2    |
|          |     or_ln603_1_fu_468    |    0    |    0    |    2    |
|          |     or_ln603_2_fu_482    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     xor_ln571_fu_386     |    0    |    0    |    2    |
|    xor   |     xor_ln582_fu_400     |    0    |    0    |    2    |
|          |     xor_ln585_fu_411     |    0    |    0    |    2    |
|          |     xor_ln581_fu_434     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |   p_Val2_s_read_fu_128   |    0    |    0    |    0    |
|          |    in_read_read_fu_141   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln301_write_fu_134 |    0    |    0    |    0    |
|          |  write_ln15_write_fu_147 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|  partset |     p_Result_s_fu_176    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln15_fu_201     |    0    |    0    |    0    |
|   sext   |     sext_ln581_fu_313    |    0    |    0    |    0    |
|          |    sext_ln581_1_fu_317   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    trunc_ln556_fu_209    |    0    |    0    |    0    |
|   trunc  |    trunc_ln565_fu_235    |    0    |    0    |    0    |
|          |    trunc_ln583_fu_321    |    0    |    0    |    0    |
|          |    trunc_ln586_fu_357    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Result_3_fu_213    |    0    |    0    |    0    |
|          |       tmp_4_fu_364       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     exp_tmp_V_fu_221     |    0    |    0    |    0    |
|partselect|       tmp_2_fu_269       |    0    |    0    |    0    |
|          |       tmp_3_fu_331       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln461_fu_231    |    0    |    0    |    0    |
|   zext   |     p_Result_4_fu_247    |    0    |    0    |    0    |
|          |     zext_ln586_fu_347    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_18_fu_239      |    0    |    0    |    0    |
|          | out_M_imag_V_addr_fu_496 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   582   |   1150  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln581_reg_562  |   12   |
|      i_0_reg_154     |   12   |
|       i_reg_508      |   12   |
|   icmp_ln13_reg_504  |    1   |
|  icmp_ln571_reg_549  |    1   |
|  icmp_ln581_reg_555  |    1   |
|  icmp_ln582_reg_572  |    1   |
|    in_read_reg_513   |   16   |
|    man_V_1_reg_544   |   54   |
|  p_Result_3_reg_534  |    1   |
|  p_Result_4_reg_539  |   54   |
|select_ln603_3_reg_578|   16   |
|   sext_ln15_reg_518  |   32   |
|   sub_ln581_reg_567  |   12   |
|      tmp_reg_523     |   32   |
|   v_assign_reg_528   |   32   |
+----------------------+--------+
|         Total        |   289  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_170 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  1.664  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   582  |  1150  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   289  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   871  |  1159  |
+-----------+--------+--------+--------+--------+
