{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594869877134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594869877145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 21:24:36 2020 " "Processing started: Wed Jul 15 21:24:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594869877145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869877145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869877145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594869878933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594869878933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/im_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/im_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IM_TB " "Found entity 1: IM_TB" {  } { { "tb/IM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IM_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900878 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "TOP_MEMPipe.sv " "Can't analyze file -- file TOP_MEMPipe.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1594869900883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB/WB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/WB/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/if_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/if_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_TB " "Found entity 1: IF_TB" {  } { { "tb/IF_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IF_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/ifid_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/ifid_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_Pipe " "Found entity 1: IFID_Pipe" {  } { { "pipes/IFID_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IFID_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/plus_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/plus_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_1 " "Found entity 1: plus_1" {  } { { "IF/plus_1.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900926 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_register.sv(11) " "Verilog HDL Event Control warning at pc_register.sv(11): Event Control contains a complex event expression" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 11 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1594869900933 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_register.sv(16) " "Verilog HDL Event Control warning at pc_register.sv(16): Event Control contains a complex event expression" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 16 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1594869900934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "IF/pc_register.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/mux2_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/mux2_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_PC " "Found entity 1: Mux2_PC" {  } { { "IF/Mux2_PC.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Mux2_PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF/IF.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_memory " "Found entity 1: tb_data_memory" {  } { { "IM/tb_data_memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/tb_data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/mux2_im.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/mux2_im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_IM " "Found entity 1: Mux2_IM" {  } { { "IM/Mux2_IM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/Mux2_IM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/im.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM/IM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869900995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869900995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file im/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "IM/dataMem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/modexp_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/modexp_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp_TB " "Found entity 1: ModExp_TB" {  } { { "tb/ModExp_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ModExp_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/tb_instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_mem " "Found entity 1: tb_instruction_mem" {  } { { "tb/tb_instruction_mem.v" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/tb_instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Extend " "Found entity 1: Zero_Extend" {  } { { "Zero_Extend.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_TB " "Found entity 1: Adder_TB" {  } { { "Adder_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Adder_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "EXE/ALU.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/substraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/substraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Substraction " "Found entity 1: Substraction" {  } { { "EXE/Substraction.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Substraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/subs_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/subs_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subs_TB " "Found entity 1: Subs_TB" {  } { { "tb/Subs_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Subs_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "EXE/Mux4.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mux4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mux4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_TB " "Found entity 1: Mux4_TB" {  } { { "tb/Mux4_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mux4_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/zero_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/zero_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Flag " "Found entity 1: Zero_Flag" {  } { { "EXE/Zero_Flag.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Zero_Flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/zero_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/zero_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_TB " "Found entity 1: Zero_TB" {  } { { "tb/Zero_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "tb/ALU_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ALU_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/mod_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/mod_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_TB " "Found entity 1: Mod_TB" {  } { { "tb/Mod_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Mod_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod " "Found entity 1: Mod" {  } { { "EXE/Mod.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/mod_exp.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/mod_exp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Exp " "Found entity 1: Mod_Exp" {  } { { "EXE/Mod_Exp.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Unit " "Found entity 1: Branch_Unit" {  } { { "EXE/Branch_Unit.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Branch_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/branchunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/branchunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BranchUnit_TB " "Found entity 1: BranchUnit_TB" {  } { { "tb/BranchUnit_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/BranchUnit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/instr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/instr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Decoder " "Found entity 1: Instr_Decoder" {  } { { "ID/Instr_Decoder.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Instr_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/register_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/register_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Bank " "Found entity 1: Register_Bank" {  } { { "ID/Register_Bank.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Register_Bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/regbank_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/regbank_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBank_TB " "Found entity 1: RegBank_TB" {  } { { "tb/RegBank_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/RegBank_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/id.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID/ID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/id_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/id_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_TB " "Found entity 1: ID_TB" {  } { { "tb/ID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/ID_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/instrdec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/instrdec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstrDec_TB " "Found entity 1: InstrDec_TB" {  } { { "tb/InstrDec_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/InstrDec_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe/exe.sv 1 1 " "Found 1 design units, including 1 entities, in source file exe/exe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE/EXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/exe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/exe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_TB " "Found entity 1: EXE_TB" {  } { { "tb/EXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXE_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/ifid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/ifid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID_TB " "Found entity 1: IFID_TB" {  } { { "tb/IFID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IFID_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/idexe_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/idexe_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXE_Pipe " "Found entity 1: IDEXE_Pipe" {  } { { "pipes/IDEXE_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/IDEXE_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/idexe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/idexe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXE_TB " "Found entity 1: IDEXE_TB" {  } { { "tb/IDEXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/IDEXE_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/exemem_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/exemem_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEMEM_Pipe " "Found entity 1: EXEMEM_Pipe" {  } { { "pipes/EXEMEM_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/EXEMEM_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/exemem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/exemem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXEMEM_TB " "Found entity 1: EXEMEM_TB" {  } { { "tb/EXEMEM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/EXEMEM_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes/memwb_pipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipes/memwb_pipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Pipe " "Found entity 1: MEMWB_Pipe" {  } { { "pipes/MEMWB_Pipe.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/pipes/MEMWB_Pipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/memwb_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/memwb_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_TB " "Found entity 1: MEMWB_TB" {  } { { "tb/MEMWB_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/MEMWB_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file id/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "ID/Control_Unit.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/cntrlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/cntrlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CntrlUnit_TB " "Found entity 1: CntrlUnit_TB" {  } { { "tb/CntrlUnit_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/CntrlUnit_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901504 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc_counter.sv(8) " "Verilog HDL information at pc_counter.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "IF/pc_counter.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_counter.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594869901510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if/pc_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file if/pc_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "IF/pc_counter.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/pc_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/pc_cntr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/pc_cntr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_cntr_TB " "Found entity 1: pc_cntr_TB" {  } { { "tb/pc_cntr_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/pc_cntr_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_TB " "Found entity 1: Processor_TB" {  } { { "Processor_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorid_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorid_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorID_TB " "Found entity 1: ProcessorID_TB" {  } { { "ProcessorID_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorid.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorID " "Found entity 1: ProcessorID" {  } { { "ProcessorID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorexe.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorexe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorEXE " "Found entity 1: ProcessorEXE" {  } { { "ProcessorEXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorexe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processorexe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorEXE_TB " "Found entity 1: ProcessorEXE_TB" {  } { { "ProcessorEXE_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE_TB.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processormem.sv 1 1 " "Found 1 design units, including 1 entities, in source file processormem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorMEM " "Found entity 1: ProcessorMEM" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processormem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processormem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorMEM_TB " "Found entity 1: ProcessorMEM_TB" {  } { { "ProcessorMEM_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Processor " "Found entity 1: MODEX_Processor" {  } { { "MODEX_Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Memory " "Found entity 1: MODEX_Memory" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modex_processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file modex_processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MODEX_Processor_TB " "Found entity 1: MODEX_Processor_TB" {  } { { "MODEX_Processor_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_ext_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file zero_ext_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_Ext_32 " "Found entity 1: Zero_Ext_32" {  } { { "Zero_Ext_32.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Zero_Ext_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/zero_32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb/zero_32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Zero_32_TB " "Found entity 1: Zero_32_TB" {  } { { "tb/Zero_32_TB.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/tb/Zero_32_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594869901715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869901715 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IF IF.sv(3) " "Verilog HDL Parameter Declaration warning at IF.sv(3): Parameter Declaration in module \"IF\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IF/IF.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Instruction_Mem Instruction_Mem.sv(2) " "Verilog HDL Parameter Declaration warning at Instruction_Mem.sv(2): Parameter Declaration in module \"Instruction_Mem\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 2 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901719 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Processor Processor.sv(3) " "Verilog HDL Parameter Declaration warning at Processor.sv(3): Parameter Declaration in module \"Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/Processor.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901725 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorID ProcessorID.sv(5) " "Verilog HDL Parameter Declaration warning at ProcessorID.sv(5): Parameter Declaration in module \"ProcessorID\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorID.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorID.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901725 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorEXE ProcessorEXE.sv(5) " "Verilog HDL Parameter Declaration warning at ProcessorEXE.sv(5): Parameter Declaration in module \"ProcessorEXE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorEXE.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorEXE.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901726 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ProcessorMEM ProcessorMEM.sv(4) " "Verilog HDL Parameter Declaration warning at ProcessorMEM.sv(4): Parameter Declaration in module \"ProcessorMEM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 4 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901726 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Processor MODEX_Processor.sv(3) " "Verilog HDL Parameter Declaration warning at MODEX_Processor.sv(3): Parameter Declaration in module \"MODEX_Processor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Processor.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Processor.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901726 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Memory MODEX_Memory.sv(3) " "Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(3): Parameter Declaration in module \"MODEX_Memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901727 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "MODEX_Memory MODEX_Memory.sv(8) " "Verilog HDL Parameter Declaration warning at MODEX_Memory.sv(8): Parameter Declaration in module \"MODEX_Memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "MODEX_Memory.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/MODEX_Memory.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1594869901727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessorMEM " "Elaborating entity \"ProcessorMEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594869901868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:fetch " "Elaborating entity \"IF\" for hierarchy \"IF:fetch\"" {  } { { "ProcessorMEM.sv" "fetch" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_PC IF:fetch\|Mux2_PC:mux_pc " "Elaborating entity \"Mux2_PC\" for hierarchy \"IF:fetch\|Mux2_PC:mux_pc\"" {  } { { "IF/IF.sv" "mux_pc" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register IF:fetch\|pc_register:pc_reg " "Elaborating entity \"pc_register\" for hierarchy \"IF:fetch\|pc_register:pc_reg\"" {  } { { "IF/IF.sv" "pc_reg" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Mem IF:fetch\|Instruction_Mem:instruction_mem " "Elaborating entity \"Instruction_Mem\" for hierarchy \"IF:fetch\|Instruction_Mem:instruction_mem\"" {  } { { "IF/IF.sv" "instruction_mem" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902143 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 8191 Instruction_Mem.sv(7) " "Verilog HDL warning at Instruction_Mem.sv(7): number of words (3) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594869902176 "|ProcessorMEM|IF:fetch|Instruction_Mem:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instruction_Mem.sv(4) " "Net \"memory.data_a\" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594869902874 "|ProcessorMEM|IF:fetch|Instruction_Mem:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instruction_Mem.sv(4) " "Net \"memory.waddr_a\" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594869902874 "|ProcessorMEM|IF:fetch|Instruction_Mem:instruction_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instruction_Mem.sv(4) " "Net \"memory.we_a\" at Instruction_Mem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "IF/Instruction_Mem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/Instruction_Mem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594869902874 "|ProcessorMEM|IF:fetch|Instruction_Mem:instruction_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_1 IF:fetch\|plus_1:plus_pc " "Elaborating entity \"plus_1\" for hierarchy \"IF:fetch\|plus_1:plus_pc\"" {  } { { "IF/IF.sv" "plus_pc" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/IF.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 plus_1.sv(6) " "Verilog HDL assignment warning at plus_1.sv(6): truncated value with size 32 to match size of target (13)" {  } { { "IF/plus_1.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IF/plus_1.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594869902933 "|ProcessorMEM_TB|ProcessorMEM:uut|IF:fetch|plus_1:plus_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID_Pipe IFID_Pipe:ifid_pipe " "Elaborating entity \"IFID_Pipe\" for hierarchy \"IFID_Pipe:ifid_pipe\"" {  } { { "ProcessorMEM.sv" "ifid_pipe" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:deco " "Elaborating entity \"ID\" for hierarchy \"ID:deco\"" {  } { { "ProcessorMEM.sv" "deco" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Decoder ID:deco\|Instr_Decoder:decoder " "Elaborating entity \"Instr_Decoder\" for hierarchy \"ID:deco\|Instr_Decoder:decoder\"" {  } { { "ID/ID.sv" "decoder" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit ID:deco\|Control_Unit:control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"ID:deco\|Control_Unit:control_unit\"" {  } { { "ID/ID.sv" "control_unit" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Extend ID:deco\|Zero_Extend:zero_extend " "Elaborating entity \"Zero_Extend\" for hierarchy \"ID:deco\|Zero_Extend:zero_extend\"" {  } { { "ID/ID.sv" "zero_extend" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 ID:deco\|Mux2:wr_mux " "Elaborating entity \"Mux2\" for hierarchy \"ID:deco\|Mux2:wr_mux\"" {  } { { "ID/ID.sv" "wr_mux" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Bank ID:deco\|Register_Bank:reg_bank " "Elaborating entity \"Register_Bank\" for hierarchy \"ID:deco\|Register_Bank:reg_bank\"" {  } { { "ID/ID.sv" "reg_bank" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ID/ID.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869902991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXE_Pipe IDEXE_Pipe:idexe_pipe " "Elaborating entity \"IDEXE_Pipe\" for hierarchy \"IDEXE_Pipe:idexe_pipe\"" {  } { { "ProcessorMEM.sv" "idexe_pipe" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE EXE:exe " "Elaborating entity \"EXE\" for hierarchy \"EXE:exe\"" {  } { { "ProcessorMEM.sv" "exe" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE:exe\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EXE:exe\|ALU:alu\"" {  } { { "EXE/EXE.sv" "alu" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder EXE:exe\|ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"EXE:exe\|ALU:alu\|Adder:adder\"" {  } { { "EXE/ALU.sv" "adder" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substraction EXE:exe\|ALU:alu\|Substraction:subs " "Elaborating entity \"Substraction\" for hierarchy \"EXE:exe\|ALU:alu\|Substraction:subs\"" {  } { { "EXE/ALU.sv" "subs" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_Exp EXE:exe\|ALU:alu\|Mod_Exp:modex " "Elaborating entity \"Mod_Exp\" for hierarchy \"EXE:exe\|ALU:alu\|Mod_Exp:modex\"" {  } { { "EXE/ALU.sv" "modex" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Mod_Exp.sv(39) " "Verilog HDL assignment warning at Mod_Exp.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "EXE/Mod_Exp.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594869903081 "|ProcessorMEM_TB|ProcessorMEM:uut|EXE:exe|ALU:alu|Mod_Exp:modex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod EXE:exe\|ALU:alu\|Mod_Exp:modex\|Mod:base_squared_mod " "Elaborating entity \"Mod\" for hierarchy \"EXE:exe\|ALU:alu\|Mod_Exp:modex\|Mod:base_squared_mod\"" {  } { { "EXE/Mod_Exp.sv" "base_squared_mod" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod_Exp.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Mod.sv(33) " "Verilog HDL assignment warning at Mod.sv(33): truncated value with size 17 to match size of target (16)" {  } { { "EXE/Mod.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/Mod.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594869903088 "|ProcessorMEM_TB|ProcessorMEM:uut|EXE:exe|ALU:alu|Mod_Exp:modex|Mod:base_squared_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 EXE:exe\|ALU:alu\|Mux4:selector " "Elaborating entity \"Mux4\" for hierarchy \"EXE:exe\|ALU:alu\|Mux4:selector\"" {  } { { "EXE/ALU.sv" "selector" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero_Flag EXE:exe\|ALU:alu\|Zero_Flag:zero " "Elaborating entity \"Zero_Flag\" for hierarchy \"EXE:exe\|ALU:alu\|Zero_Flag:zero\"" {  } { { "EXE/ALU.sv" "zero" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/ALU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Unit EXE:exe\|Branch_Unit:branch " "Elaborating entity \"Branch_Unit\" for hierarchy \"EXE:exe\|Branch_Unit:branch\"" {  } { { "EXE/EXE.sv" "branch" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/EXE/EXE.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEMEM_Pipe EXEMEM_Pipe:exemem_pipe " "Elaborating entity \"EXEMEM_Pipe\" for hierarchy \"EXEMEM_Pipe:exemem_pipe\"" {  } { { "ProcessorMEM.sv" "exemem_pipe" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IM:mem " "Elaborating entity \"IM\" for hierarchy \"IM:mem\"" {  } { { "ProcessorMEM.sv" "mem" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_IM IM:mem\|Mux2_IM:mux_mem " "Elaborating entity \"Mux2_IM\" for hierarchy \"IM:mem\|Mux2_IM:mux_mem\"" {  } { { "IM/IM.sv" "mux_mem" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem IM:mem\|dataMem:mem " "Elaborating entity \"dataMem\" for hierarchy \"IM:mem\|dataMem:mem\"" {  } { { "IM/IM.sv" "mem" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/IM.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869903137 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 1023 dataMem.sv(18) " "Verilog HDL warning at dataMem.sv(18): number of words (5) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "IM/dataMem.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/IM/dataMem.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594869903151 "|ProcessorMEM|IM:mem|dataMem:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_Pipe MEMWB_Pipe:memwb_pipe " "Elaborating entity \"MEMWB_Pipe\" for hierarchy \"MEMWB_Pipe:memwb_pipe\"" {  } { { "ProcessorMEM.sv" "memwb_pipe" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869906019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:wb " "Elaborating entity \"WB\" for hierarchy \"WB:wb\"" {  } { { "ProcessorMEM.sv" "wb" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869906036 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/db/ASIP.ram0_Instruction_Mem_f50985c0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/db/ASIP.ram0_Instruction_Mem_f50985c0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1594869919709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594869933989 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[5\] GND " "Pin \"instr_out\[5\]\" is stuck at GND" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594869946812 "|ProcessorMEM|instr_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[6\] GND " "Pin \"instr_out\[6\]\" is stuck at GND" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594869946812 "|ProcessorMEM|instr_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[7\] GND " "Pin \"instr_out\[7\]\" is stuck at GND" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594869946812 "|ProcessorMEM|instr_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[9\] GND " "Pin \"instr_out\[9\]\" is stuck at GND" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594869946812 "|ProcessorMEM|instr_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr_out\[12\] GND " "Pin \"instr_out\[12\]\" is stuck at GND" {  } { { "ProcessorMEM.sv" "" { Text "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/ProcessorMEM.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594869946812 "|ProcessorMEM|instr_out[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594869946812 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594869949061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594869956083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/output_files/ASIP.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/Proyecto2-ASIP/RSAASIP/output_files/ASIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869960809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594869965749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594869965749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24667 " "Implemented 24667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594869976280 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594869976280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24629 " "Implemented 24629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594869976280 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1594869976280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594869976280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594869976328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 21:26:16 2020 " "Processing ended: Wed Jul 15 21:26:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594869976328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594869976328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594869976328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594869976328 ""}
