
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.996 ; gain = 0.023 ; free physical = 7992 ; free virtual = 12088
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1483.078 ; gain = 168.082 ; free physical = 7935 ; free virtual = 12031
Command: read_checkpoint -auto_incremental -incremental /home/kali/blt_tech_challenge/blt_tech_challenge.srcs/utils_1/imports/synth_1/adc_ctrl.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kali/blt_tech_challenge/blt_tech_challenge.srcs/utils_1/imports/synth_1/adc_ctrl.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1091941
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'adc_clk_adc_data_in_nin_n', assumed default net type 'wire' [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:45]
INFO: [Synth 8-11241] undeclared symbol 'clk_125n', assumed default net type 'wire' [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:51]
INFO: [Synth 8-11241] undeclared symbol 'clk_125p', assumed default net type 'wire' [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:52]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.785 ; gain = 231.828 ; free physical = 6451 ; free virtual = 10547
Synthesis current peak Physical Memory [PSS] (MB): peak = 2034.737; parent = 1825.404; children = 209.333
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3590.148; parent = 2625.723; children = 964.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_adc_ctrl_0_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_adc_ctrl_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adc_ctrl_0_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_adc_ctrl_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'led' of module 'design_1_adc_ctrl_0_1' is unconnected for instance 'adc_ctrl_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:156]
WARNING: [Synth 8-7071] port 'spi_csn' of module 'design_1_adc_ctrl_0_1' is unconnected for instance 'adc_ctrl_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:156]
WARNING: [Synth 8-7071] port 'spi_clk' of module 'design_1_adc_ctrl_0_1' is unconnected for instance 'adc_ctrl_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:156]
WARNING: [Synth 8-7071] port 'spi_sdio' of module 'design_1_adc_ctrl_0_1' is unconnected for instance 'adc_ctrl_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:156]
WARNING: [Synth 8-7023] instance 'adc_ctrl_0' of module 'design_1_adc_ctrl_0_1' has 21 connections declared, but only 17 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:156]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_axi_dma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_axi_dma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_sg_awaddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_awvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_wdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_wstrb' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_wlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_wvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_bready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_araddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_arvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_sg_rready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_araddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_arvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_mm2s_rready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'mm2s_cntrl_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_cntrl_tlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awaddr' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awlen' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awsize' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awburst' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awprot' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awcache' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_awvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wdata' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wstrb' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wlast' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_wvalid' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'm_axi_s2mm_bready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 's2mm_sts_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 's_axis_s2mm_sts_tready' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 106 connections declared, but only 50 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:174]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_axis_subset_converter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_clk_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'locked' of module 'design_1_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:234]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_0' has 5 connections declared, but only 4 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:438]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1096]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1096]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1221]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1221]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1631]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_cc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_cc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awuser' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1956]
WARNING: [Synth 8-7071] port 'm_axi_aruser' of module 'design_1_auto_cc_0' is unconnected for instance 'auto_cc' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1956]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'design_1_auto_cc_0' has 86 connections declared, but only 84 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1956]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1631]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_xbar_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_xbar_1_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1056]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1056]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_1' is unconnected for instance 'xbar' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1056]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_1' has 40 connections declared, but only 37 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:1056]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:438]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_0_499M_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_rst_clk_wiz_0_499M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_0_499M_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_rst_clk_wiz_0_499M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_0_499M_0' is unconnected for instance 'rst_clk_wiz_0_499M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:340]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_0_499M_0' is unconnected for instance 'rst_clk_wiz_0_499M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:340]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_0_499M_0' is unconnected for instance 'rst_clk_wiz_0_499M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:340]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_0_499M_0' is unconnected for instance 'rst_clk_wiz_0_499M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:340]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_499M' of module 'design_1_rst_clk_wiz_0_499M_0' has 10 connections declared, but only 6 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:340]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:347]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:347]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:347]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:347]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:347]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/.Xil/Vivado-1091384-kali/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:354]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:354]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 81 given [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:354]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net up_status in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:32]
WARNING: [Synth 8-3848] Net spi_csn in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:39]
WARNING: [Synth 8-3848] Net spi_clk in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:40]
WARNING: [Synth 8-3848] Net adc_clk_adc_data_in_nin_n in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:45]
WARNING: [Synth 8-3848] Net clk_125n in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:51]
WARNING: [Synth 8-3848] Net clk_125p in module/entity design_1_wrapper does not have driver. [/home/kali/blt_tech_challenge/blt_tech_challenge.srcs/sources_1/imports/hdl/design_1_wrapper.v:52]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[3] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[2] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[1] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[0] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_csn in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_clk in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_sdio in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125_n in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125_p in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_clk_in_n in module design_1_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2704.691 ; gain = 316.734 ; free physical = 6534 ; free virtual = 10630
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3669.117; parent = 2704.691; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.504 ; gain = 334.547 ; free physical = 6535 ; free virtual = 10632
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3686.930; parent = 2722.504; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.504 ; gain = 334.547 ; free physical = 6535 ; free virtual = 10632
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3686.930; parent = 2722.504; children = 964.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2722.504 ; gain = 0.000 ; free physical = 6532 ; free virtual = 10629
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'design_1_i/axi_dma_0'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2780.336 ; gain = 0.000 ; free physical = 6426 ; free virtual = 10523
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_0'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_cc'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_cc'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_499M_0/design_1_rst_clk_wiz_0_499M_0/design_1_rst_clk_wiz_0_499M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_499M'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_0_499M_0/design_1_rst_clk_wiz_0_499M_0/design_1_rst_clk_wiz_0_499M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_499M'
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_ctrl_0_1/design_1_adc_ctrl_0_1/design_1_adc_ctrl_0_1_in_context.xdc] for cell 'design_1_i/adc_ctrl_0'
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.gen/sources_1/bd/design_1/ip/design_1_adc_ctrl_0_1/design_1_adc_ctrl_0_1/design_1_adc_ctrl_0_1_in_context.xdc] for cell 'design_1_i/adc_ctrl_0'
Parsing XDC File [/home/kali/Downloads/ad9467_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_125'. [/home/kali/Downloads/ad9467_pins.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'reset'. [/home/kali/Downloads/ad9467_pins.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'uart_txd'. [/home/kali/Downloads/ad9467_pins.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd'. [/home/kali/Downloads/ad9467_pins.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'up_status[4]'. [/home/kali/Downloads/ad9467_pins.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'up_status[5]'. [/home/kali/Downloads/ad9467_pins.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'up_status[6]'. [/home/kali/Downloads/ad9467_pins.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'up_status[7]'. [/home/kali/Downloads/ad9467_pins.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'ad9517_csn'. [/home/kali/Downloads/ad9467_pins.xdc:43]
Finished Parsing XDC File [/home/kali/Downloads/ad9467_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/kali/Downloads/ad9467_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kali/Downloads/ad9467_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2780.336 ; gain = 0.000 ; free physical = 6425 ; free virtual = 10521
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2780.336 ; gain = 0.000 ; free physical = 6425 ; free virtual = 10521
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6505 ; free virtual = 10601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6504 ; free virtual = 10601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_dma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axis_subset_converter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_cc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_0_499M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/adc_ctrl_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6504 ; free virtual = 10601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6502 ; free virtual = 10600
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6502 ; free virtual = 10600
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6502 ; free virtual = 10600
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[3] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[2] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[1] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port up_status[0] in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_csn in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_clk in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port spi_sdio in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125_n in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_125_p in module design_1_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_clk_in_n in module design_1_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2780.336 ; gain = 392.379 ; free physical = 6491 ; free virtual = 10594
Synthesis current peak Physical Memory [PSS] (MB): peak = 2125.256; parent = 1915.918; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.762; parent = 2780.336; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3237.539 ; gain = 849.582 ; free physical = 5885 ; free virtual = 9988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2612.180; parent = 2402.873; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4201.965; parent = 3237.539; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3237.539 ; gain = 849.582 ; free physical = 5885 ; free virtual = 9988
Synthesis current peak Physical Memory [PSS] (MB): peak = 2612.312; parent = 2403.006; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4201.965; parent = 3237.539; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 3257.578 ; gain = 869.621 ; free physical = 5876 ; free virtual = 9978
Synthesis current peak Physical Memory [PSS] (MB): peak = 2615.562; parent = 2406.256; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4222.004; parent = 3257.578; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_i:adc_clk_in_n to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:clk_125n to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:clk_125p to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:18 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.082; parent = 2406.775; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.121; parent = 2406.814; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.430; parent = 2407.123; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.492; parent = 2407.186; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.492; parent = 2407.186; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.492; parent = 2407.186; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_1                    |         1|
|2     |design_1_auto_ds_0                 |         1|
|3     |design_1_auto_pc_0                 |         1|
|4     |design_1_auto_cc_0                 |         1|
|5     |design_1_auto_ds_1                 |         1|
|6     |design_1_auto_pc_1                 |         1|
|7     |design_1_adc_ctrl_0_1              |         1|
|8     |design_1_axi_dma_0_0               |         1|
|9     |design_1_axis_subset_converter_0_0 |         1|
|10    |design_1_clk_wiz_0_0               |         1|
|11    |design_1_rst_clk_wiz_0_499M_0      |         1|
|12    |design_1_rst_ps8_0_99M_0           |         1|
|13    |design_1_zynq_ultra_ps_e_0_0       |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_adc_ctrl_0              |     1|
|2     |design_1_auto_cc                 |     1|
|3     |design_1_auto_ds                 |     2|
|5     |design_1_auto_pc                 |     2|
|7     |design_1_axi_dma_0               |     1|
|8     |design_1_axis_subset_converter_0 |     1|
|9     |design_1_clk_wiz_0               |     1|
|10    |design_1_rst_clk_wiz_0_499M      |     1|
|11    |design_1_rst_ps8_0_99M           |     1|
|12    |design_1_xbar                    |     1|
|13    |design_1_zynq_ultra_ps_e_0       |     1|
|14    |IBUF                             |    20|
|15    |OBUFT                            |     6|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.516 ; gain = 875.559 ; free physical = 5870 ; free virtual = 9972
Synthesis current peak Physical Memory [PSS] (MB): peak = 2616.523; parent = 2407.217; children = 209.338
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4227.941; parent = 3263.516; children = 964.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 3263.516 ; gain = 817.727 ; free physical = 5903 ; free virtual = 10005
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 3263.523 ; gain = 875.559 ; free physical = 5903 ; free virtual = 10005
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3277.453 ; gain = 0.000 ; free physical = 6022 ; free virtual = 10124
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.266 ; gain = 0.000 ; free physical = 5952 ; free virtual = 10054
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 20 instances

Synth Design complete, checksum: 4dd8ba07
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 3299.266 ; gain = 1816.188 ; free physical = 6152 ; free virtual = 10254
INFO: [Common 17-1381] The checkpoint '/home/kali/blt_tech_challenge/blt_tech_challenge.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 00:17:26 2023...
