<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head>
<title>SLBPN (Intel Core i5-430M)</title><meta name="keywords" content="SLBPN (Intel Core i5-430M)"><meta http-equiv="Content-Type" content="text/html; charset=windows-1252">
<link rel="stylesheet" href="SLBPN%20%28Intel%20Core%20i5-430M%29_files/cpu_world2w.css" type="text/css">
<link rel="search" type="application/opensearchdescription+xml" title="Search CPU-World.com" href="http://www.cpu-world.com/cw_search.xml">
<link rel="search" type="application/opensearchdescription+xml" title="Identify CPU" href="http://www.cpu-world.com/cw_identify.xml">
</head>
<body bgcolor="#FFFFFF" text="#000000">
<div style="width: 970px">
<div class="shdw no_m"><div class="shdw2">
<table class="nav_table">
<tbody><tr><td colspan="2" height="3"><div style="margin-bottom: 3px"></div></td></tr>
<tr><th rowspan="2" width="199"><a href="http://www.cpu-world.com/index.html"><img src="SLBPN%20%28Intel%20Core%20i5-430M%29_files/Logo.gif" alt="CPU-World logo" border="0" height="40" width="199"></a></th>
	<th class="h_mmenu" height="20"><a href="http://www.cpu-world.com/cpu_news/index.html" class="wnu_link">News</a> ·
		<a href="http://www.cpu-world.com/CPUs/index.html" class="wnu_link">Chips</a> ·
		<a href="http://www.cpu-world.com/info/index.html" class="wnu_link">Information</a> ·
		<a href="http://www.cpu-world.com/forum/" class="wnu_link">Forum</a> ·
		<a href="http://www.cpu-world.com/links/index.html" class="wnu_link">Links</a> ·
		<a href="http://www.cpu-world.com/about.html" class="wnu_link">About</a></th>
</tr>
<tr><td class="h_smenu" height="20"><a href="http://www.cpu-world.com/info/id/index.html" class="bb_link">Identification</a>  ·
		<a href="http://www.cpu-world.com/info/Pinouts/index.html" class="bb_link">Pinouts</a> ·
		<a href="http://www.cpu-world.com/sspec/index.html" class="bb_link">S-Spec numbers</a> ·
		<a href="http://www.cpu-world.com/Glossary/index.html" class="bb_link">Glossary</a> 
</td></tr>
</tbody></table>
</div></div>

<div class="top_searchh"><div class="shdw"><div class="shdw2"><div class="top_searchhi">
	<h4 class="side_h4">Search CPU-World</h4>
	<div class="side_fbox"><form action="/cgi-bin/SearchSite.pl" method="POST">
	Search site contents:
	<div style="padding: 15px 0 10px 0"><input name="SEARCH" size="15" style="width: 148px; font-size: 13px; padding: 1px" type="TEXT"><input name="PROCESS" value="Go" class="ibuttonr" type="SUBMIT"></div>
	</form></div>
</div></div></div></div>

<div class="top_adh"><div class="top_adh2"><script async="" src="SLBPN%20%28Intel%20Core%20i5-430M%29_files/adsbygoogle.js"></script>
<!-- 728 x 90 CW top ad -->
<ins class="adsbygoogle" style="display:inline-block;width:728px;height:90px" data-ad-client="ca-pub-6693271402725072" data-ad-slot="3796502091"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div></div>
<div class="clear"><!-- --></div>

<div class="shdw"><div class="shdw2">
<div class="info_content">
<div class="yhb"><h1>SLBPN (Intel Core i5-430M)</h1></div><div class="breadcrumbs"><a href="http://www.cpu-world.com/sspec/index.html">All S-Specs</a> » <a href="http://www.cpu-world.com/sspec/Core%20i5%20Mobile.html">Core i5 Mobile</a> » SLBPN</div><div style="padding: 10px 0 10px 10px"><!-- SEARCH_IBEFORE -->
<div class="side_div"><div class="side_div2"><!-- SEARCH_IFROM -->
<div class="side_sect"><b>Jump to</b>: <div class="div1">&nbsp; • <a href="#specs">SLBPN specifications</a></div>
<div class="div1">&nbsp; • <a href="#related">Related S-Specs</a></div>
<div class="div1">&nbsp; • <a href="#cpuid">CPUID information</a></div>
<div class="div1">&nbsp; • <a href="#comments">Visitor comments (<!-- [START_N_COMMENTS] -->0<!-- [END_N_COMMENTS] -->)</a></div></div>
<div class="side_ad300"><!-- 300 x 250 CW side ad -->
<ins class="adsbygoogle" style="display:inline-block;width:300px;height:250px" data-ad-client="ca-pub-6693271402725072" data-ad-slot="3612764162"></ins>
<script>
(adsbygoogle = window.adsbygoogle || []).push({});
</script>
</div>
<div class="side_hl">
<form action="/cgi-bin/IdentifyPart.pl" method="GET">
<p>Identify another S-Spec code, or another CPU:
<input name="PART" size="15" style="width: 148px; font-size: 12px; padding: 1px" type="TEXT"><input name="PROCESS" value="Go" class="ibuttonr" type="SUBMIT">
</p></form>

<form action="">
<p>The specs can be used for short-term listings on auction and classifieds sites: 
<input name="PROCESS" value="Get specs" onclick="newWindow('/popup/get_info_code.html', 760, 560); return false" class="ibuttonr" type="button">
</p></form>

<form action="">
<p>Get HTML and forum link code in case if you want to link to this page: 
<input name="PROCESS" value="Get Link" onclick="newWindow('/popup/link_to_code.html', 600, 300); return false" class="ibuttonr" type="button">
</p></form>
</div>

<div class="side_sect"><p><b>Search S-Specs</b>
</p><p>Find Core i5 Mobile S-Spec numbers with:<br>
</p><p></p><form action="/cgi-bin/SSpec_Chart.pl" method="POST" style="margin: 0; padding: 0">
<input name="CQ" value="CHART" type="hidden"><input name="C1C0" value="IL" type="hidden"><input name="C1V0" value="Core i5 Mobile" type="hidden">
	<div style="padding: 2px">
	<select name="C4C0" size="1" class="smaller">
	<option value="" selected="selected">Any frequency</option>
	<option value="LT">Lower frequency</option>
	<option value="EQ">Same frequency</option>
	<option value="GT">Higher frequency</option>
	</select>
	<input name="C4V0" value="2267" type="hidden">
	</div>
	<div style="padding: 3px">
	<input name="C10C0" value="EQ" style="margin: 0" checked="checked" type="checkbox"> Same socket
	<input name="C10V0" value="Socket G1 (rPGA988A)" type="hidden">
	</div>
	<div style="padding: 3px">
	<input name="C13C0" value="EQ" style="margin: 0" type="checkbox"> Same CPUID
	<input name="C13V0" value="020652h" type="hidden">
	</div>
	<div style="padding: 3px">
	<input name="C12C0" value="EQ" style="margin: 0" type="checkbox"> Same stepping
	<input name="C12V0" value="C2" type="hidden">
	</div>

<p><input name="PROCESS" value="Find" class="ibutton" type="submit">
</p></form></div>

<!-- SEARCH_ITO --></div></div><div class="main_div"><div class="main_div2"><a name="specs"></a><h2><span><!-- --></span>SLBPN specifications</h2>
<div class="p_div">
<!--

		*** S-Spec SLBPN information ***

 -->
<div id="GET_INFO">
<table class="spec_table" border="0" cellpadding="0" cellspacing="0" width="100%">

<tbody><tr><td colspan="2" class="spec_h">General information</td></tr><tr><td class="spec_sep"><div><!-- --></div></td><td></td></tr>
<tr class="row1"><td>Type</td><td><a href="http://www.cpu-world.com/CPUs/CPU.html">CPU / Microprocessor</a></td></tr>
<tr class="row2"><td width="40%">Family</td><td width="60%"><a href="http://www.cpu-world.com/CPUs/Core_i5/TYPE-Core%20i5%20Mobile.html">Intel Core i5 Mobile</a></td></tr>

<tr class="row1"><td>Processor number <span class="_link cw_help _MODELN"><a href="http://www.cpu-world.com/Glossary/P/Processor_Model_number.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span></td><td><a href="http://www.cpu-world.com/CPUs/Core_i5/Intel-Core%20i5%20Mobile%20I5-430M%20CP80617004161AD.html">i5-430M</a></td></tr>

<tr class="row2"><td>Part number</td><td><a href="http://www.cpu-world.com/CPUs/Core_i5/Intel-Core%20i5%20Mobile%20I5-430M%20CP80617004161AD.html">CP80617004161AD</a></td></tr>

<tr class="row1"><td><b>Frequency (GHz)</b> <span class="_link cw_help _FREQ"><a href="http://www.cpu-world.com/Glossary/C/CPU_Frequency.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span></td><td><b>2.267</b></td></tr>

<tr class="row2"><td>Frequency in LFM mode (GHz)</td><td>1.2</td></tr>

<tr class="row1"><td><b>Clock multiplier</b> <span class="_link cw_help _CLOCK_MULT"><a href="http://www.cpu-world.com/Glossary/B/Bus_clock_multiplier.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span></td><td><b>17</b></td></tr>

<tr class="row2"><td>Package type</td><td>988-pin micro-FCPGA</td></tr>

<tr class="row1"><td><b>Socket type</b></td><td><b>Socket G1 (rPGA988A)</b></td></tr>

<tr><td colspan="2">&nbsp;</td></tr><tr><td colspan="2" class="spec_h">Architecture / Microarchitecture / Other</td></tr><tr><td class="spec_sep"><div><!-- --></div></td><td></td></tr>
<tr class="row1"><td>CPUID</td><td>020652h</td></tr>

<tr class="row2"><td>Core stepping</td><td>C2</td></tr>

<tr class="row1"><td>Processor core</td><td>Arrandale</td></tr>

<tr class="row2"><td>Manufacturing technology (micron)</td><td>0.032</td></tr>

<tr class="row1"><td><b>Number of cores</b></td><td><b>2</b></td></tr>

<tr class="row2"><td><b>L3 cache size (MB)</b></td><td><b>3</b></td></tr>

<tr class="row1"><td>Features</td><td>EM64T technology <span class="_link cw_help _EM64T"><a href="http://www.cpu-world.com/Glossary/E/Extended_Memory_64_technology_%28EM64T%29.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span><br>Enhanced SpeedStep technology <span class="_link cw_help _ENH_SSTEP"><a href="http://www.cpu-world.com/Glossary/E/Enhanced_SpeedStep_technology.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span><br>Execute disable bit <span class="_link cw_help _EVP_XD"><a href="http://www.cpu-world.com/Glossary/E/EVP_XD.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span><br>Hyper-Threading technology<br>MMX<br>SSE<br>SSE2<br>SSE3<br>SSE4<br>Turbo Boost technology<br>Virtualization technology</td></tr>

<tr class="row2"><td>Case temperature (°C) <span class="_link cw_help _MIN_MAX_TEMP"><a href="http://www.cpu-world.com/Glossary/M/Minimum_Maximum_operating_temperatures.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span></td><td>105</td></tr>

<tr class="row1"><td><b>Thermal Design Power (Watt)</b> <span class="_link cw_help _TDP"><a href="http://www.cpu-world.com/Glossary/T/Thermal_Design_Power_%28TDP%29.html" class="_link" target="_blank">&nbsp;?&nbsp;</a></span></td><td><b>35</b></td></tr>

<tr><td colspan="2">&nbsp;</td></tr>

<tr><td colspan="2" class="spec_h">Notes on sSpec SLBPN</td></tr><tr><td class="spec_sep"><div><!-- --></div></td><td></td></tr>
<tr><td colspan="2">
<ul>

<li>
This part includes Turbo Boost Technology. Maximum frequency increase in Turbo Boost mode is 266 MHz for 1 or 2 cores.
</li>
<li>
Integrated graphics controller runs at 500 MHz.
</li>
<li>
The part supports DDR3-1066 and DDR3-800 memory.
</li>
<li>
Frequency of integrated graphics controller in turbo mode is 766 MHz.
</li>
<li>
Maximum junction temperature of the graphics core is 100°C.
</li>
<li>
GPMT frequency is 366 MHz
</li>
<li>
The processor supports C1/C1E, C3 and C6 low-power states.
</li>
</ul>

</td></tr>

</tbody></table></div>
<!--

		*** End of S-spec SLBPN information ***

 -->
</div>

</div></div><div class="main_div"><div class="main_div2">
<br>
<a name="related"></a><h2><span><!-- --></span>Related S-Spec numbers</h2>
<p>In addition to the SLBPN S-Spec, this processor was also
manufactured with one pre-production S-Spec number:
</p><div class="p_div"><table class="sh_table v_top" border="0" cellpadding="0" cellspacing="1" width="100%">
<tbody><tr><th width="70">Stepping</th><th>S-Spec</th>

<th>CP80617004161AD</th>
</tr>
<tr class="row1"><td class="sh_rowh"><b>C2</b></td>
<td><b>SLBPN</b></td>
<td align="center">+</td>
</tr>
<tr class="row2"><td class="sh_rowh">Unknown</td>
<td class="cpu_sample"><a href="http://www.cpu-world.com/sspec/Q3/Q3LR.html">Q3LR</a></td>
<td align="center">+</td>
</tr>
</tbody></table></div>
<p>NOTE: Engineering and qualifications samples are marked with <span class="cpu_sample pad3">this color</span></p></div></div><div class="clear"><!-- --></div><div class="main2_div"><br>
<a name="cpuid"></a><h2><span><!-- --></span>SLBPN CPUID information</h2>
<div class="p_div">
<div style="padding-bottom: 5px" align="right"><a href="http://www.cpu-world.com/cgi-bin/CPUID.pl" class="smaller">View / search public CPUID submissions</a></div>
<table class="sh_table" border="0" cellpadding="0" cellspacing="0" width="100%">
<tbody><tr><th colspan="2">Intel Core i5 Mobile i5-430M SLBPN</th></tr>
<tr><td style="border-right: 1px solid #C0C0C0; padding: 0" width="50%">
	<table class="dh_table" border="0" cellpadding="0" cellspacing="0" width="100%">
	<tbody><tr class="row1"><td title="OEM or boxed part number, assigned to the processor by manufacturer. Although in some cases the part number can be determined from the model/processor number, and other CPU features, in most cases it is entered manually during CPUID submission." width="50%">Part number:</td><td width="50%">CP80617004161AD</td></tr>
	<tr class="row2"><td title="Microprocessor frequency, in MHz, as computed by CWID program. This number is approximate, and may be up to 10 - 15 MHz higher or lower than the actual processor frequency." width="50%">Frequency:</td><td width="50%">2830 MHz</td></tr>
	</tbody></table>
</td><td style="padding: 0" valign="top">
	<table class="dh_table" border="0" cellpadding="0" cellspacing="0" width="100%">
	<tbody><tr class="row1"><td width="50%">Comment:</td><td width="50%"></td></tr>
	<tr class="row2"><td width="50%">Submitted by:</td><td width="50%">CPU-World</td></tr>
	</tbody></table>
</td></tr>
<tr><td colspan="2">&nbsp;</td></tr>
</tbody></table>

<div class="p_div">
<table class="sh_table" cellpadding="0" cellspacing="0" width="100%">
<tbody><tr><th colspan="2">General information</th></tr>

<tr class="row1"><td title="Vendor name, returned by CPUID instruction. Each CPU manufacturer uses its own vendor name, that can be easily linked back to the manufacturer. For example, Intel uses 'GenuineIntel', AMD uses 'AuthenticAMD', and so on." width="25%">Vendor:</td><td width="75%">GenuineIntel</td></tr>
<tr class="row2"><td title="CPU name returned by CPUID instructions. Please note that for some modern processors this name is generated by BIOS, and may depend on the BIOS version.">Processor name (BIOS):</td><td>Intel(R) Core(TM) i5 CPU       M 430  @ 2.27GHz</td></tr>
<tr class="row1"><td>Cores:</td><td>2</td></tr>
<tr class="row2"><td title="The number of logical (visible to a user) microprocessors, associated with one physical processor. This number depends on the number of CPU cores, and whether they support HyperThreading (HT) technology or not. If the HT feature is not supported then the number of logical processors for 1 physical CPU is the same as the number of CPU cores. If the HT is supported then the number of logical processors equals to the number of cores in one CPU, multiplied by 2.">Logical processors:</td><td>4</td></tr>
<tr class="row1"><td>Processor type:</td><td>Original OEM Processor</td></tr>
<tr class="row2"><td title="CPUID signature is a number, associated with the core revision. The CPUID signature can be used to identify core micro-architecture and some CPU features. It may not be sufficient to recognize the processor family, and usually cannot be used to determine model or part numbers.">CPUID signature:</td><td>20652</td></tr>
<tr class="row1"><td>Family:</td><td> 6 (06h)</td></tr>
<tr class="row2"><td>Model:</td><td>37 (025h)</td></tr>
<tr class="row1"><td>Stepping:</td><td> 2 (02h)</td></tr>
<tr class="row2"><td>TLB/Cache details:</td><td>64-byte Prefetching<br>
Data TLB0: 2-MB or 4-MB pages, 4-way set associative, 32 entries<br>
Data TLB: 4-KB Pages, 4-way set associative, 64 entries<br>
Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries<br>
Instruction TLB: 4-KB pages, 4-way set associative, 64 entries<br>
Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries</td></tr>
</tbody></table>
<br><table class="sh_table" cellpadding="0" cellspacing="0" width="100%">
<tbody><tr><th style="text-align: left; padding-left: 3px" width="20%">Cache:</th>

<th style="text-align: left; padding-left: 3px" width="20%">L1 data</th>
<th style="text-align: left; padding-left: 3px" width="20%">L1 instruction</th>
<th style="text-align: left; padding-left: 3px" width="20%">L2</th>
<th style="text-align: left; padding-left: 3px" width="20%">L3</th>
</tr>
<tr class="row1"><td>Size:</td>
<td>2 x 32 KB</td>
<td>2 x 32 KB</td>
<td>2 x 256 KB</td>
<td>3 MB</td>
</tr>
<tr class="row2"><td>Associativity:</td>
<td>8-way set<br>associative</td>
<td>4-way set<br>associative</td>
<td>8-way set<br>associative</td>
<td>12-way set<br>associative</td>
</tr>
<tr class="row1"><td>Line size:</td>
<td>64 bytes</td>
<td>64 bytes</td>
<td>64 bytes</td>
<td>64 bytes</td>
</tr>
<tr class="row2"><td>Comments:</td>
<td>Direct-mapped</td>
<td>Direct-mapped</td>
<td>Non-inclusive<br>Direct-mapped</td>
<td>Inclusive<br>Direct-mapped<br>Shared between all cores</td>
</tr>
</tbody></table>
<table class="sh_table" cellpadding="0" cellspacing="0" width="100%">

<tbody><tr><td colspan="4">&nbsp;</td></tr>
<tr><th colspan="2" width="50%">Instruction set extensions</th><th colspan="2" width="50%">Additional instructions</th></tr>
<tr class="row1"><td colspan="2">MMX</td>
<td colspan="2">CLFLUSH</td></tr>
<tr class="row2"><td colspan="2">SSE</td>
<td colspan="2">CMOV</td></tr>
<tr class="row1"><td colspan="2">SSE2</td>
<td colspan="2">CMPXCHG16B</td></tr>
<tr class="row2"><td colspan="2">SSE3</td>
<td colspan="2">CMPXCHG8B</td></tr>
<tr class="row1"><td colspan="2">SSSE3</td>
<td colspan="2">FXSAVE/FXRSTORE</td></tr>
<tr class="row2"><td colspan="2">SSE4.1</td>
<td colspan="2">MONITOR/MWAIT</td></tr>
<tr class="row1"><td colspan="2">SSE4.2</td>
<td colspan="2">POPCNT</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">RDTSCP</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">SYSENTER/SYSEXIT</td></tr>
<tr><td colspan="4">&nbsp;</td></tr>
<tr><th colspan="2" width="50%">Major features</th><th colspan="2" width="50%">Other features</th></tr>
<tr class="row1"><td colspan="2">On-chip Floating Point Unit</td>
<td colspan="2">36-bit page-size extensions</td></tr>
<tr class="row2"><td colspan="2">64-bit / Intel 64</td>
<td colspan="2">64-bit debug store</td></tr>
<tr class="row1"><td colspan="2">NX bit/XD-bit</td>
<td colspan="2">Advanced programmable interrupt controller</td></tr>
<tr class="row2"><td colspan="2">Hyper-Threading Technology</td>
<td colspan="2">CPL qualified debug store</td></tr>
<tr class="row1"><td colspan="2">Intel Virtualization</td>
<td colspan="2">Debug store</td></tr>
<tr class="row2"><td colspan="2">Turbo Boost</td>
<td colspan="2">Debugging extensions</td></tr>
<tr class="row1"><td colspan="2">Enhanced SpeedStep</td>
<td colspan="2">Digital Thermal Sensor capability</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">LAHF / SAHF support in 64-bit mode</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Machine check architecture</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Machine check exception</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Memory-type range registers</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Model-specific registers</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Page attribute table</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Page global extension</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Page-size extensions (4MB pages)</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Pending break enable</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Perfmon and Debug capability</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Physical address extensions</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Self-snoop</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">TSC rate is ensured to be invariant across all states</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Thermal monitor</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Thermal monitor 2</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Thermal monitor and software controlled clock facilities</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">Time stamp counter</td></tr>
<tr class="row1"><td colspan="2">&nbsp;</td>
<td colspan="2">Virtual 8086-mode enhancements</td></tr>
<tr class="row2"><td colspan="2">&nbsp;</td>
<td colspan="2">xTPR Update Control</td></tr>
</tbody></table>
</div>
</div>
<!-- SEARCH_IFROM --><h6>Comments</h6>
<div class="comments_sep"><!-- --></div>
<!-- SEARCH_ITO --><p>
<!-- [START_COMMENTS] -->
<a name="comments"></a>
</p><div class="comments">

<div class="comment_buttons"><form action="/cgi-bin/AddComment.pl"><input name="PAGE_ID" value="13251" type="hidden"><input name="PROCESS" value="Add comment / picture" class="ibutton" type="submit"></form></div>
</div>
<!-- [END_COMMENTS] -->

<div class="clear"><!-- --></div>

<div style="margin-bottom: 3px;"></div>
<!-- SEARCH_IREST --><div class="yhb_footer">Last modified: 28 Mar 2014</div>
</div><!-- SEARCH_IREST -->
</div></div></div></div>

<div class="shdw"><div class="shdw2">
<table class="ft_table">
  <tbody><tr><th colspan="2" height="3"><div style="margin-bottom: 3px"></div></th></tr>
  <tr><td><a href="http://www.cpu-world.com/terms_and_conditions.html">Terms and Conditions</a> · <a href="http://www.cpu-world.com/privacy_policy.html">Privacy Policy</a> · <a href="http://www.cpu-world.com/contact_us.html">Contact Us</a></td>
	<td align="right">(c) Copyright 2003 - 2010 Gennadiy Shvets</td>
  </tr><tr><th colspan="2" height="3"><div style="margin-bottom: 3px"></div></th></tr>
</tbody></table>
</div></div>
</div>

<script type="text/javascript" src="SLBPN%20%28Intel%20Core%20i5-430M%29_files/cpu_world2.js"></script>
</body></html>