 1B 00  00 00 00 FF  
[    8.208442] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.208474] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.208506] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.208538] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.208570] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.208601] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.208633] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208666] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208698] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208731] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208764] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208796] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208829] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208862] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208894] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208927] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208960] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.208992] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209025] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209058] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.209100] RTW: hal_com_config_channel_plan chplan:0x20
[    8.292926] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.292941] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.292948] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.292954] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.292961] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.292968] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.292975] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.292981] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.292987] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.294243] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.314306] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.327694] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.343298] RTW: module init ret=0
[    8.971776] RTW: txpath=0x1, rxpath=0x1
[    8.971788] RTW: txpath_1ss:0x1, num:1
[    9.057596] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.743125] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.961146] RTW: start auth
[   10.965780] RTW: auth success, start assoc
[   10.971046] RTW: assoc success
[   10.971136] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.972698] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.972709] RTW: mac_id : 0
[   10.972714] RTW: wireless_mode : 0x0b
[   10.972720] RTW: mimo_type : 0
[   10.972725] RTW: static smps : N
[   10.972731] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.972737] RTW: rate_id : 3
[   10.972743] RTW: rssi : -1 (%), rssi_level : 0
[   10.972749] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.972755] RTW: disable_ra : N, disable_pt : N
[   10.972760] RTW: is_noisy : N
[   10.972766] RTW: txrx_state : 0
[   10.972772] RTW: curr_tx_rate : CCK_1M (L)
[   10.972778] RTW: curr_tx_bw : 20MHz
[   10.972783] RTW: curr_retry_ratio : 0
[   10.972789] RTW: ra_mask : 0x00000000000fffff
[   10.972789] 
[   10.975244] RTW: recv eapol packet 1/4
[   10.976402] RTW: send eapol packet 2/4
[   10.982330] RTW: recv eapol packet 3/4
[   10.982762] RTW: send eapol packet 4/4
[   10.983956] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.984252] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   14.036070] codec_codec_ctl: set repaly channel...
[   14.036108] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   14.036115] codec_codec_ctl: set sample rate...
[   14.036201] codec_codec_ctl: set device...
[   14.269150] codec_set_device: set device: speaker...
[   25.094437] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   25.099400] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   25.099418] *** PROBE: ISP device allocated successfully: 80570000 ***
[   25.099434] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   25.099440] *** PROBE: ISP device mutex and spinlock initialized ***
[   25.099447] *** PROBE: Event callback structure initialized at 0x8463a100 (offset 0xc from isp_dev) ***
[   25.099458] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   25.099465] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   25.099471] *** PROBE: Platform data: c06b7680 ***
[   25.099476] *** PROBE: Platform data validation passed ***
[   25.099481] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   25.099487] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   25.099493] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   25.099498] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   25.099504] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   25.121801] All ISP subdev platform drivers registered successfully
[   25.124379] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   25.124393] *** Registering platform device 0 from platform data ***
[   25.129444] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   25.129460] *** tx_isp_subdev_init: pdev=c06b7368, sd=811f6000, ops=c06b7980 ***
[   25.129466] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   25.129473] *** tx_isp_subdev_init: ops=c06b7980, ops->core=c06b79b4 ***
[   25.129478] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   25.129486] *** tx_isp_subdev_init: Set sd->dev=c06b7378, sd->pdev=c06b7368 ***
[   25.129492] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   25.129498] tx_isp_module_init: Module initialized for isp-w01
[   25.129504] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.129510] *** isp-w01: Skipping IRQ request - device has no IRQ resource ***
[   25.129517] tx_isp_subdev_init: platform_get_resource returned c06b7458 for device isp-w01
[   25.129525] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   25.129534] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.129540] *** tx_isp_subdev_init: Clock count stored: 1 ***
[   25.129548] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7368, sd=811f6000, ourISPdev=80570000 ***
[   25.129554] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80570000 ***
[   25.129560] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   25.129566] *** DEBUG: About to check device name matches ***
[   25.129572] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   25.129578] *** LINKED CSI device: 811f6000, regs: b0022000 ***
[   25.129584] *** CSI PROBE: Set dev_priv to csi_dev 811f6000 AFTER subdev_init ***
[   25.129591] *** CSI PROBE: Set host_priv to csi_dev 811f6000 AFTER subdev_init ***
[   25.129597] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   25.129604] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.129623] *** Platform device 0 (isp-w01) registered successfully ***
[   25.129629] *** Registering platform device 1 from platform data ***
[   25.132115] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   25.132130] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   25.132136] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   25.132142] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   25.132149] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   25.132154] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   25.132160] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   25.132166] *** VIC will operate in FULL mode with complete buffer operations ***
[   25.132171] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   25.132178] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   25.132184] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   25.132190] *** VIC PROBE: Stored vic_dev pointer 811f6400 in subdev dev_priv ***
[   25.132196] *** VIC PROBE: Set host_priv to vic_dev 811f6400 for Binary Ninja compatibility ***
[   25.132202] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   25.132210] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   25.132217] *** tx_isp_subdev_init: pdev=c06b7478, sd=811f6400, ops=c06b7900 ***
[   25.132223] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   25.132230] *** tx_isp_subdev_init: ops=c06b7900, ops->core=c06b791c ***
[   25.132236] *** tx_isp_subdev_init: ops->core->init=c0682b90 ***
[   25.132243] *** tx_isp_subdev_init: Set sd->dev=c06b7488, sd->pdev=c06b7478 ***
[   25.132271] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   25.132278] tx_isp_module_init: Module initialized for isp-w02
[   25.132283] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.132291] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   25.132298] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   25.132308] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675700, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80570000) ***
[   25.132316] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675700, thread=c0668584 ***
[   25.139266] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.139278] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   25.139284] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   25.139293] tx_isp_subdev_init: platform_get_resource returned c06b7570 for device isp-w02
[   25.139301] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   25.139310] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.139316] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   25.139324] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7478, sd=811f6400, ourISPdev=80570000 ***
[   25.139330] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80570000 ***
[   25.139336] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   25.139342] *** DEBUG: About to check device name matches ***
[   25.139347] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   25.139353] *** DEBUG: Retrieved vic_dev from subdev data: 811f6400 ***
[   25.139359] *** DEBUG: About to set ourISPdev->vic_dev = 811f6400 ***
[   25.139365] *** DEBUG: ourISPdev before linking: 80570000 ***
[   25.139370] *** DEBUG: ourISPdev->vic_dev set to: 811f6400 ***
[   25.139376] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   25.139382] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   25.139388] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   25.139395] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.139400] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   25.139406] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   25.139412] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   25.139432] *** Platform device 1 (isp-w02) registered successfully ***
[   25.139438] *** Registering platform device 2 from platform data ***
[   25.139772] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   25.139787] *** tx_isp_subdev_init: pdev=c06b7290, sd=81192000, ops=c06b87e4 ***
[   25.139793] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   25.139800] *** tx_isp_subdev_init: ops=c06b87e4, ops->core=c06b8804 ***
[   25.139806] *** tx_isp_subdev_init: ops->core->init=c068f154 ***
[   25.139813] *** tx_isp_subdev_init: Set sd->dev=c06b72a0, sd->pdev=c06b7290 ***
[   25.139820] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b87e4 ***
[   25.139826] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7980 ***
[   25.139832] tx_isp_module_init: Module initialized for isp-w00
[   25.139838] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.139846] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7290, sd=81192000, ourISPdev=80570000 ***
[   25.139854] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80570000 ***
[   25.139859] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   25.139864] *** DEBUG: About to check device name matches ***
[   25.139872] *** DEBUG: Unknown device name 'isp-w00' - no specific auto-link handling ***
[   25.139879] *** VIN PROBE: Set dev_priv to vin_dev 81192000 AFTER subdev_init ***
[   25.139884] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   25.139904] *** Platform device 2 (isp-w00) registered successfully ***
[   25.139910] *** Registering platform device 3 from platform data ***
[   25.142395] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   25.142410] *** tx_isp_subdev_init: pdev=c06b7150, sd=81192400, ops=c06b7a34 ***
[   25.142417] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   25.142444] *** tx_isp_subdev_init: ops=c06b7a34, ops->core=c06be8bc ***
[   25.142450] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.142457] *** tx_isp_subdev_init: Set sd->dev=c06b7160, sd->pdev=c06b7150 ***
[   25.142464] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7a34 ***
[   25.142470] *** tx_isp_subdev_init: ops->sensor=c06be8b0, csi_subdev_ops=c06b7980 ***
[   25.142476] tx_isp_module_init: Module initialized for isp-fs
[   25.142482] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.142488] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   25.142495] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   25.142501] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   25.142508] *** FS PROBE: Set dev_priv to fs_dev 81192400 AFTER subdev_init ***
[   25.142515] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   25.142533] *** Platform device 3 (isp-fs) registered successfully ***
[   25.142540] *** Registering platform device 4 from platform data ***
[   25.145088] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   25.145101] *** tx_isp_create_core_device: Creating ISP core device ***
[   25.145110] *** tx_isp_create_core_device: Core device created successfully: 811f6800 ***
[   25.145117] *** CORE PROBE: Set dev_priv to core_dev 811f6800 ***
[   25.145123] *** CORE PROBE: Set host_priv to core_dev 811f6800 - PREVENTS BadVA CRASH ***
[   25.145130] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   25.145137] *** tx_isp_subdev_init: pdev=c06b7030, sd=811f6800, ops=c06b7738 ***
[   25.145144] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   25.145150] *** tx_isp_subdev_init: ops=c06b7738, ops->core=c06b7764 ***
[   25.145156] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   25.145162] *** tx_isp_subdev_init: Set sd->dev=c06b7040, sd->pdev=c06b7030 ***
[   25.145169] *** tx_isp_subdev_init: Core ISP subdev registered at slot 2 ***
[   25.145175] tx_isp_module_init: Module initialized for isp-m0
[   25.145181] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   25.145189] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   25.145196] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   25.145205] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675700, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80570000) ***
[   25.145214] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675700, thread=c0668584 ***
[   25.151469] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   25.151480] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   25.151487] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   25.151496] tx_isp_subdev_init: platform_get_resource returned c06b7118 for device isp-m0
[   25.151504] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   25.151514] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   25.151520] *** tx_isp_subdev_init: Clock count stored: 0 ***
[   25.151528] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7030, sd=811f6800, ourISPdev=80570000 ***
[   25.151535] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80570000 ***
[   25.151541] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   25.151546] *** DEBUG: About to check device name matches ***
[   25.151552] *** DEBUG: CORE device name matched! Setting up Core device ***
[   25.151558] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   25.151566] *** tx_isp_link_core_device: Linking core device 811f6800 to ISP device 80570000 ***
[   25.151571] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.151578] *** Core subdev already registered at slot 2: 811f6800 ***
[   25.151584] *** LINKED CORE device: 811f6800 ***
[   25.151589] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   25.151594] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   25.151601] *** tx_isp_core_device_init: Initializing core device: 811f6800 ***
[   25.151612] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   25.151618] *** tx_isp_core_device_init: Core device initialized successfully ***
[   25.151623] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   25.151630] *** tx_isp_link_core_device: Linking core device 811f6800 to ISP device 80570000 ***
[   25.151636] *** tx_isp_link_core_device: Core device linked successfully ***
[   25.151642] *** Core subdev already registered at slot 2: 811f6800 ***
[   25.151656] *** tx_isp_core_probe: Assigned frame_channels=811f6c00 to core_dev ***
[   25.151662] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   25.151668] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   25.151673] *** tx_isp_core_probe: Calling sensor_early_init ***
[   25.151678] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   25.151684] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   25.151690] *** tx_isp_core_probe: Core device setup complete ***
[   25.151695] ***   - Core device: 811f6800 ***
[   25.151700] ***   - Channel count: 6 ***
[   25.151706] ***   - Linked to ISP device: 80570000 ***
[   25.151711] *** tx_isp_core_probe: Initializing core tuning system ***
[   25.151716] isp_core_tuning_init: Initializing tuning data structure
[   25.151729] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   25.151735] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   25.151740] *** SAFE: mode_flag properly initialized using struct member access ***
[   25.151746] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   25.151751] *** tx_isp_core_probe: Set platform driver data ***
[   25.151756] *** tx_isp_core_probe: Set global core device reference ***
[   25.151761] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   25.151767] ***   - Core device: 811f6800 ***
[   25.151772] ***   - Tuning device: 84bf6000 ***
[   25.151778] *** tx_isp_core_probe: Creating frame channel devices ***
[   25.151783] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   25.152146] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   25.159394] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   25.161928] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   25.164581] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   25.164592] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   25.164597] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   25.164603] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   25.164608] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   25.164617] tisp_code_create_tuning_node: Allocated dynamic major 251
[   25.173189] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   25.173200] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   25.173206] *** tx_isp_core_probe: Core probe completed successfully ***
[   25.173227] *** Platform device 4 (isp-m0) registered successfully ***
[   25.173233] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   25.173256] *** Created /proc/jz/isp directory ***
[   25.173264] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   25.173272] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   25.173279] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   25.173286] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684be0 ***
[   25.173294] *** PROC ENTRY FIX: Using ISP device 80570000 instead of VIC device 811f6400 for isp-w02 ***
[   25.173302] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   25.173309] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   25.173317] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   25.173327] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   25.173336] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   25.173342] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   25.173347] *** Misc device registration handled via main tx-isp device ***
[   25.173352] *** Misc device registration handled via main tx-isp device ***
[   25.173358] *** Misc device registration handled via main tx-isp device ***
[   25.173363] *** Misc device registration handled via main tx-isp device ***
[   25.173368] *** Misc device registration handled via main tx-isp device ***
[   25.173374] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   25.173382] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   25.173390] *** Frame channel 1 initialized: 640x360, state=2 ***
[   25.173396] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   25.173402] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 811f6400 ***
[   25.173408] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   25.173413] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   25.173420] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.173426] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   25.173432] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   25.173438] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   25.173443] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   25.173448] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   25.173454] *** PROBE: Binary Ninja reference implementation complete ***
[   25.179398] *** tx_isp_init: Platform device and driver registered successfully ***
[   26.146366] === gc2053 SENSOR MODULE INIT ===
[   26.148850] gc2053 I2C driver registered, waiting for device creation by ISP
[   29.682948] ISP opened successfully
[   29.683287] ISP IOCTL: cmd=0x805056c1 arg=0x774c1d60
[   29.683301] subdev_sensor_ops_ioctl: cmd=0x2000000
[   29.683307] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   29.683313] *** Creating I2C sensor device on adapter 0 ***
[   29.683321] *** Creating I2C device: gc2053 at 0x37 ***
[   29.683327] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   29.683335] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   29.683340] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   29.690941] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   29.698395] === GC2053 SENSOR PROBE START ===
[   29.698412] sensor_probe: client=854efc00, addr=0x37, adapter=84074c10 (i2c0)
[   29.698417] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   29.698423] Requesting reset GPIO 18
[   29.698431] GPIO reset sequence: HIGH -> LOW -> HIGH
[   29.919161] GPIO reset sequence completed successfully
[   29.919173] === GPIO INITIALIZATION COMPLETE ===
[   29.919184] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   29.919199] sensor_probe: data_interface=1, sensor_max_fps=30
[   29.919204] sensor_probe: MIPI 30fps
[   29.919211] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   29.919219] *** tx_isp_subdev_init: pdev=c06e1168, sd=846d5400, ops=c06e1248 ***
[   29.919225] *** tx_isp_subdev_init: ourISPdev=80570000 ***
[   29.919232] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   29.919238] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   29.919245] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   29.919252] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   29.919257] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   29.919264] *** tx_isp_subdev_init: SENSOR subdev registered at slot 3, sd=846d5400 ***
[   29.919271] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   29.919277] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   29.919283] tx_isp_module_init: Module initialized for (null)
[   29.919289] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   29.919297] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=846d5400, ourISPdev=80570000 ***
[   29.919304] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80570000 ***
[   29.919310] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   29.919315] *** DEBUG: About to check device name matches ***
[   29.919321] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   29.919328] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   29.919335] *** SENSOR subdev: 846d5400, ops: c06e1248 ***
[   29.919341] *** SENSOR ops->sensor: c06e125c ***
[   29.919346] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   29.919351] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   29.919426] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   29.919434] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   29.919440] sensor_probe: I2C client association complete
[   29.919449]   sd=846d5400, client=854efc00, addr=0x37, adapter=i2c0
[   29.919454] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   29.919462] sensor_read: reg=0xf0, client=854efc00, adapter=i2c0, addr=0x37
[   29.919961] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   29.919969] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   29.919975] *** SUCCESS: I2C communication working after GPIO reset! ***
[   29.919983] sensor_read: reg=0xf1, client=854efc00, adapter=i2c0, addr=0x37
[   29.920385] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   29.920393] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   29.920398] === I2C COMMUNICATION TEST COMPLETE ===
[   29.920405] Registering gc2053 with ISP framework (sd=846d5400, sensor=846d5400)
[   29.920411] gc2053 registered with ISP framework successfully
[   29.920439] *** MIPS-SAFE: I2C device created successfully at 0x854efc00 ***
[   29.920447] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   29.920453] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   29.920459] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   29.920466] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   29.920501] ISP IOCTL: cmd=0xc050561a arg=0x7ff61858
[   29.920509] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   29.920516] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   29.920524] ISP IOCTL: cmd=0xc050561a arg=0x7ff61858
[   29.920529] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   29.920535] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   29.920543] ISP IOCTL: cmd=0xc0045627 arg=0x7ff618b0
[   29.920554] ISP IOCTL: cmd=0x800856d5 arg=0x7ff618a8
[   29.920559] TX_ISP_GET_BUF: IOCTL handler called
[   29.920566] TX_ISP_GET_BUF: core_dev=811f6800, isp_dev=80570000
[   29.920572] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   29.920579] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   30.001794] ISP IOCTL: cmd=0x800856d4 arg=0x7ff618a8
[   30.001808] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   30.002041] ISP IOCTL: cmd=0x40045626 arg=0x7ff618c0
[   30.002053] subdev_sensor_ops_ioctl: cmd=0x2000003
[   30.002059] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   30.002065] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   30.002071] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   30.002080] ISP IOCTL: cmd=0x80045612 arg=0x0
[   30.002087] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   30.002093] === ISP Subdevice Array Status ===
[   30.002101]   [0]: isp-w01 (sd=811f6000)
[   30.002108]   [1]: isp-w02 (sd=811f6400)
[   30.002114]   [2]: isp-m0 (sd=811f6800)
[   30.002121]   [3]: gc2053 (sd=846d5400)
[   30.002126]   [4]: (empty)
[   30.002132]   [5]: gc2053 (sd=846d5400)
[   30.002137]   [6]: (empty)
[   30.002142]   [7]: (empty)
[   30.002147]   [8]: (empty)
[   30.002152]   [9]: (empty)
[   30.002157]   [10]: (empty)
[   30.002162]   [11]: (empty)
[   30.002167]   [12]: (empty)
[   30.002172]   [13]: (empty)
[   30.002177]   [14]: (empty)
[   30.002182]   [15]: (empty)
[   30.002187] === End Subdevice Array ===
[   30.002192] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   30.002197] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   30.002203] *** ispcore_activate_module: Fixed for our struct layouts ***
[   30.002209] *** VIC device in state 1, proceeding with activation ***
[   30.002215] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   30.002220] *** SUBDEVICE VALIDATION SECTION ***
[   30.002225] VIC device state set to 2 (activated)
[   30.002230] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   30.002235] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   30.002241] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   30.002245] *** SUBDEVICE INITIALIZATION LOOP ***
[   30.002251] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   30.002257] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   30.002265] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.002273] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   30.002279] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   30.002289] sensor_write: reg=0xfe val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.002613] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.002621] sensor_write_array: reg[1] 0xfe=0x80 OK
[   30.002629] sensor_write: reg=0xfe val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.002949] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.002956] sensor_write_array: reg[2] 0xfe=0x80 OK
[   30.002965] sensor_write: reg=0xfe val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.003276] sensor_write: reg=0xfe val=0x80 SUCCESS
[   30.003283] sensor_write_array: reg[3] 0xfe=0x80 OK
[   30.003291] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.003605] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.003611] sensor_write_array: reg[4] 0xfe=0x00 OK
[   30.003620] sensor_write: reg=0xf2 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.003933] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   30.003939] sensor_write_array: reg[5] 0xf2=0x00 OK
[   30.003947] sensor_write: reg=0xf3 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.004261] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   30.004267] sensor_write_array: reg[6] 0xf3=0x00 OK
[   30.004275] sensor_write: reg=0xf4 val=0x36, client=854efc00, adapter=i2c0, addr=0x37
[   30.004589] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   30.004595] sensor_write_array: reg[7] 0xf4=0x36 OK
[   30.004603] sensor_write: reg=0xf5 val=0xc0, client=854efc00, adapter=i2c0, addr=0x37
[   30.004917] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   30.004923] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   30.004931] sensor_write: reg=0xf6 val=0x44, client=854efc00, adapter=i2c0, addr=0x37
[   30.005245] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   30.005251] sensor_write_array: reg[9] 0xf6=0x44 OK
[   30.005259] sensor_write: reg=0xf7 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.005572] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   30.005579] sensor_write_array: reg[10] 0xf7=0x01 OK
[   30.005587] sensor_write: reg=0xf8 val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.005900] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   30.005909] sensor_write: reg=0xf9 val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.006221] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   30.006230] sensor_write: reg=0xfc val=0x8e, client=854efc00, adapter=i2c0, addr=0x37
[   30.006543] sensor_write: reg=0xfc val=0x8e SUCCESS
[   30.006551] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.006864] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.006872] sensor_write: reg=0x87 val=0x18, client=854efc00, adapter=i2c0, addr=0x37
[   30.007185] sensor_write: reg=0x87 val=0x18 SUCCESS
[   30.007193] sensor_write: reg=0xee val=0x30, client=854efc00, adapter=i2c0, addr=0x37
[   30.007838] sensor_write: reg=0xee val=0x30 SUCCESS
[   30.007852] sensor_write: reg=0xd0 val=0xb7, client=854efc00, adapter=i2c0, addr=0x37
[   30.008169] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   30.008177] sensor_write: reg=0x03 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.008488] sensor_write: reg=0x03 val=0x04 SUCCESS
[   30.008497] sensor_write: reg=0x04 val=0x60, client=854efc00, adapter=i2c0, addr=0x37
[   30.010227] sensor_write: reg=0x04 val=0x60 SUCCESS
[   30.010244] sensor_write: reg=0x05 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.012527] sensor_write: reg=0x05 val=0x04 SUCCESS
[   30.012546] sensor_write: reg=0x06 val=0x4c, client=854efc00, adapter=i2c0, addr=0x37
[   30.012861] sensor_write: reg=0x06 val=0x4c SUCCESS
[   30.012869] sensor_write: reg=0x07 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.013190] sensor_write: reg=0x07 val=0x00 SUCCESS
[   30.013199] sensor_write: reg=0x08 val=0x11, client=854efc00, adapter=i2c0, addr=0x37
[   30.013730] sensor_write: reg=0x08 val=0x11 SUCCESS
[   30.013740] sensor_write: reg=0x09 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.014165] sensor_write: reg=0x09 val=0x00 SUCCESS
[   30.014177] sensor_write: reg=0x0a val=0x02, client=854efc00, adapter=i2c0, addr=0x37
[   30.014489] sensor_write: reg=0x0a val=0x02 SUCCESS
[   30.014497] sensor_write: reg=0x0b val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.016842] sensor_write: reg=0x0b val=0x00 SUCCESS
[   30.016958] sensor_write: reg=0x0c val=0x02, client=854efc00, adapter=i2c0, addr=0x37
[   30.017278] sensor_write: reg=0x0c val=0x02 SUCCESS
[   30.017287] sensor_write: reg=0x0d val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.017603] sensor_write: reg=0x0d val=0x04 SUCCESS
[   30.017612] sensor_write: reg=0x0e val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.018281] sensor_write: reg=0x0e val=0x40 SUCCESS
[   30.018660] sensor_write: reg=0x12 val=0xe2, client=854efc00, adapter=i2c0, addr=0x37
[   30.018994] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   30.019003] sensor_write: reg=0x13 val=0x16, client=854efc00, adapter=i2c0, addr=0x37
[   30.019697] sensor_write: reg=0x13 val=0x16 SUCCESS
[   30.019709] sensor_write: reg=0x19 val=0x0a, client=854efc00, adapter=i2c0, addr=0x37
[   30.020023] sensor_write: reg=0x19 val=0x0a SUCCESS
[   30.020032] sensor_write: reg=0x21 val=0x1c, client=854efc00, adapter=i2c0, addr=0x37
[   30.029219] sensor_write: reg=0x21 val=0x1c SUCCESS
[   30.029235] sensor_write: reg=0x28 val=0x0a, client=854efc00, adapter=i2c0, addr=0x37
[   30.029549] sensor_write: reg=0x28 val=0x0a SUCCESS
[   30.029558] sensor_write: reg=0x29 val=0x24, client=854efc00, adapter=i2c0, addr=0x37
[   30.029875] sensor_write: reg=0x29 val=0x24 SUCCESS
[   30.029884] sensor_write: reg=0x2b val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.030195] sensor_write: reg=0x2b val=0x04 SUCCESS
[   30.030204] sensor_write: reg=0x32 val=0xf8, client=854efc00, adapter=i2c0, addr=0x37
[   30.030504] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   30.030513] sensor_write: reg=0x37 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.030828] sensor_write: reg=0x37 val=0x03 SUCCESS
[   30.030837] sensor_write: reg=0x39 val=0x15, client=854efc00, adapter=i2c0, addr=0x37
[   30.031150] sensor_write: reg=0x39 val=0x15 SUCCESS
[   30.031158] sensor_write: reg=0x43 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.031471] sensor_write: reg=0x43 val=0x07 SUCCESS
[   30.031479] sensor_write: reg=0x44 val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.031793] sensor_write: reg=0x44 val=0x40 SUCCESS
[   30.031801] sensor_write: reg=0x46 val=0x0b, client=854efc00, adapter=i2c0, addr=0x37
[   30.032113] sensor_write: reg=0x46 val=0x0b SUCCESS
[   30.032122] sensor_write: reg=0x4b val=0x20, client=854efc00, adapter=i2c0, addr=0x37
[   30.032435] sensor_write: reg=0x4b val=0x20 SUCCESS
[   30.032443] sensor_write: reg=0x4e val=0x08, client=854efc00, adapter=i2c0, addr=0x37
[   30.032756] sensor_write: reg=0x4e val=0x08 SUCCESS
[   30.032764] sensor_write: reg=0x55 val=0x20, client=854efc00, adapter=i2c0, addr=0x37
[   30.033077] sensor_write: reg=0x55 val=0x20 SUCCESS
[   30.033085] sensor_write: reg=0x66 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.033398] sensor_write: reg=0x66 val=0x05 SUCCESS
[   30.033407] sensor_write: reg=0x67 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.039171] sensor_write: reg=0x67 val=0x05 SUCCESS
[   30.039186] sensor_write: reg=0x77 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.039504] sensor_write: reg=0x77 val=0x01 SUCCESS
[   30.039514] sensor_write: reg=0x78 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.039836] sensor_write: reg=0x78 val=0x00 SUCCESS
[   30.039846] sensor_write: reg=0x7c val=0x93, client=854efc00, adapter=i2c0, addr=0x37
[   30.040164] sensor_write: reg=0x7c val=0x93 SUCCESS
[   30.040171] sensor_write_array: reg[50] 0x7c=0x93 OK
[   30.040180] sensor_write: reg=0x8c val=0x12, client=854efc00, adapter=i2c0, addr=0x37
[   30.040545] sensor_write: reg=0x8c val=0x12 SUCCESS
[   30.040556] sensor_write: reg=0x8d val=0x92, client=854efc00, adapter=i2c0, addr=0x37
[   30.040868] sensor_write: reg=0x8d val=0x92 SUCCESS
[   30.040876] sensor_write: reg=0x90 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.041191] sensor_write: reg=0x90 val=0x00 SUCCESS
[   30.041199] sensor_write: reg=0x41 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.041512] sensor_write: reg=0x41 val=0x04 SUCCESS
[   30.041521] sensor_write: reg=0x42 val=0x9d, client=854efc00, adapter=i2c0, addr=0x37
[   30.041834] sensor_write: reg=0x42 val=0x9d SUCCESS
[   30.041842] sensor_write: reg=0x9d val=0x10, client=854efc00, adapter=i2c0, addr=0x37
[   30.042155] sensor_write: reg=0x9d val=0x10 SUCCESS
[   30.042164] sensor_write: reg=0xce val=0x7c, client=854efc00, adapter=i2c0, addr=0x37
[   30.042476] sensor_write: reg=0xce val=0x7c SUCCESS
[   30.042485] sensor_write: reg=0xd2 val=0x41, client=854efc00, adapter=i2c0, addr=0x37
[   30.042798] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   30.042806] sensor_write: reg=0xd3 val=0xdc, client=854efc00, adapter=i2c0, addr=0x37
[   30.043119] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   30.043128] sensor_write: reg=0xe6 val=0x50, client=854efc00, adapter=i2c0, addr=0x37
[   30.043440] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   30.043449] sensor_write: reg=0xb6 val=0xc0, client=854efc00, adapter=i2c0, addr=0x37
[   30.043762] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   30.043770] sensor_write: reg=0xb0 val=0x70, client=854efc00, adapter=i2c0, addr=0x37
[   30.044083] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   30.044091] sensor_write: reg=0xb1 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.044404] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   30.044412] sensor_write: reg=0xb2 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049164] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   30.049178] sensor_write: reg=0xb3 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049496] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   30.049505] sensor_write: reg=0xb4 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049828] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   30.049838] sensor_write: reg=0xb8 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.050152] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   30.050161] sensor_write: reg=0xb9 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.050530] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   30.050540] sensor_write: reg=0x26 val=0x30, client=854efc00, adapter=i2c0, addr=0x37
[   30.050852] sensor_write: reg=0x26 val=0x30 SUCCESS
[   30.050860] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.051174] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.051183] sensor_write: reg=0x40 val=0x23, client=854efc00, adapter=i2c0, addr=0x37
[   30.051494] sensor_write: reg=0x40 val=0x23 SUCCESS
[   30.051503] sensor_write: reg=0x55 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.051816] sensor_write: reg=0x55 val=0x07 SUCCESS
[   30.051824] sensor_write: reg=0x60 val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.052138] sensor_write: reg=0x60 val=0x40 SUCCESS
[   30.052146] sensor_write: reg=0xfe val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.052457] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.052465] sensor_write: reg=0x14 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.052778] sensor_write: reg=0x14 val=0x78 SUCCESS
[   30.052786] sensor_write: reg=0x15 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.053100] sensor_write: reg=0x15 val=0x78 SUCCESS
[   30.053108] sensor_write: reg=0x16 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.053419] sensor_write: reg=0x16 val=0x78 SUCCESS
[   30.053428] sensor_write: reg=0x17 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.058278] sensor_write: reg=0x17 val=0x78 SUCCESS
[   30.058292] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.058610] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.058619] sensor_write: reg=0x92 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.058936] sensor_write: reg=0x92 val=0x00 SUCCESS
[   30.058945] sensor_write: reg=0x94 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.059296] sensor_write: reg=0x94 val=0x03 SUCCESS
[   30.059307] sensor_write: reg=0x95 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.059620] sensor_write: reg=0x95 val=0x04 SUCCESS
[   30.059629] sensor_write: reg=0x96 val=0x38, client=854efc00, adapter=i2c0, addr=0x37
[   30.059953] sensor_write: reg=0x96 val=0x38 SUCCESS
[   30.059962] sensor_write: reg=0x97 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.060277] sensor_write: reg=0x97 val=0x07 SUCCESS
[   30.060286] sensor_write: reg=0x98 val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.060650] sensor_write: reg=0x98 val=0x80 SUCCESS
[   30.060659] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.060971] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.060980] sensor_write: reg=0x01 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.061294] sensor_write: reg=0x01 val=0x05 SUCCESS
[   30.061302] sensor_write: reg=0x02 val=0x89, client=854efc00, adapter=i2c0, addr=0x37
[   30.061616] sensor_write: reg=0x02 val=0x89 SUCCESS
[   30.061624] sensor_write: reg=0x04 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.061937] sensor_write: reg=0x04 val=0x01 SUCCESS
[   30.061946] sensor_write: reg=0x07 val=0xa6, client=854efc00, adapter=i2c0, addr=0x37
[   30.062258] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   30.062267] sensor_write: reg=0x08 val=0xa9, client=854efc00, adapter=i2c0, addr=0x37
[   30.066014] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   30.066029] sensor_write: reg=0x09 val=0xa8, client=854efc00, adapter=i2c0, addr=0x37
[   30.066347] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   30.066356] sensor_write: reg=0x0a val=0xa7, client=854efc00, adapter=i2c0, addr=0x37
[   30.066672] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   30.066681] sensor_write: reg=0x0b val=0xff, client=854efc00, adapter=i2c0, addr=0x37
[   30.066992] sensor_write: reg=0x0b val=0xff SUCCESS
[   30.067001] sensor_write: reg=0x0c val=0xff, client=854efc00, adapter=i2c0, addr=0x37
[   30.067314] sensor_write: reg=0x0c val=0xff SUCCESS
[   30.067322] sensor_write: reg=0x0f val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.067635] sensor_write: reg=0x0f val=0x00 SUCCESS
[   30.067644] sensor_write: reg=0x50 val=0x1c, client=854efc00, adapter=i2c0, addr=0x37
[   30.067956] sensor_write: reg=0x50 val=0x1c SUCCESS
[   30.067965] sensor_write: reg=0x89 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.068278] sensor_write: reg=0x89 val=0x03 SUCCESS
[   30.068286] sensor_write: reg=0xfe val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.068599] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.068607] sensor_write: reg=0x28 val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.068920] sensor_write: reg=0x28 val=0x86 SUCCESS
[   30.068927] sensor_write_array: reg[100] 0x28=0x86 OK
[   30.068936] sensor_write: reg=0x29 val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.069276] sensor_write: reg=0x29 val=0x86 SUCCESS
[   30.069286] sensor_write: reg=0x2a val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.070721] sensor_write: reg=0x2a val=0x86 SUCCESS
[   30.070734] sensor_write: reg=0x2b val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.071050] sensor_write: reg=0x2b val=0x68 SUCCESS
[   30.071059] sensor_write: reg=0x2c val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079162] sensor_write: reg=0x2c val=0x68 SUCCESS
[   30.079177] sensor_write: reg=0x2d val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079495] sensor_write: reg=0x2d val=0x68 SUCCESS
[   30.079504] sensor_write: reg=0x2e val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079830] sensor_write: reg=0x2e val=0x68 SUCCESS
[   30.079840] sensor_write: reg=0x2f val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.080152] sensor_write: reg=0x2f val=0x68 SUCCESS
[   30.080160] sensor_write: reg=0x30 val=0x4f, client=854efc00, adapter=i2c0, addr=0x37
[   30.080474] sensor_write: reg=0x30 val=0x4f SUCCESS
[   30.080482] sensor_write: reg=0x31 val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.080850] sensor_write: reg=0x31 val=0x68 SUCCESS
[   30.080860] sensor_write: reg=0x32 val=0x67, client=854efc00, adapter=i2c0, addr=0x37
[   30.081172] sensor_write: reg=0x32 val=0x67 SUCCESS
[   30.081182] sensor_write: reg=0x33 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.081495] sensor_write: reg=0x33 val=0x66 SUCCESS
[   30.081504] sensor_write: reg=0x34 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.081817] sensor_write: reg=0x34 val=0x66 SUCCESS
[   30.081825] sensor_write: reg=0x35 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082138] sensor_write: reg=0x35 val=0x66 SUCCESS
[   30.082147] sensor_write: reg=0x36 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082460] sensor_write: reg=0x36 val=0x66 SUCCESS
[   30.082468] sensor_write: reg=0x37 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082781] sensor_write: reg=0x37 val=0x66 SUCCESS
[   30.082790] sensor_write: reg=0x38 val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083102] sensor_write: reg=0x38 val=0x62 SUCCESS
[   30.083111] sensor_write: reg=0x39 val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083424] sensor_write: reg=0x39 val=0x62 SUCCESS
[   30.083432] sensor_write: reg=0x3a val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083750] sensor_write: reg=0x3a val=0x62 SUCCESS
[   30.083759] sensor_write: reg=0x3b val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084072] sensor_write: reg=0x3b val=0x62 SUCCESS
[   30.084080] sensor_write: reg=0x3c val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084394] sensor_write: reg=0x3c val=0x62 SUCCESS
[   30.084402] sensor_write: reg=0x3d val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084715] sensor_write: reg=0x3d val=0x62 SUCCESS
[   30.084724] sensor_write: reg=0x3e val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.085036] sensor_write: reg=0x3e val=0x62 SUCCESS
[   30.085045] sensor_write: reg=0x3f val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.085358] sensor_write: reg=0x3f val=0x62 SUCCESS
[   30.085366] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.085679] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.085688] sensor_write: reg=0x9a val=0x06, client=854efc00, adapter=i2c0, addr=0x37
[   30.086000] sensor_write: reg=0x9a val=0x06 SUCCESS
[   30.086009] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.086322] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.086330] sensor_write: reg=0x7b val=0x2a, client=854efc00, adapter=i2c0, addr=0x37
[   30.086643] sensor_write: reg=0x7b val=0x2a SUCCESS
[   30.086652] sensor_write: reg=0x23 val=0x2d, client=854efc00, adapter=i2c0, addr=0x37
[   30.090927] sensor_write: reg=0x23 val=0x2d SUCCESS
[   30.090943] sensor_write: reg=0xfe val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.091266] sensor_write: reg=0xfe val=0x03 SUCCESS
[   30.091275] sensor_write: reg=0x01 val=0x27, client=854efc00, adapter=i2c0, addr=0x37
[   30.091590] sensor_write: reg=0x01 val=0x27 SUCCESS
[   30.091598] sensor_write: reg=0x02 val=0x56, client=854efc00, adapter=i2c0, addr=0x37
[   30.091912] sensor_write: reg=0x02 val=0x56 SUCCESS
[   30.091920] sensor_write: reg=0x03 val=0x8e, client=854efc00, adapter=i2c0, addr=0x37
[   30.092233] sensor_write: reg=0x03 val=0x8e SUCCESS
[   30.092241] sensor_write: reg=0x12 val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.092554] sensor_write: reg=0x12 val=0x80 SUCCESS
[   30.092563] sensor_write: reg=0x13 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.092876] sensor_write: reg=0x13 val=0x07 SUCCESS
[   30.092884] sensor_write: reg=0x15 val=0x12, client=854efc00, adapter=i2c0, addr=0x37
[   30.093197] sensor_write: reg=0x15 val=0x12 SUCCESS
[   30.093206] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.093518] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.093527] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   30.093840] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.093847] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   30.093853] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   30.093859] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   30.093866] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   30.093874] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.093880] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.093886] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.093892] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   30.093899] *** vic_core_ops_init: ENTRY - sd=811f6400, enable=1 ***
[   30.093906] *** vic_core_ops_init: vic_dev=811f6400, current state check ***
[   30.093912] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.093917] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.093923] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.093929] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.093935] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.093941] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.093948] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.093954] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.093959] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.093965] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.093971] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.093976] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.093983] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.093990] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.093996] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.094002] *** tx_vic_enable_irq: completed successfully ***
[   30.094008] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   30.094015] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=1
[   30.094021] *** VIC device final state set to 2 (fully activated) ***
[   30.094026] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   30.094032] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   30.094038] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   30.094044] *** vic_core_ops_init: ENTRY - sd=811f6400, enable=1 ***
[   30.094050] *** vic_core_ops_init: vic_dev=811f6400, current state check ***
[   30.094056] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.094062] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.094067] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.094073] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.094079] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.094084] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.094092] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.094097] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.094103] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.094108] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.094114] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.094120] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.094126] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.094132] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.094138] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.094143] *** tx_vic_enable_irq: completed successfully ***
[   30.094148] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.094154] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.094160] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.094169] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.094176] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   30.094182] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   30.094188] isp_subdev_init_clks: Using platform data clock arrays: c06b7450
[   30.094196] isp_subdev_init_clks: Using platform data clock configs
[   30.094202] Platform data clock[0]: name=csi, rate=65535
[   30.094212] Clock csi enabled successfully
[   30.119161] CPM clock gates configured
[   30.119175] isp_subdev_init_clks: Successfully initialized 1 clocks
[   30.119184] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.119190] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   30.119197] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   30.119203] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.119211] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=1
[   30.119217] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.119227] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   30.119234] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   30.119240] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.119246] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.014177] sensor_write: reg=0x0a val=0x02, client=854efc00, adapter=i2c0, addr=0x37
[   30.014489] sensor_write: reg=0x0a val=0x02 SUCCESS
[   30.014497] sensor_write: reg=0x0b val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.016842] sensor_write: reg=0x0b val=0x00 SUCCESS
[   30.016958] sensor_write: reg=0x0c val=0x02, client=854efc00, adapter=i2c0, addr=0x37
[   30.017278] sensor_write: reg=0x0c val=0x02 SUCCESS
[   30.017287] sensor_write: reg=0x0d val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.017603] sensor_write: reg=0x0d val=0x04 SUCCESS
[   30.017612] sensor_write: reg=0x0e val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.018281] sensor_write: reg=0x0e val=0x40 SUCCESS
[   30.018660] sensor_write: reg=0x12 val=0xe2, client=854efc00, adapter=i2c0, addr=0x37
[   30.018994] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   30.019003] sensor_write: reg=0x13 val=0x16, client=854efc00, adapter=i2c0, addr=0x37
[   30.019697] sensor_write: reg=0x13 val=0x16 SUCCESS
[   30.019709] sensor_write: reg=0x19 val=0x0a, client=854efc00, adapter=i2c0, addr=0x37
[   30.020023] sensor_write: reg=0x19 val=0x0a SUCCESS
[   30.020032] sensor_write: reg=0x21 val=0x1c, client=854efc00, adapter=i2c0, addr=0x37
[   30.029219] sensor_write: reg=0x21 val=0x1c SUCCESS
[   30.029235] sensor_write: reg=0x28 val=0x0a, client=854efc00, adapter=i2c0, addr=0x37
[   30.029549] sensor_write: reg=0x28 val=0x0a SUCCESS
[   30.029558] sensor_write: reg=0x29 val=0x24, client=854efc00, adapter=i2c0, addr=0x37
[   30.029875] sensor_write: reg=0x29 val=0x24 SUCCESS
[   30.029884] sensor_write: reg=0x2b val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.030195] sensor_write: reg=0x2b val=0x04 SUCCESS
[   30.030204] sensor_write: reg=0x32 val=0xf8, client=854efc00, adapter=i2c0, addr=0x37
[   30.030504] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   30.030513] sensor_write: reg=0x37 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.030828] sensor_write: reg=0x37 val=0x03 SUCCESS
[   30.030837] sensor_write: reg=0x39 val=0x15, client=854efc00, adapter=i2c0, addr=0x37
[   30.031150] sensor_write: reg=0x39 val=0x15 SUCCESS
[   30.031158] sensor_write: reg=0x43 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.031471] sensor_write: reg=0x43 val=0x07 SUCCESS
[   30.031479] sensor_write: reg=0x44 val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.031793] sensor_write: reg=0x44 val=0x40 SUCCESS
[   30.031801] sensor_write: reg=0x46 val=0x0b, client=854efc00, adapter=i2c0, addr=0x37
[   30.032113] sensor_write: reg=0x46 val=0x0b SUCCESS
[   30.032122] sensor_write: reg=0x4b val=0x20, client=854efc00, adapter=i2c0, addr=0x37
[   30.032435] sensor_write: reg=0x4b val=0x20 SUCCESS
[   30.032443] sensor_write: reg=0x4e val=0x08, client=854efc00, adapter=i2c0, addr=0x37
[   30.032756] sensor_write: reg=0x4e val=0x08 SUCCESS
[   30.032764] sensor_write: reg=0x55 val=0x20, client=854efc00, adapter=i2c0, addr=0x37
[   30.033077] sensor_write: reg=0x55 val=0x20 SUCCESS
[   30.033085] sensor_write: reg=0x66 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.033398] sensor_write: reg=0x66 val=0x05 SUCCESS
[   30.033407] sensor_write: reg=0x67 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.039171] sensor_write: reg=0x67 val=0x05 SUCCESS
[   30.039186] sensor_write: reg=0x77 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.039504] sensor_write: reg=0x77 val=0x01 SUCCESS
[   30.039514] sensor_write: reg=0x78 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.039836] sensor_write: reg=0x78 val=0x00 SUCCESS
[   30.039846] sensor_write: reg=0x7c val=0x93, client=854efc00, adapter=i2c0, addr=0x37
[   30.040164] sensor_write: reg=0x7c val=0x93 SUCCESS
[   30.040171] sensor_write_array: reg[50] 0x7c=0x93 OK
[   30.040180] sensor_write: reg=0x8c val=0x12, client=854efc00, adapter=i2c0, addr=0x37
[   30.040545] sensor_write: reg=0x8c val=0x12 SUCCESS
[   30.040556] sensor_write: reg=0x8d val=0x92, client=854efc00, adapter=i2c0, addr=0x37
[   30.040868] sensor_write: reg=0x8d val=0x92 SUCCESS
[   30.040876] sensor_write: reg=0x90 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.041191] sensor_write: reg=0x90 val=0x00 SUCCESS
[   30.041199] sensor_write: reg=0x41 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.041512] sensor_write: reg=0x41 val=0x04 SUCCESS
[   30.041521] sensor_write: reg=0x42 val=0x9d, client=854efc00, adapter=i2c0, addr=0x37
[   30.041834] sensor_write: reg=0x42 val=0x9d SUCCESS
[   30.041842] sensor_write: reg=0x9d val=0x10, client=854efc00, adapter=i2c0, addr=0x37
[   30.042155] sensor_write: reg=0x9d val=0x10 SUCCESS
[   30.042164] sensor_write: reg=0xce val=0x7c, client=854efc00, adapter=i2c0, addr=0x37
[   30.042476] sensor_write: reg=0xce val=0x7c SUCCESS
[   30.042485] sensor_write: reg=0xd2 val=0x41, client=854efc00, adapter=i2c0, addr=0x37
[   30.042798] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   30.042806] sensor_write: reg=0xd3 val=0xdc, client=854efc00, adapter=i2c0, addr=0x37
[   30.043119] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   30.043128] sensor_write: reg=0xe6 val=0x50, client=854efc00, adapter=i2c0, addr=0x37
[   30.043440] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   30.043449] sensor_write: reg=0xb6 val=0xc0, client=854efc00, adapter=i2c0, addr=0x37
[   30.043762] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   30.043770] sensor_write: reg=0xb0 val=0x70, client=854efc00, adapter=i2c0, addr=0x37
[   30.044083] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   30.044091] sensor_write: reg=0xb1 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.044404] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   30.044412] sensor_write: reg=0xb2 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049164] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   30.049178] sensor_write: reg=0xb3 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049496] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   30.049505] sensor_write: reg=0xb4 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.049828] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   30.049838] sensor_write: reg=0xb8 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.050152] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   30.050161] sensor_write: reg=0xb9 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.050530] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   30.050540] sensor_write: reg=0x26 val=0x30, client=854efc00, adapter=i2c0, addr=0x37
[   30.050852] sensor_write: reg=0x26 val=0x30 SUCCESS
[   30.050860] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.051174] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.051183] sensor_write: reg=0x40 val=0x23, client=854efc00, adapter=i2c0, addr=0x37
[   30.051494] sensor_write: reg=0x40 val=0x23 SUCCESS
[   30.051503] sensor_write: reg=0x55 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.051816] sensor_write: reg=0x55 val=0x07 SUCCESS
[   30.051824] sensor_write: reg=0x60 val=0x40, client=854efc00, adapter=i2c0, addr=0x37
[   30.052138] sensor_write: reg=0x60 val=0x40 SUCCESS
[   30.052146] sensor_write: reg=0xfe val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.052457] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.052465] sensor_write: reg=0x14 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.052778] sensor_write: reg=0x14 val=0x78 SUCCESS
[   30.052786] sensor_write: reg=0x15 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.053100] sensor_write: reg=0x15 val=0x78 SUCCESS
[   30.053108] sensor_write: reg=0x16 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.053419] sensor_write: reg=0x16 val=0x78 SUCCESS
[   30.053428] sensor_write: reg=0x17 val=0x78, client=854efc00, adapter=i2c0, addr=0x37
[   30.058278] sensor_write: reg=0x17 val=0x78 SUCCESS
[   30.058292] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.058610] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.058619] sensor_write: reg=0x92 val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.058936] sensor_write: reg=0x92 val=0x00 SUCCESS
[   30.058945] sensor_write: reg=0x94 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.059296] sensor_write: reg=0x94 val=0x03 SUCCESS
[   30.059307] sensor_write: reg=0x95 val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.059620] sensor_write: reg=0x95 val=0x04 SUCCESS
[   30.059629] sensor_write: reg=0x96 val=0x38, client=854efc00, adapter=i2c0, addr=0x37
[   30.059953] sensor_write: reg=0x96 val=0x38 SUCCESS
[   30.059962] sensor_write: reg=0x97 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.060277] sensor_write: reg=0x97 val=0x07 SUCCESS
[   30.060286] sensor_write: reg=0x98 val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.060650] sensor_write: reg=0x98 val=0x80 SUCCESS
[   30.060659] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.060971] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.060980] sensor_write: reg=0x01 val=0x05, client=854efc00, adapter=i2c0, addr=0x37
[   30.061294] sensor_write: reg=0x01 val=0x05 SUCCESS
[   30.061302] sensor_write: reg=0x02 val=0x89, client=854efc00, adapter=i2c0, addr=0x37
[   30.061616] sensor_write: reg=0x02 val=0x89 SUCCESS
[   30.061624] sensor_write: reg=0x04 val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.061937] sensor_write: reg=0x04 val=0x01 SUCCESS
[   30.061946] sensor_write: reg=0x07 val=0xa6, client=854efc00, adapter=i2c0, addr=0x37
[   30.062258] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   30.062267] sensor_write: reg=0x08 val=0xa9, client=854efc00, adapter=i2c0, addr=0x37
[   30.066014] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   30.066029] sensor_write: reg=0x09 val=0xa8, client=854efc00, adapter=i2c0, addr=0x37
[   30.066347] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   30.066356] sensor_write: reg=0x0a val=0xa7, client=854efc00, adapter=i2c0, addr=0x37
[   30.066672] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   30.066681] sensor_write: reg=0x0b val=0xff, client=854efc00, adapter=i2c0, addr=0x37
[   30.066992] sensor_write: reg=0x0b val=0xff SUCCESS
[   30.067001] sensor_write: reg=0x0c val=0xff, client=854efc00, adapter=i2c0, addr=0x37
[   30.067314] sensor_write: reg=0x0c val=0xff SUCCESS
[   30.067322] sensor_write: reg=0x0f val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.067635] sensor_write: reg=0x0f val=0x00 SUCCESS
[   30.067644] sensor_write: reg=0x50 val=0x1c, client=854efc00, adapter=i2c0, addr=0x37
[   30.067956] sensor_write: reg=0x50 val=0x1c SUCCESS
[   30.067965] sensor_write: reg=0x89 val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.068278] sensor_write: reg=0x89 val=0x03 SUCCESS
[   30.068286] sensor_write: reg=0xfe val=0x04, client=854efc00, adapter=i2c0, addr=0x37
[   30.068599] sensor_write: reg=0xfe val=0x04 SUCCESS
[   30.068607] sensor_write: reg=0x28 val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.068920] sensor_write: reg=0x28 val=0x86 SUCCESS
[   30.068927] sensor_write_array: reg[100] 0x28=0x86 OK
[   30.068936] sensor_write: reg=0x29 val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.069276] sensor_write: reg=0x29 val=0x86 SUCCESS
[   30.069286] sensor_write: reg=0x2a val=0x86, client=854efc00, adapter=i2c0, addr=0x37
[   30.070721] sensor_write: reg=0x2a val=0x86 SUCCESS
[   30.070734] sensor_write: reg=0x2b val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.071050] sensor_write: reg=0x2b val=0x68 SUCCESS
[   30.071059] sensor_write: reg=0x2c val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079162] sensor_write: reg=0x2c val=0x68 SUCCESS
[   30.079177] sensor_write: reg=0x2d val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079495] sensor_write: reg=0x2d val=0x68 SUCCESS
[   30.079504] sensor_write: reg=0x2e val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.079830] sensor_write: reg=0x2e val=0x68 SUCCESS
[   30.079840] sensor_write: reg=0x2f val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.080152] sensor_write: reg=0x2f val=0x68 SUCCESS
[   30.080160] sensor_write: reg=0x30 val=0x4f, client=854efc00, adapter=i2c0, addr=0x37
[   30.080474] sensor_write: reg=0x30 val=0x4f SUCCESS
[   30.080482] sensor_write: reg=0x31 val=0x68, client=854efc00, adapter=i2c0, addr=0x37
[   30.080850] sensor_write: reg=0x31 val=0x68 SUCCESS
[   30.080860] sensor_write: reg=0x32 val=0x67, client=854efc00, adapter=i2c0, addr=0x37
[   30.081172] sensor_write: reg=0x32 val=0x67 SUCCESS
[   30.081182] sensor_write: reg=0x33 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.081495] sensor_write: reg=0x33 val=0x66 SUCCESS
[   30.081504] sensor_write: reg=0x34 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.081817] sensor_write: reg=0x34 val=0x66 SUCCESS
[   30.081825] sensor_write: reg=0x35 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082138] sensor_write: reg=0x35 val=0x66 SUCCESS
[   30.082147] sensor_write: reg=0x36 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082460] sensor_write: reg=0x36 val=0x66 SUCCESS
[   30.082468] sensor_write: reg=0x37 val=0x66, client=854efc00, adapter=i2c0, addr=0x37
[   30.082781] sensor_write: reg=0x37 val=0x66 SUCCESS
[   30.082790] sensor_write: reg=0x38 val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083102] sensor_write: reg=0x38 val=0x62 SUCCESS
[   30.083111] sensor_write: reg=0x39 val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083424] sensor_write: reg=0x39 val=0x62 SUCCESS
[   30.083432] sensor_write: reg=0x3a val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.083750] sensor_write: reg=0x3a val=0x62 SUCCESS
[   30.083759] sensor_write: reg=0x3b val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084072] sensor_write: reg=0x3b val=0x62 SUCCESS
[   30.084080] sensor_write: reg=0x3c val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084394] sensor_write: reg=0x3c val=0x62 SUCCESS
[   30.084402] sensor_write: reg=0x3d val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.084715] sensor_write: reg=0x3d val=0x62 SUCCESS
[   30.084724] sensor_write: reg=0x3e val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.085036] sensor_write: reg=0x3e val=0x62 SUCCESS
[   30.085045] sensor_write: reg=0x3f val=0x62, client=854efc00, adapter=i2c0, addr=0x37
[   30.085358] sensor_write: reg=0x3f val=0x62 SUCCESS
[   30.085366] sensor_write: reg=0xfe val=0x01, client=854efc00, adapter=i2c0, addr=0x37
[   30.085679] sensor_write: reg=0xfe val=0x01 SUCCESS
[   30.085688] sensor_write: reg=0x9a val=0x06, client=854efc00, adapter=i2c0, addr=0x37
[   30.086000] sensor_write: reg=0x9a val=0x06 SUCCESS
[   30.086009] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.086322] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.086330] sensor_write: reg=0x7b val=0x2a, client=854efc00, adapter=i2c0, addr=0x37
[   30.086643] sensor_write: reg=0x7b val=0x2a SUCCESS
[   30.086652] sensor_write: reg=0x23 val=0x2d, client=854efc00, adapter=i2c0, addr=0x37
[   30.090927] sensor_write: reg=0x23 val=0x2d SUCCESS
[   30.090943] sensor_write: reg=0xfe val=0x03, client=854efc00, adapter=i2c0, addr=0x37
[   30.091266] sensor_write: reg=0xfe val=0x03 SUCCESS
[   30.091275] sensor_write: reg=0x01 val=0x27, client=854efc00, adapter=i2c0, addr=0x37
[   30.091590] sensor_write: reg=0x01 val=0x27 SUCCESS
[   30.091598] sensor_write: reg=0x02 val=0x56, client=854efc00, adapter=i2c0, addr=0x37
[   30.091912] sensor_write: reg=0x02 val=0x56 SUCCESS
[   30.091920] sensor_write: reg=0x03 val=0x8e, client=854efc00, adapter=i2c0, addr=0x37
[   30.092233] sensor_write: reg=0x03 val=0x8e SUCCESS
[   30.092241] sensor_write: reg=0x12 val=0x80, client=854efc00, adapter=i2c0, addr=0x37
[   30.092554] sensor_write: reg=0x12 val=0x80 SUCCESS
[   30.092563] sensor_write: reg=0x13 val=0x07, client=854efc00, adapter=i2c0, addr=0x37
[   30.092876] sensor_write: reg=0x13 val=0x07 SUCCESS
[   30.092884] sensor_write: reg=0x15 val=0x12, client=854efc00, adapter=i2c0, addr=0x37
[   30.093197] sensor_write: reg=0x15 val=0x12 SUCCESS
[   30.093206] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   30.093518] sensor_write: reg=0xfe val=0x00 SUCCESS
[   30.093527] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   30.093840] sensor_write: reg=0x3e val=0x91 SUCCESS
[   30.093847] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   30.093853] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   30.093859] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   30.093866] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   30.093874] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.093880] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.093886] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.093892] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   30.093899] *** vic_core_ops_init: ENTRY - sd=811f6400, enable=1 ***
[   30.093906] *** vic_core_ops_init: vic_dev=811f6400, current state check ***
[   30.093912] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.093917] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.093923] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.093929] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.093935] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.093941] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.093948] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.093954] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.093959] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.093965] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.093971] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.093976] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.093983] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.093990] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.093996] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.094002] *** tx_vic_enable_irq: completed successfully ***
[   30.094008] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   30.094015] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=1
[   30.094021] *** VIC device final state set to 2 (fully activated) ***
[   30.094026] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   30.094032] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   30.094038] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   30.094044] *** vic_core_ops_init: ENTRY - sd=811f6400, enable=1 ***
[   30.094050] *** vic_core_ops_init: vic_dev=811f6400, current state check ***
[   30.094056] *** vic_core_ops_init: current_state=2, enable=1 ***
[   30.094062] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   30.094067] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   30.094073] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   30.094079] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   30.094084] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   30.094092] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   30.094097] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   30.094103] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   30.094108] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   30.094114] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.094120] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.094126] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.094132] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.094138] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.094143] *** tx_vic_enable_irq: completed successfully ***
[   30.094148] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   30.094154] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   30.094160] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   30.094169] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   30.094176] tx_isp_csi_activate_subdev: Initializing 1 clocks for CSI before enabling
[   30.094182] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 1 clocks
[   30.094188] isp_subdev_init_clks: Using platform data clock arrays: c06b7450
[   30.094196] isp_subdev_init_clks: Using platform data clock configs
[   30.094202] Platform data clock[0]: name=csi, rate=65535
[   30.094212] Clock csi enabled successfully
[   30.119161] CPM clock gates configured
[   30.119175] isp_subdev_init_clks: Successfully initialized 1 clocks
[   30.119184] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   30.119190] *** tx_isp_video_s_stream: Activating VIC subdev (state 3 -> 2) before CSI init ***
[   30.119197] *** tx_isp_video_s_stream: VIC subdev activation done, state=3 ***
[   30.119203] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   30.119211] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=1
[   30.119217] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.119227] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   30.119234] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   30.119240] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   30.119246] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   30.199186] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   30.199200] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   30.199208] *** vic_core_ops_init: ENTRY - sd=811f6400, enable=1 ***
[   30.199215] *** vic_core_ops_init: vic_dev=811f6400, current state check ***
[   30.199221] *** vic_core_ops_init: current_state=3, enable=1 ***
[   30.199227] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   30.199232] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   30.199241] *** SENSOR_INIT: gc2053 enable=1 ***
[   30.199248] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   30.199254] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   30.199260] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   30.199265] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   30.199272] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   30.199278] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   30.199284] csi_video_s_stream: sd=811f6000, enable=1
[   30.199291] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   30.199297] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   30.199304] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   30.199310] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=1 ***
[   30.199316] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   30.199322] *** vic_core_s_stream: STREAM ON ***
[   30.199327] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   30.199333] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   30.199340] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.199348] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   30.199354] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   30.199360] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   30.199366] *** STREAMING: Configuring CPM registers for VIC access ***
[   30.229153] STREAMING: CPM clocks configured for VIC access
[   30.229167] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   30.229173] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   30.229180] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   30.229186] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   30.229192] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   30.229198] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   30.229204] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   30.229211] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   30.229218] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   30.229224] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   30.229229] *** VIC unlock: Commands written, checking VIC status register ***
[   30.229236] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   30.229241] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   30.229247] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   30.229252] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   30.229258] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   30.229264] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   30.229340] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   30.229348] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   30.229354] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   30.229362] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   30.229370] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   30.229375] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   30.229382] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   30.229388] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   30.229394] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   30.229400] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   30.229406] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   30.229412] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   30.229418] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   30.229423] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   30.229430] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   30.229436] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   30.229442] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   30.229448] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   30.229454] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   30.229460] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   30.229465] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   30.229472] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   30.229478] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   30.229486] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   30.229493] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   30.229499] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   30.229506] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   30.229512] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   30.229518] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   30.229523] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   30.229529] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   30.229536] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   30.229542] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.229550] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   30.229556] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   30.229562] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   30.229568] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   30.229575] ispvic_frame_channel_s_stream: arg1=811f6400, arg2=1
[   30.229581] ispvic_frame_channel_s_stream: s0 (vic_dev) = 811f6400
[   30.229588] ispvic_frame_channel_s_stream[2441]: streamon
[   30.229594] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   30.229600] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   30.229606] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   30.229611] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   30.229617] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   30.229624] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   30.229630] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   30.229636] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   30.229642] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   30.229648] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   30.229654] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   30.229660] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   30.229666] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   30.229674] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   30.229681] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   30.229688] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   30.229696] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   30.229704] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   30.229709] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   30.229715] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   30.229720] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   30.229728] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   30.229734] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   30.229739] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   30.229745] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   30.229751] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   30.229756] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   30.229768] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   30.229776] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   30.229840] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   30.229850] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.229856] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   30.229865] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   30.229872] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   30.229877] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   30.229884] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   30.229890] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   30.230897] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   30.230902] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   30.230908] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   30.231015] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.231122] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   30.231129] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   30.231134] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   30.231140] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   30.231146] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   30.231152] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   30.231160] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   30.231165] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   30.231170] *** tx_vic_enable_irq: completed successfully ***
[   30.718987] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   30.719000] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   30.719006] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   30.719012] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   30.719020] ispcore_slake_module: VIC device=811f6400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   30.719028] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   30.719038] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   30.719044] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   30.719050] ispcore_slake_module: Using sensor attributes from connected sensor
[   30.719056] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80570000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   30.719064] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   30.719074] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   30.719080] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   30.719086] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   30.719093] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   30.719099] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   30.719104] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   30.724467] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   30.724479] tisp_event_init: Initializing ISP event system
[   30.724487] tisp_event_init: SAFE event system initialized with 20 nodes
[   30.724493] tisp_event_set_cb: Setting callback for event 4
[   30.724500] tisp_event_set_cb: Event 4 callback set to c0685808
[   30.724506] tisp_event_set_cb: Setting callback for event 5
[   30.724512] tisp_event_set_cb: Event 5 callback set to c0685cd0
[   30.724517] tisp_event_set_cb: Setting callback for event 7
[   30.724524] tisp_event_set_cb: Event 7 callback set to c068589c
[   30.724529] tisp_event_set_cb: Setting callback for event 9
[   30.724535] tisp_event_set_cb: Event 9 callback set to c0685924
[   30.724646] tisp_event_set_cb: Setting callback for event 8
[   30.724653] tisp_event_set_cb: Event 8 callback set to c06859e8
[   30.724661] *** system_irq_func_set: Registered handler c067e774 at index 13 ***
[   30.739159] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.739175] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   30.739182] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   30.739189] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   30.739196] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   30.739203] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   30.739210] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   30.739218] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   30.739225] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   30.739233] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   30.739239] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   30.739247] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   30.739253] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   30.739260] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   30.739267] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   30.739273] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   30.739280] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   30.739285] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   30.739292] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   30.739299] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   30.739305] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   30.739312] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   30.739317] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   30.739323] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.739329] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   30.739337] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   30.739343] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   30.739350] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   30.739357] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   30.739363] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   30.739370] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   30.739377] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   30.739383] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   30.739389] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.739396] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   30.739403] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   30.739409] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   30.739416] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   30.739422] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   30.739429] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   30.739435] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   30.739442] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   30.739449] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   30.739454] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   30.739462] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   30.739469] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.739475] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   30.739482] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   30.739487] *** tisp_init: ISP control register set to enable processing pipeline ***
[   30.739494] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.739500] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   30.739507] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.739512] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   30.739519] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   30.739525] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   30.739531] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   30.739537] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.739543] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   30.739548] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   30.739555] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.739562] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   30.739569] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   30.739575] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   30.739582] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   30.739589] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   30.739594] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   30.739601] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   30.739607] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   30.739614] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   30.739620] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   30.739627] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.739633] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   30.739640] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   30.739649] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   30.739656] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   30.739663] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   30.739669] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   30.739676] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   30.739683] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   30.739688] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   30.739693] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   30.739699] *** This should eliminate green frames by enabling proper color processing ***
[   30.739705] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   30.739712] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   30.739719] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   30.739725] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   30.739731] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   30.739738] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   30.739745] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   30.739751] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   30.739758] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   30.739763] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   30.739769] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   30.739774] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   30.739779] *** tisp_init: Standard tuning parameters loaded successfully ***
[   30.739785] *** tisp_init: Custom tuning parameters loaded successfully ***
[   30.739791] tisp_set_csc_version: Setting CSC version 0
[   30.739797] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   30.739803] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   30.739809] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   30.739826] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.739833] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.739839] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   30.739844] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.739850] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   30.739857] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   30.739862] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   30.739869] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   30.739875] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   30.739880] *** tisp_init: ISP processing pipeline fully enabled ***
[   30.739887] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   30.739893] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   30.739899] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   30.739905] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   30.739912] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   30.739917] tisp_init: ISP memory buffers configured
[   30.739922] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   30.739929] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.739938] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.739949] tiziano_ae_params_refresh: AE parameters refreshed
[   30.739955] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.739961] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.739966] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.739971] tiziano_ae_para_addr: AE parameter addresses configured
[   30.739977] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.739984] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.739991] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.739998] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.740005] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.740011] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.740018] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.740025] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b874814 (Binary Ninja EXACT) ***
[   30.740032] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.740039] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.740045] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.740052] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.740058] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.740064] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.740071] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.740077] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.740083] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.740090] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.740097] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.740103] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.740109] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.740116] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.740123] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.740129] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.740135] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.740141] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.740147] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.740155] *** system_irq_func_set: Registered handler c06869e0 at index 10 ***
[   30.757965] *** system_irq_func_set: Registered handler c0686ad4 at index 27 ***
[   30.778183] *** system_irq_func_set: Registered handler c06869e0 at index 26 ***
[   30.788287] *** system_irq_func_set: Registered handler c0686bbc at index 29 ***
[   30.804256] *** system_irq_func_set: Registered handler c0686b48 at index 28 ***
[   30.819169] *** system_irq_func_set: Registered handler c0686c30 at index 30 ***
[   30.835345] *** system_irq_func_set: Registered handler c0686c84 at index 20 ***
[   30.853179] *** system_irq_func_set: Registered handler c0686cd8 at index 18 ***
[   30.864989] *** system_irq_func_set: Registered handler c0686d2c at index 31 ***
[   30.879217] *** system_irq_func_set: Registered handler c0686d80 at index 11 ***
[   30.886852] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.886869] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.886875] tisp_event_set_cb: Setting callback for event 1
[   30.886882] tisp_event_set_cb: Event 1 callback set to c06865e0
[   30.886888] tisp_event_set_cb: Setting callback for event 6
[   30.886894] tisp_event_set_cb: Event 6 callback set to c0685b40
[   30.886900] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.886905] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.886913] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.886920] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.886927] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.886932] tiziano_awb_init: AWB hardware blocks enabled
[   30.886937] tiziano_gamma_init: Initializing Gamma processing
[   30.886943] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.886968] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.886973] tiziano_gib_init: Initializing GIB processing
[   30.886979] tiziano_lsc_init: Initializing LSC processing
[   30.886984] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.886990] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.886997] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.887003] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.887009] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.887045] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.887050] tiziano_ccm_init: Using linear CCM parameters
[   30.887055] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.887062] jz_isp_ccm: EV=64, CT=9984
[   30.887069] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.887075] cm_control: saturation=128
[   30.887079] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.887085] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.887091] tiziano_ccm_init: CCM initialized successfully
[   30.887095] tiziano_dmsc_init: Initializing DMSC processing
[   30.887101] tiziano_sharpen_init: Initializing Sharpening
[   30.887106] tiziano_sharpen_init: Using linear sharpening parameters
[   30.887111] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.887118] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.887124] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.887137] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.887144] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.887149] tiziano_sharpen_init: Sharpening initialized successfully
[   30.887155] tiziano_sdns_init: Initializing SDNS processing
[   30.887163] tiziano_sdns_init: Using linear SDNS parameters
[   30.887168] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.887175] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.887181] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.887197] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.887203] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.887209] tiziano_sdns_init: SDNS processing initialized successfully
[   30.887215] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.887220] tiziano_mdns_init: Using linear MDNS parameters
[   30.887227] tiziano_mdns_init: MDNS processing initialized successfully
[   30.887233] tiziano_clm_init: Initializing CLM processing
[   30.887238] tiziano_dpc_init: Initializing DPC processing
[   30.887243] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.887249] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.887255] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.887261] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.887270] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.887277] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.887282] tiziano_hldc_init: Initializing HLDC processing
[   30.887289] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.887295] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.887301] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.887308] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.887315] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.887322] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.887329] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.887335] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.887342] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.887349] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.887356] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.887363] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.887369] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.887375] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.887381] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.887386] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.887393] tisp_adr_set_params: Writing ADR parameters to registers
[   30.887407] tisp_adr_set_params: ADR parameters written to hardware
[   30.887413] tisp_event_set_cb: Setting callback for event 18
[   30.887420] tisp_event_set_cb: Event 18 callback set to c0686cd8
[   30.887425] tisp_event_set_cb: Setting callback for event 2
[   30.887431] tisp_event_set_cb: Event 2 callback set to c06857dc
[   30.887437] tiziano_adr_init: ADR processing initialized successfully
[   30.887443] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.887448] tiziano_bcsh_init: Initializing BCSH processing
[   30.887453] tiziano_ydns_init: Initializing YDNS processing
[   30.887459] tiziano_rdns_init: Initializing RDNS processing
[   30.887464] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.887477] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x590000 (Binary Ninja EXACT) ***
[   30.887484] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x591000 (Binary Ninja EXACT) ***
[   30.887491] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x592000 (Binary Ninja EXACT) ***
[   30.887498] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x593000 (Binary Ninja EXACT) ***
[   30.887505] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x594000 (Binary Ninja EXACT) ***
[   30.887511] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x594800 (Binary Ninja EXACT) ***
[   30.887518] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x595000 (Binary Ninja EXACT) ***
[   30.887525] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x595800 (Binary Ninja EXACT) ***
[   30.887531] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.887538] *** tisp_init: AE0 buffer allocated at 0x00590000 ***
[   30.887544] *** CRITICAL FIX: data_b2f3c initialized to 0x80590000 (prevents stack corruption) ***
[   30.887553] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5a0000 (Binary Ninja EXACT) ***
[   30.887559] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5a1000 (Binary Ninja EXACT) ***
[   30.887566] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5a2000 (Binary Ninja EXACT) ***
[   30.887573] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5a3000 (Binary Ninja EXACT) ***
[   30.887580] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5a4000 (Binary Ninja EXACT) ***
[   30.887587] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5a4800 (Binary Ninja EXACT) ***
[   30.887593] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5a5000 (Binary Ninja EXACT) ***
[   30.887600] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5a5800 (Binary Ninja EXACT) ***
[   30.887607] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.887613] *** tisp_init: AE1 buffer allocated at 0x005a0000 ***
[   30.887618] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.887624] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.887630] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.887636] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.887641] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.887649] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.887657] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.887667] tiziano_ae_params_refresh: AE parameters refreshed
[   30.887673] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.887679] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.887684] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.887689] tiziano_ae_para_addr: AE parameter addresses configured
[   30.887696] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.887703] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.887709] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.887717] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.887723] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.887730] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.887737] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.887744] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b874814 (Binary Ninja EXACT) ***
[   30.887751] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.887757] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.887764] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.887771] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.887777] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.887783] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.887789] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.887795] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.887802] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.887809] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.887815] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.887821] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.887828] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.887835] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.887841] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.887847] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.887854] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.887860] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.887865] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.887873] *** system_irq_func_set: Registered handler c06869e0 at index 10 ***
[   30.909156] *** system_irq_func_set: Registered handler c0686ad4 at index 27 ***
[   30.927148] *** system_irq_func_set: Registered handler c06869e0 at index 26 ***
[   30.941795] *** system_irq_func_set: Registered handler c0686bbc at index 29 ***
[   30.959157] *** system_irq_func_set: Registered handler c0686b48 at index 28 ***
root@ing-wyze-cam3-a000 ~# dm---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
root@ing-wyze-cam3-a000 ~# dmesg 
[   30.740090] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.740097] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.740103] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.740109] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.740116] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.740123] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.740129] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.740135] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.740141] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.740147] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.740155] *** system_irq_func_set: Registered handler c06869e0 at index 10 ***
[   30.757965] *** system_irq_func_set: Registered handler c0686ad4 at index 27 ***
[   30.778183] *** system_irq_func_set: Registered handler c06869e0 at index 26 ***
[   30.788287] *** system_irq_func_set: Registered handler c0686bbc at index 29 ***
[   30.804256] *** system_irq_func_set: Registered handler c0686b48 at index 28 ***
[   30.819169] *** system_irq_func_set: Registered handler c0686c30 at index 30 ***
[   30.835345] *** system_irq_func_set: Registered handler c0686c84 at index 20 ***
[   30.853179] *** system_irq_func_set: Registered handler c0686cd8 at index 18 ***
[   30.864989] *** system_irq_func_set: Registered handler c0686d2c at index 31 ***
[   30.879217] *** system_irq_func_set: Registered handler c0686d80 at index 11 ***
[   30.886852] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   30.886869] tiziano_deflicker_expt: Generated 119 LUT entries
[   30.886875] tisp_event_set_cb: Setting callback for event 1
[   30.886882] tisp_event_set_cb: Event 1 callback set to c06865e0
[   30.886888] tisp_event_set_cb: Setting callback for event 6
[   30.886894] tisp_event_set_cb: Event 6 callback set to c0685b40
[   30.886900] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   30.886905] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   30.886913] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   30.886920] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   30.886927] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   30.886932] tiziano_awb_init: AWB hardware blocks enabled
[   30.886937] tiziano_gamma_init: Initializing Gamma processing
[   30.886943] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   30.886968] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   30.886973] tiziano_gib_init: Initializing GIB processing
[   30.886979] tiziano_lsc_init: Initializing LSC processing
[   30.886984] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   30.886990] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   30.886997] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   30.887003] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   30.887009] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   30.887045] tiziano_ccm_init: Initializing Color Correction Matrix
[   30.887050] tiziano_ccm_init: Using linear CCM parameters
[   30.887055] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   30.887062] jz_isp_ccm: EV=64, CT=9984
[   30.887069] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   30.887075] cm_control: saturation=128
[   30.887079] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   30.887085] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   30.887091] tiziano_ccm_init: CCM initialized successfully
[   30.887095] tiziano_dmsc_init: Initializing DMSC processing
[   30.887101] tiziano_sharpen_init: Initializing Sharpening
[   30.887106] tiziano_sharpen_init: Using linear sharpening parameters
[   30.887111] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   30.887118] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   30.887124] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   30.887137] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   30.887144] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   30.887149] tiziano_sharpen_init: Sharpening initialized successfully
[   30.887155] tiziano_sdns_init: Initializing SDNS processing
[   30.887163] tiziano_sdns_init: Using linear SDNS parameters
[   30.887168] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   30.887175] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   30.887181] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   30.887197] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   30.887203] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   30.887209] tiziano_sdns_init: SDNS processing initialized successfully
[   30.887215] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   30.887220] tiziano_mdns_init: Using linear MDNS parameters
[   30.887227] tiziano_mdns_init: MDNS processing initialized successfully
[   30.887233] tiziano_clm_init: Initializing CLM processing
[   30.887238] tiziano_dpc_init: Initializing DPC processing
[   30.887243] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   30.887249] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   30.887255] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   30.887261] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   30.887270] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   30.887277] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   30.887282] tiziano_hldc_init: Initializing HLDC processing
[   30.887289] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   30.887295] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   30.887301] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   30.887308] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   30.887315] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   30.887322] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   30.887329] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   30.887335] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   30.887342] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   30.887349] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   30.887356] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   30.887363] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   30.887369] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   30.887375] tiziano_adr_params_refresh: Refreshing ADR parameters
[   30.887381] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   30.887386] tiziano_adr_params_init: Initializing ADR parameter arrays
[   30.887393] tisp_adr_set_params: Writing ADR parameters to registers
[   30.887407] tisp_adr_set_params: ADR parameters written to hardware
[   30.887413] tisp_event_set_cb: Setting callback for event 18
[   30.887420] tisp_event_set_cb: Event 18 callback set to c0686cd8
[   30.887425] tisp_event_set_cb: Setting callback for event 2
[   30.887431] tisp_event_set_cb: Event 2 callback set to c06857dc
[   30.887437] tiziano_adr_init: ADR processing initialized successfully
[   30.887443] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   30.887448] tiziano_bcsh_init: Initializing BCSH processing
[   30.887453] tiziano_ydns_init: Initializing YDNS processing
[   30.887459] tiziano_rdns_init: Initializing RDNS processing
[   30.887464] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   30.887477] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x590000 (Binary Ninja EXACT) ***
[   30.887484] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x591000 (Binary Ninja EXACT) ***
[   30.887491] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x592000 (Binary Ninja EXACT) ***
[   30.887498] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x593000 (Binary Ninja EXACT) ***
[   30.887505] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x594000 (Binary Ninja EXACT) ***
[   30.887511] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x594800 (Binary Ninja EXACT) ***
[   30.887518] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x595000 (Binary Ninja EXACT) ***
[   30.887525] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x595800 (Binary Ninja EXACT) ***
[   30.887531] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   30.887538] *** tisp_init: AE0 buffer allocated at 0x00590000 ***
[   30.887544] *** CRITICAL FIX: data_b2f3c initialized to 0x80590000 (prevents stack corruption) ***
[   30.887553] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5a0000 (Binary Ninja EXACT) ***
[   30.887559] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5a1000 (Binary Ninja EXACT) ***
[   30.887566] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5a2000 (Binary Ninja EXACT) ***
[   30.887573] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5a3000 (Binary Ninja EXACT) ***
[   30.887580] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5a4000 (Binary Ninja EXACT) ***
[   30.887587] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5a4800 (Binary Ninja EXACT) ***
[   30.887593] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5a5000 (Binary Ninja EXACT) ***
[   30.887600] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5a5800 (Binary Ninja EXACT) ***
[   30.887607] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   30.887613] *** tisp_init: AE1 buffer allocated at 0x005a0000 ***
[   30.887618] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   30.887624] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   30.887630] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   30.887636] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   30.887641] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   30.887649] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   30.887657] tiziano_ae_params_refresh: Refreshing AE parameters
[   30.887667] tiziano_ae_params_refresh: AE parameters refreshed
[   30.887673] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   30.887679] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   30.887684] tiziano_ae_para_addr: Setting up AE parameter addresses
[   30.887689] tiziano_ae_para_addr: AE parameter addresses configured
[   30.887696] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   30.887703] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   30.887709] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   30.887717] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   30.887723] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   30.887730] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   30.887737] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   30.887744] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b874814 (Binary Ninja EXACT) ***
[   30.887751] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   30.887757] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   30.887764] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   30.887771] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   30.887777] tiziano_ae_set_hardware_param: Parameters written to AE0
[   30.887783] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   30.887789] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   30.887795] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   30.887802] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   30.887809] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   30.887815] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   30.887821] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   30.887828] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   30.887835] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   30.887841] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   30.887847] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   30.887854] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   30.887860] tiziano_ae_set_hardware_param: Parameters written to AE1
[   30.887865] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   30.887873] *** system_irq_func_set: Registered handler c06869e0 at index 10 ***
[   30.909156] *** system_irq_func_set: Registered handler c0686ad4 at index 27 ***
[   30.927148] *** system_irq_func_set: Registered handler c06869e0 at index 26 ***
[   30.941795] *** system_irq_func_set: Registered handler c0686bbc at index 29 ***
[   30.959157] *** system_irq_func_set: Registered handler c0686b48 at index 28 ***
[   30.979563] *** system_irq_func_set: Registered handler c0686c30 at index 30 ***
[   30.997363] *** system_irq_func_set: Registered handler c0686c84 at index 20 ***
[   31.015278] *** system_irq_func_set: Registered handler c0686cd8 at index 18 ***
[   31.029164] *** system_irq_func_set: Registered handler c0686d2c at index 31 ***
[   31.047053] *** system_irq_func_set: Registered handler c0686d80 at index 11 ***
[   31.065821] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   31.065843] tiziano_deflicker_expt: Generated 119 LUT entries
[   31.065850] tisp_event_set_cb: Setting callback for event 1
[   31.065857] tisp_event_set_cb: Event 1 callback set to c06865e0
[   31.065863] tisp_event_set_cb: Setting callback for event 6
[   31.065869] tisp_event_set_cb: Event 6 callback set to c0685b40
[   31.065875] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   31.065881] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   31.065888] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   31.065896] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   31.065903] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   31.065908] tiziano_awb_init: AWB hardware blocks enabled
[   31.065913] tiziano_gamma_init: Initializing Gamma processing
[   31.065919] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   31.065943] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   31.065949] tiziano_gib_init: Initializing GIB processing
[   31.065954] tiziano_lsc_init: Initializing LSC processing
[   31.065959] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   31.065966] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   31.065973] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   31.065979] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   31.065985] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   31.066023] tiziano_ccm_init: Initializing Color Correction Matrix
[   31.066028] tiziano_ccm_init: Using linear CCM parameters
[   31.066033] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   31.066040] jz_isp_ccm: EV=64, CT=9984
[   31.066047] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   31.066052] cm_control: saturation=128
[   31.066057] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   31.066063] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   31.066069] tiziano_ccm_init: CCM initialized successfully
[   31.066073] tiziano_dmsc_init: Initializing DMSC processing
[   31.066079] tiziano_sharpen_init: Initializing Sharpening
[   31.066084] tiziano_sharpen_init: Using linear sharpening parameters
[   31.066089] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   31.066096] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   31.066102] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   31.066115] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   31.066122] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   31.066127] tiziano_sharpen_init: Sharpening initialized successfully
[   31.066133] tiziano_sdns_init: Initializing SDNS processing
[   31.066141] tiziano_sdns_init: Using linear SDNS parameters
[   31.066147] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   31.066153] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   31.066159] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   31.066175] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   31.066182] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   31.066219] tiziano_sdns_init: SDNS processing initialized successfully
[   31.066227] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   31.066233] tiziano_mdns_init: Using linear MDNS parameters
[   31.066240] tiziano_mdns_init: MDNS processing initialized successfully
[   31.066245] tiziano_clm_init: Initializing CLM processing
[   31.066250] tiziano_dpc_init: Initializing DPC processing
[   31.066255] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   31.066261] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   31.066268] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   31.066274] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   31.066283] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   31.066289] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   31.066295] tiziano_hldc_init: Initializing HLDC processing
[   31.066301] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   31.066308] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   31.066314] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   31.066321] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   31.066328] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   31.066335] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   31.066341] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   31.066348] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   31.066355] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   31.066362] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   31.066369] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   31.066375] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   31.066383] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   31.066388] tiziano_adr_params_refresh: Refreshing ADR parameters
[   31.066394] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   31.066399] tiziano_adr_params_init: Initializing ADR parameter arrays
[   31.066406] tisp_adr_set_params: Writing ADR parameters to registers
[   31.066421] tisp_adr_set_params: ADR parameters written to hardware
[   31.066427] tisp_event_set_cb: Setting callback for event 18
[   31.066433] tisp_event_set_cb: Event 18 callback set to c0686cd8
[   31.066439] tisp_event_set_cb: Setting callback for event 2
[   31.066445] tisp_event_set_cb: Event 2 callback set to c06857dc
[   31.066451] tiziano_adr_init: ADR processing initialized successfully
[   31.066457] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   31.066462] tiziano_bcsh_init: Initializing BCSH processing
[   31.066467] tiziano_ydns_init: Initializing YDNS processing
[   31.066473] tiziano_rdns_init: Initializing RDNS processing
[   31.066477] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   31.066483] tisp_event_init: Initializing ISP event system
[   31.066490] tisp_event_init: SAFE event system initialized with 20 nodes
[   31.066495] tisp_event_set_cb: Setting callback for event 4
[   31.066502] tisp_event_set_cb: Event 4 callback set to c0685808
[   31.066507] tisp_event_set_cb: Setting callback for event 5
[   31.066514] tisp_event_set_cb: Event 5 callback set to c0685cd0
[   31.066519] tisp_event_set_cb: Setting callback for event 7
[   31.066525] tisp_event_set_cb: Event 7 callback set to c068589c
[   31.066531] tisp_event_set_cb: Setting callback for event 9
[   31.066538] tisp_event_set_cb: Event 9 callback set to c0685924
[   31.066543] tisp_event_set_cb: Setting callback for event 8
[   31.066549] tisp_event_set_cb: Event 8 callback set to c06859e8
[   31.066555] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   31.066561] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   31.066567] tisp_param_operate_init: Initializing parameter operations
[   31.066574] tisp_netlink_init: Initializing netlink communication
[   31.066580] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   31.066611] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   31.066622] tisp_netlink_init: Netlink socket created successfully
[   31.066628] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   31.066633] tisp_code_create_tuning_node: Device already created, skipping
[   31.066640] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   31.066645] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   31.066652] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   31.066659] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   31.066667] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   31.066675] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   31.066683] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   31.066691] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   31.066699] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   31.066706] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80570000, isp_dev->subdevs=80573274 ***
[   31.066719] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   31.066726] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   31.066731] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   31.066737] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.066744] csi_video_s_stream: sd=811f6000, enable=0
[   31.066750] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.066756] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   31.066763] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=0
[   31.066771] tx_isp_csi_slake_subdev: CSI state 2->1, though skipping disabling clocks
[   31.066777] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   31.066782] ispcore_slake_module: CSI slake success
[   31.066786] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   31.066793] *** tx_isp_vic_slake_subdev: ENTRY - sd=811f6400 ***
[   31.066799] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=811f6400, current state=1 ***
[   31.066806] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   31.066811] ispcore_slake_module: VIC slake success
[   31.066817] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   31.066822] ispcore_slake_module: Skipping Disabling ISP clocks
[   31.066826] ispcore_slake_module: Complete, result=0<6>[   31.066832] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   31.066838] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   31.066845] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   31.066851] *** tx_isp_video_s_stream: Calling subdev[3]->ops->video->s_stream(1) ***
[   31.066859] gc2053: s_stream called with enable=1
[   31.066867] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.066873] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.066879] gc2053: About to write streaming registers for interface 1
[   31.066885] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.066895] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.067293] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.067303] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.067312] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.067625] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.067631] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.067638] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.067645] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.067651] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.067657] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.067663] *** tx_isp_video_s_stream: subdev[3] s_stream SUCCESS ***
[   31.067669] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   31.067675] gc2053: s_stream called with enable=1
[   31.067682] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.067688] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.067694] gc2053: About to write streaming registers for interface 1
[   31.067700] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.067709] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.068027] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.068034] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.068043] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.068355] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.068361] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.068367] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.068374] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.068380] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.068386] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.068392] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   31.068398] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   31.079175] csi_core_ops_init: sd=811f6000, csi_dev=811f6000, enable=1
[   31.079187] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   31.114805] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   31.114855] ISP IOCTL: cmd=0x800456d0 arg=0x7ff618c0
[   31.114864] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.114870] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   31.114877] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.114884] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.114889] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.114897] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.114904] VIC activated: state 1 -> 2 (READY)
[   31.114909] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   31.114915] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   31.114921] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   31.114927] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   31.114933] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.114940] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.114946] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.114953] csi_video_s_stream: sd=811f6000, enable=1
[   31.114960] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.114968] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=1 ***
[   31.114974] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.114979] *** vic_core_s_stream: STREAM ON ***
[   31.114985] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.114991] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.114997] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.115007] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   31.115013] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   31.115020] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.115025] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.139161] STREAMING: CPM clocks configured for VIC access
[   31.139176] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.139182] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.139189] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.139195] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.139201] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.139206] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.139213] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.139220] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.139227] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.139232] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.139237] *** VIC unlock: Commands written, checking VIC status register ***
[   31.139244] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.139249] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.139255] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.139261] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.139266] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.139272] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.139347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.139355] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.139362] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.139370] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.139376] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.139383] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.139389] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.139395] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.139401] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.139406] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.139413] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.139418] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.139424] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.139430] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.139436] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.139442] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.139448] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.139454] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.139460] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.139465] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.139472] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.139478] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.139487] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.139493] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.139499] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.139506] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.139511] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.139517] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.139523] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.139529] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.139535] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.139541] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.139549] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.139556] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.139561] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.139568] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.139574] ispvic_frame_channel_s_stream: arg1=811f6400, arg2=1
[   31.139580] ispvic_frame_channel_s_stream: s0 (vic_dev) = 811f6400
[   31.139587] ispvic_frame_channel_s_stream[2441]: streamon
[   31.139593] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.139599] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.139605] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.139611] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.139616] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.139623] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.139629] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.139636] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.139641] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.139647] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.139653] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.139659] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.139665] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.139673] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.139680] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.139687] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.139695] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.139703] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.139709] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.139714] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.139720] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.139727] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.139733] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.139739] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.139744] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.139751] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.139755] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.139767] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.139775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.139839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.139849] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.139855] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.139864] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.139871] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.139876] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.139882] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.139889] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.140895] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.140901] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.140907] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.141013] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.141121] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.141128] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.141133] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.141139] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.141145] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.141151] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.141159] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.141164] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.141170] *** tx_vic_enable_irq: completed successfully ***
[   31.543454] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.543469] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   31.543476] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   31.543486] gc2053: s_stream called with enable=1
[   31.543493] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.543500] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.543506] gc2053: About to write streaming registers for interface 1
[   31.543512] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.543522] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.547123] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.547136] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.547146] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.547461] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.547468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.547474] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.547481] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.547487] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.547493] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.547500] gc2053: s_stream called with enable=1
[   31.547507] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.547513] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.547520] gc2053: About to write streaming registers for interface 1
[   31.547526] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.547534] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.547852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.547859] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.547868] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.548182] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.548188] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.548195] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.548201] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.548207] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.548213] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.673231] ISP M0 device open called from pid 2281
[   31.673259] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.673267] ISP M0 tuning buffer allocated: 82218000 (size=0x500c, aligned)
[   31.673273] tisp_par_ioctl global variable set: 82218000
[   31.673324] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.673332] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.673338] isp_core_tuning_init: Initializing tuning data structure
[   31.673355] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   31.673362] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.673367] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.673374] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   31.673380] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.673385] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.673392] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.673399] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.673405] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.673410] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.673416] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.673438] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.673445] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.673451] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.673459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.673466] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.673472] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   31.674004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674016] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.674024] Set control: cmd=0x980901 value=128
[   31.674196] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674206] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.674213] Set control: cmd=0x98091b value=128
[   31.674341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674350] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.674357] Set control: cmd=0x980902 value=128
[   31.674363] tisp_bcsh_saturation: saturation=128
[   31.674368] tiziano_bcsh_update: Updating BCSH parameters
[   31.674376]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.674382] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.674506] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674515] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.674522] Set control: cmd=0x980900 value=128
[   31.674666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674676] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.674683] Set control: cmd=0x980901 value=128
[   31.674804] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674813] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.674820] Set control: cmd=0x98091b value=128
[   31.674939] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674948] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.674955] Set control: cmd=0x980902 value=128
[   31.674961] tisp_bcsh_saturation: saturation=128
[   31.674966] tiziano_bcsh_update: Updating BCSH parameters
[   31.674973]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.674978] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.675097] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675106] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.675112] Set control: cmd=0x980900 value=128
[   31.675239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675248] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.675254] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.675387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675395] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.675401] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.675524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675533] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   31.675540] Set control: cmd=0x980914 value=0
[   31.675659] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675668] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   31.675674] Set control: cmd=0x980915 value=0
[   31.675874] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.675890] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.675896] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.675902] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.676040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.676050] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.676056] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.676583] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   31.676596] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   31.676603] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.676610] csi_video_s_stream: sd=811f6000, enable=0
[   31.676618] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.676625] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=0 ***
[   31.676632] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.676636] *** vic_core_s_stream: STREAM OFF ***
[   31.676646] gc2053: s_stream called with enable=0
[   31.676653] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.676659] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.676665] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.676674] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.676993] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.677000] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.677009] sensor_write: reg=0x3e val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.677326] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.677333] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.677340] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.677346] gc2053: Sensor hardware streaming stopped
[   31.677352] gc2053: s_stream called with enable=0
[   31.677358] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.677364] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.677370] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.677378] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.677692] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.677699] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.677707] sensor_write: reg=0x3e val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.678020] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.678027] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.678033] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.678039] gc2053: Sensor hardware streaming stopped
[   31.678047] ISP IOCTL: cmd=0x800456d1 arg=0x7ff618c0
[   31.678054] tx_isp_video_link_destroy: Destroying links for config 0
[   31.678061] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   31.678070] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.678077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   31.678084] Set control: cmd=0x8000164 value=1
[   31.678092] ISP IOCTL: cmd=0x800456d0 arg=0x7ff618c0
[   31.678097] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.678103] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   31.678109] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   31.678116] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.678122] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.678128] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.678134] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.678141] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.678146] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.678152] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.678158] csi_video_s_stream: sd=811f6000, enable=1
[   31.678164] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.678171] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=1 ***
[   31.678177] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.678182] *** vic_core_s_stream: STREAM ON ***
[   31.678188] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.678194] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.678200] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.678208] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   31.678214] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   31.678221] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.678226] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.699177] STREAMING: CPM clocks configured for VIC access
[   31.699191] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.699197] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.699204] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.699210] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.699216] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.699222] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.699228] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.699235] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.699242] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.699247] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.699253] *** VIC unlock: Commands written, checking VIC status register ***
[   31.699259] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.699265] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.699270] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.699276] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.699282] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.699287] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.699362] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.699370] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.699377] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.699385] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.699390] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.699398] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.699404] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.699410] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.699415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.699421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.699427] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.699433] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.699438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.699445] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.699451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.699456] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.699463] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.699469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.699474] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.699480] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.699487] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.699492] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.699501] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.699508] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.699513] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.699520] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.699526] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.699532] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.699538] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.699543] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.699550] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.699556] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.699564] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.699570] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.699576] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.699582] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.699589] ispvic_frame_channel_s_stream: arg1=811f6400, arg2=1
[   31.699595] ispvic_frame_channel_s_stream: s0 (vic_dev) = 811f6400
[   31.699602] ispvic_frame_channel_s_stream[2441]: streamon
[   31.699608] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.699614] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.699620] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.699625] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.699631] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.699638] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.699644] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.699650] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.699656] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.699662] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.699668] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.699674] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.699680] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.699687] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.699695] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.699702] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.699710] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.699717] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.699723] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.699729] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.699734] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.699742] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.699748] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.699753] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.699759] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.699765] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.699770] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.699782] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.699790] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.699854] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.699864] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.699870] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.699879] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.699886] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.699891] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.699898] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.699904] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.700911] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.700916] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.700922] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.701029] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.701136] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.701143] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.701148] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.701154] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.701160] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.701166] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.701174] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.701179] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.701184] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# d[INFO:WS.cpp]: Server started on port 8089
mset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg [INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

[   31.139272] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.139347] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.139355] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.139362] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.139370] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.139376] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.139383] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.139389] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.139395] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.139401] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.139406] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.139413] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.139418] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.139424] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.139430] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.139436] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.139442] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.139448] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.139454] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.139460] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.139465] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.139472] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.139478] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.139487] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.139493] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.139499] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.139506] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.139511] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.139517] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.139523] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.139529] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.139535] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.139541] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.139549] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.139556] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.139561] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.139568] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.139574] ispvic_frame_channel_s_stream: arg1=811f6400, arg2=1
[   31.139580] ispvic_frame_channel_s_stream: s0 (vic_dev) = 811f6400
[   31.139587] ispvic_frame_channel_s_stream[2441]: streamon
[   31.139593] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.139599] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.139605] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.139611] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.139616] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.139623] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.139629] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.139636] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.139641] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.139647] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.139653] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.139659] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.139665] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.139673] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.139680] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.139687] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.139695] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.139703] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.139709] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.139714] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.139720] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.139727] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.139733] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.139739] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.139744] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.139751] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.139755] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.139767] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.139775] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.139839] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.139849] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.139855] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.139864] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.139871] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.139876] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.139882] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.139889] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.140895] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.140901] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.140907] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.141013] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.141121] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.141128] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.141133] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.141139] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.141145] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.141151] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.141159] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.141164] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.141170] *** tx_vic_enable_irq: completed successfully ***
[   31.543454] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   31.543469] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   31.543476] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   31.543486] gc2053: s_stream called with enable=1
[   31.543493] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.543500] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.543506] gc2053: About to write streaming registers for interface 1
[   31.543512] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.543522] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.547123] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.547136] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.547146] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.547461] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.547468] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.547474] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.547481] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.547487] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.547493] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.547500] gc2053: s_stream called with enable=1
[   31.547507] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.547513] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   31.547520] gc2053: About to write streaming registers for interface 1
[   31.547526] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   31.547534] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.547852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.547859] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.547868] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   31.548182] sensor_write: reg=0x3e val=0x91 SUCCESS
[   31.548188] sensor_write_array: reg[2] 0x3e=0x91 OK
[   31.548195] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.548201] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   31.548207] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   31.548213] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   31.673231] ISP M0 device open called from pid 2281
[   31.673259] *** REFERENCE DRIVER IMPLEMENTATION ***
[   31.673267] ISP M0 tuning buffer allocated: 82218000 (size=0x500c, aligned)
[   31.673273] tisp_par_ioctl global variable set: 82218000
[   31.673324] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   31.673332] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   31.673338] isp_core_tuning_init: Initializing tuning data structure
[   31.673355] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   31.673362] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   31.673367] *** SAFE: mode_flag properly initialized using struct member access ***
[   31.673374] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   31.673380] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   31.673385] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   31.673392] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.673399] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.673405] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.673410] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.673416] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.673438] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.673445] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   31.673451] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   31.673459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   31.673466] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   31.673472] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   31.674004] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674016] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.674024] Set control: cmd=0x980901 value=128
[   31.674196] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674206] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.674213] Set control: cmd=0x98091b value=128
[   31.674341] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674350] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.674357] Set control: cmd=0x980902 value=128
[   31.674363] tisp_bcsh_saturation: saturation=128
[   31.674368] tiziano_bcsh_update: Updating BCSH parameters
[   31.674376]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.674382] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.674506] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674515] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.674522] Set control: cmd=0x980900 value=128
[   31.674666] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674676] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   31.674683] Set control: cmd=0x980901 value=128
[   31.674804] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674813] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   31.674820] Set control: cmd=0x98091b value=128
[   31.674939] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.674948] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   31.674955] Set control: cmd=0x980902 value=128
[   31.674961] tisp_bcsh_saturation: saturation=128
[   31.674966] tiziano_bcsh_update: Updating BCSH parameters
[   31.674973]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   31.674978] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   31.675097] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675106] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   31.675112] Set control: cmd=0x980900 value=128
[   31.675239] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675248] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.675254] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.675387] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675395] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.675401] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.675524] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675533] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   31.675540] Set control: cmd=0x980914 value=0
[   31.675659] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.675668] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   31.675674] Set control: cmd=0x980915 value=0
[   31.675874] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.675884] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   31.675890] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   31.675896] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   31.675902] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   31.676040] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   31.676050] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   31.676056] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   31.676583] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   31.676596] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   31.676603] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.676610] csi_video_s_stream: sd=811f6000, enable=0
[   31.676618] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   31.676625] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=0 ***
[   31.676632] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.676636] *** vic_core_s_stream: STREAM OFF ***
[   31.676646] gc2053: s_stream called with enable=0
[   31.676653] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.676659] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.676665] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.676674] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.676993] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.677000] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.677009] sensor_write: reg=0x3e val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.677326] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.677333] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.677340] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.677346] gc2053: Sensor hardware streaming stopped
[   31.677352] gc2053: s_stream called with enable=0
[   31.677358] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   31.677364] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   31.677370] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   31.677378] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.677692] sensor_write: reg=0xfe val=0x00 SUCCESS
[   31.677699] sensor_write_array: reg[1] 0xfe=0x00 OK
[   31.677707] sensor_write: reg=0x3e val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   31.678020] sensor_write: reg=0x3e val=0x00 SUCCESS
[   31.678027] sensor_write_array: reg[2] 0x3e=0x00 OK
[   31.678033] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   31.678039] gc2053: Sensor hardware streaming stopped
[   31.678047] ISP IOCTL: cmd=0x800456d1 arg=0x7ff618c0
[   31.678054] tx_isp_video_link_destroy: Destroying links for config 0
[   31.678061] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   31.678070] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   31.678077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   31.678084] Set control: cmd=0x8000164 value=1
[   31.678092] ISP IOCTL: cmd=0x800456d0 arg=0x7ff618c0
[   31.678097] TX_ISP_VIDEO_LINK_SETUP: config=0
[   31.678103] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   31.678109] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   31.678116] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   31.678122] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   31.678128] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   31.678134] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   31.678141] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   31.678146] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   31.678152] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   31.678158] csi_video_s_stream: sd=811f6000, enable=1
[   31.678164] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   31.678171] *** vic_core_s_stream: BINARY NINJA EXACT - sd=811f6400, enable=1 ***
[   31.678177] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   31.678182] *** vic_core_s_stream: STREAM ON ***
[   31.678188] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   31.678194] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   31.678200] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   31.678208] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   31.678214] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   31.678221] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   31.678226] *** STREAMING: Configuring CPM registers for VIC access ***
[   31.699177] STREAMING: CPM clocks configured for VIC access
[   31.699191] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   31.699197] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   31.699204] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   31.699210] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   31.699216] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   31.699222] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   31.699228] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   31.699235] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   31.699242] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   31.699247] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   31.699253] *** VIC unlock: Commands written, checking VIC status register ***
[   31.699259] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   31.699265] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   31.699270] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   31.699276] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   31.699282] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   31.699287] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   31.699362] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   31.699370] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   31.699377] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   31.699385] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   31.699390] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   31.699398] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   31.699404] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   31.699410] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   31.699415] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   31.699421] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   31.699427] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   31.699433] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   31.699438] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   31.699445] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000001 (expect 0xb5742249) ***
[   31.699451] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   31.699456] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   31.699463] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   31.699469] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   31.699474] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   31.699480] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   31.699487] *** ISP CORE VERIFY: 0x30=0x00000000, 0x10=0x00000000 ***
[   31.699492] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   31.699501] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x00000000, 0x0c=0x00000000, 0x100=0x00000000, 0x14=0x00000000 ***
[   31.699508] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   31.699513] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   31.699520] *** VIC INTERRUPT: imr_ok=0, imcr_ok=0, config_ok=0, control_ok=0 ***
[   31.699526] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   31.699532] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   31.699538] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   31.699543] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   31.699550] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   31.699556] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.699564] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.699570] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   31.699576] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   31.699582] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   31.699589] ispvic_frame_channel_s_stream: arg1=811f6400, arg2=1
[   31.699595] ispvic_frame_channel_s_stream: s0 (vic_dev) = 811f6400
[   31.699602] ispvic_frame_channel_s_stream[2441]: streamon
[   31.699608] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   31.699614] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   31.699620] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   31.699625] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   31.699631] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   31.699638] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   31.699644] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   31.699650] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   31.699656] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   31.699662] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   31.699668] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   31.699674] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   31.699680] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   31.699687] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   31.699695] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   31.699702] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   31.699710] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   31.699717] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   31.699723] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   31.699729] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   31.699734] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   31.699742] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   31.699748] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   31.699753] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   31.699759] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   31.699765] ispvic_frame_channel_qbuf: arg1=811f6400, arg2=  (null)
[   31.699770] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   31.699782] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   31.699790] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x00000000 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   31.699854] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   31.699864] *** VIC BUFS (PRIMARY): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.699870] *** VIC CTRL (PRIMARY): [0x300]=0x00000000 ***
[   31.699879] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   31.699886] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   31.699891] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   31.699898] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   31.699904] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   31.700911] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   31.700916] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   31.700922] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   31.701029] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.701136] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   31.701143] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   31.701148] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   31.701154] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   31.701160] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   31.701166] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   31.701174] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   31.701179] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   31.701184] *** tx_vic_enable_irq: completed successfully ***
[   32.133881] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   32.133895] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   32.133902] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   32.133913] gc2053: s_stream called with enable=1
[   32.133919] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.133925] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.133932] gc2053: About to write streaming registers for interface 1
[   32.133938] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.133948] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   32.134269] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.134276] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.134285] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   32.134603] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.134610] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.134616] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.134623] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.134629] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.134635] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.134641] gc2053: s_stream called with enable=1
[   32.134648] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   32.134653] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   32.134660] gc2053: About to write streaming registers for interface 1
[   32.134666] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   32.134674] sensor_write: reg=0xfe val=0x00, client=854efc00, adapter=i2c0, addr=0x37
[   32.134986] sensor_write: reg=0xfe val=0x00 SUCCESS
[   32.134993] sensor_write_array: reg[1] 0xfe=0x00 OK
[   32.135001] sensor_write: reg=0x3e val=0x91, client=854efc00, adapter=i2c0, addr=0x37
[   32.135314] sensor_write: reg=0x3e val=0x91 SUCCESS
[   32.135321] sensor_write_array: reg[2] 0x3e=0x91 OK
[   32.135327] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   32.135334] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   32.135339] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   32.135345] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   32.135583] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   32.135594] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   32.135601] Set control: cmd=0x980918 value=2
[   32.135741] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.135751] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.135757] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.135892] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.135901] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.135907] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.136027] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.136035] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.136041] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.136153] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.136161] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.136167] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.136311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.136319] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.136325] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.139321] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.139333] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.139339] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.139554] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.139563] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.139569] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.139705] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.139714] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.139720] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.139939] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.139949] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.139954] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.140089] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.140098] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   32.140104] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   32.401879] *** FRAME CHANNEL OPEN: minor=54 ***
[   32.401891] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   32.401897] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   32.401903] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   32.401909] *** SAFE: Frame channel device stored in file->private_data ***
[   32.401915] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   32.401923] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   32.401941] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   32.401949] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   32.401957] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   32.403431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   32.403444] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   32.403451] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   32.403458] Channel 0: Request 4 buffers, type=1 memory=2
[   32.403464] Channel 0: USERPTR mode - client will provide buffers
[   32.403470] Channel 0: USERPTR mode - 4 user buffers expected
[   32.403480] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 822fc780 ***
[   32.403487] *** Channel 0: VIC active_buffer_count set to 4 ***
[   32.403492] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.403499] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   32.403525] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.403532] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.403538] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403544] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403551] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.403559] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.403565] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403573] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.403579] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.403585] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.403593] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.403599] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.403606] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.403613] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.403621] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.403629] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   32.403636] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=1 ***
[   32.403643] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.403650] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.403657] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.403667] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.403673] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.403679] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403685] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403693] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.403701] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.403707] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403714] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.403721] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.403726] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.403733] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.403739] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.403745] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.403752] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.403759] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.403767] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   32.403775] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=2 ***
[   32.403781] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.403788] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.403794] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.403803] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.403809] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.403815] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403821] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403829] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.403836] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.403843] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403849] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.403856] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.403861] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.403869] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.403875] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.403881] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.403887] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.403895] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.403903] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   32.403910] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=3 ***
[   32.403917] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.403923] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.403929] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.403938] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.403945] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.403950] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403956] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403963] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   32.403971] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   32.403977] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403985] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   32.403991] *** Channel 0: QBUF - Queue buffer index=3 ***
[   32.403997] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   32.404003] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   32.404010] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.404016] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.404022] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   32.404030] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   32.404038] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   32.404045] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.404052] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   32.404059] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   32.404065] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.404155] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.404164] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.404171] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.404177] Channel 0: STREAMON - Enqueuing buffers in driver
[   32.404183] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.408903] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.408917] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.408923] *** Channel 0: Frame completion wait ***
[   32.408929] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.408935] *** Channel 0: Frame wait returned 10 ***
[   32.408941] *** Channel 0: Frame was ready, consuming it ***
[   32.409045] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.409053] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.409059] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.409065] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.409076] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.409083] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.409089] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.409361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.409374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.409380] *** Channel 0: Frame completion wait ***
[   32.409386] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.469456] *** FRAME CHANNEL OPEN: minor=53 ***
[   32.469468] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   32.469474] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   32.469481] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   32.469487] *** SAFE: Frame channel device stored in file->private_data ***
[   32.469493] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   32.469501] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   32.469518] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   32.469525] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   32.469534] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   32.470375] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   32.470385] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   32.470392] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   32.470399] Channel 1: Request 2 buffers, type=1 memory=2
[   32.470405] Channel 1: USERPTR mode - client will provide buffers
[   32.470411] Channel 1: USERPTR mode - 2 user buffers expected
[   32.470421] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 822fc480 ***
[   32.470428] *** Channel 1: VIC active_buffer_count set to 2 ***
[   32.470433] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.470440] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   32.470454] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.470461] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.470467] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.470473] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.470481] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.470488] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.470495] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.470502] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.470509] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.470514] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.470522] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.470529] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.470537] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.470545] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   32.470553] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=1 ***
[   32.470559] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.470566] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.470573] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.470583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.470589] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.470595] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.470601] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.470609] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.470616] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.470623] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.470629] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.470636] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.470642] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.470649] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.470655] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.470663] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.470671] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.470679] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   32.470685] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.470692] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.470698] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.470790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.470800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.470807] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.470813] Channel 1: STREAMON - Enqueuing buffers in driver
[   32.470819] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.477455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.477469] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.477475] *** Channel 1: Frame completion wait ***
[   32.477481] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.477487] *** Channel 1: Frame wait returned 10 ***
[   32.477493] *** Channel 1: Frame was ready, consuming it ***
[   32.477549] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.477557] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.477564] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.477570] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.477580] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.477587] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.477593] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.477609] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.477617] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.477623] *** Channel 1: Frame completion wait ***
[   32.477628] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.509163] *** Channel 0: Frame wait returned 0 ***
[   32.509175] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.509197] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.509204] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.509211] *** Channel 0: Frame completion wait ***
[   32.509216] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.509222] *** Channel 0: Frame wait returned 10 ***
[   32.509228] *** Channel 0: Frame was ready, consuming it ***
[   32.509235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.509242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.509248] *** Channel 0: Frame completion wait ***
[   32.509253] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.569169] *** Channel 1: Frame wait returned 0 ***
[   32.569181] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.569203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.569211] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.569217] *** Channel 1: Frame completion wait ***
[   32.569223] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.569229] *** Channel 1: Frame wait returned 10 ***
[   32.569234] *** Channel 1: Frame was ready, consuming it ***
[   32.569242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.569249] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.569254] *** Channel 1: Frame completion wait ***
[   32.569260] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.599165] *** Channel 0: DQBUF wait returned 0 ***
[   32.599177] *** Channel 0: DQBUF timeout, generating frame ***
[   32.599185] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.599225] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.599233] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.599239] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.599245] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.599250] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.599368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.599378] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.599384] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.599390] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.599400] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.599407] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.599413] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.609161] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.609174] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.609181] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.609187] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.609194] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.609202] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.609209] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.609216] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.609222] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.609228] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.609236] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.609243] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.609249] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.609257] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.609265] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.609273] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   32.609281] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.609287] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.609294] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.609304] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.609379] *** Channel 0: Frame wait returned 1 ***
[   32.609400] *** Channel 0: Frame was ready, consuming it ***
[   32.609413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.609421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.609427] *** Channel 0: Frame completion wait ***
[   32.609433] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.669154] *** Channel 1: DQBUF wait returned 0 ***
[   32.669166] *** Channel 1: DQBUF timeout, generating frame ***
[   32.669175] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.669289] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.669298] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.669305] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.669311] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.669321] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.669328] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.669335] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.669352] *** Channel 1: Frame wait returned 0 ***
[   32.669359] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.669370] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.669377] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.669383] *** Channel 1: Frame completion wait ***
[   32.669389] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.669395] *** Channel 1: Frame wait returned 10 ***
[   32.669401] *** Channel 1: Frame was ready, consuming it ***
[   32.669409] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.669415] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.669421] *** Channel 1: Frame completion wait ***
[   32.669427] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.671061] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.671074] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.671099] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.671105] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.671112] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.671120] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.671127] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.671134] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.671141] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.671146] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.671154] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.671161] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.671169] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.671177] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   32.671185] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   32.671192] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.671199] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.671210] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.671431] *** Channel 1: Frame wait returned 10 ***
[   32.671439] *** Channel 1: Frame was ready, consuming it ***
[   32.671457] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.671465] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.671471] *** Channel 1: Frame completion wait ***
[   32.671477] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.676707] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.676721] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.676727] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.676733] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.676738] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.709165] *** Channel 0: Frame wait returned 0 ***
[   32.709177] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.709198] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.709206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.709212] *** Channel 0: Frame completion wait ***
[   32.709217] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.709224] *** Channel 0: Frame wait returned 10 ***
[   32.709229] *** Channel 0: Frame was ready, consuming it ***
[   32.709237] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.709244] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.709249] *** Channel 0: Frame completion wait ***
[   32.709255] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   32.403815] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403821] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403829] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.403836] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.403843] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403849] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.403856] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.403861] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.403869] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.403875] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.403881] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.403887] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.403895] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.403903] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   32.403910] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=3 ***
[   32.403917] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.403923] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.403929] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.403938] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.403945] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.403950] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.403956] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.403963] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   32.403971] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   32.403977] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.403985] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   32.403991] *** Channel 0: QBUF - Queue buffer index=3 ***
[   32.403997] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   32.404003] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   32.404010] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.404016] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.404022] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   32.404030] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   32.404038] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   32.404045] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.404052] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   32.404059] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   32.404065] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.404155] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.404164] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.404171] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.404177] Channel 0: STREAMON - Enqueuing buffers in driver
[   32.404183] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.408903] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.408917] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.408923] *** Channel 0: Frame completion wait ***
[   32.408929] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.408935] *** Channel 0: Frame wait returned 10 ***
[   32.408941] *** Channel 0: Frame was ready, consuming it ***
[   32.409045] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.409053] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.409059] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.409065] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.409076] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.409083] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.409089] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.409361] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.409374] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.409380] *** Channel 0: Frame completion wait ***
[   32.409386] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.469456] *** FRAME CHANNEL OPEN: minor=53 ***
[   32.469468] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   32.469474] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   32.469481] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   32.469487] *** SAFE: Frame channel device stored in file->private_data ***
[   32.469493] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   32.469501] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   32.469518] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   32.469525] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   32.469534] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   32.470375] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   32.470385] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   32.470392] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   32.470399] Channel 1: Request 2 buffers, type=1 memory=2
[   32.470405] Channel 1: USERPTR mode - client will provide buffers
[   32.470411] Channel 1: USERPTR mode - 2 user buffers expected
[   32.470421] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 822fc480 ***
[   32.470428] *** Channel 1: VIC active_buffer_count set to 2 ***
[   32.470433] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   32.470440] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   32.470454] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.470461] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.470467] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.470473] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.470481] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.470488] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.470495] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.470502] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.470509] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.470514] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.470522] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.470529] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.470537] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.470545] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   32.470553] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=1 ***
[   32.470559] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.470566] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.470573] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.470583] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.470589] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.470595] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.470601] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.470609] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.470616] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.470623] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.470629] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.470636] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.470642] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.470649] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.470655] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.470663] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.470671] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.470679] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   32.470685] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.470692] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.470698] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.470790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   32.470800] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   32.470807] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   32.470813] Channel 1: STREAMON - Enqueuing buffers in driver
[   32.470819] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   32.477455] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.477469] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.477475] *** Channel 1: Frame completion wait ***
[   32.477481] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.477487] *** Channel 1: Frame wait returned 10 ***
[   32.477493] *** Channel 1: Frame was ready, consuming it ***
[   32.477549] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.477557] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.477564] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.477570] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.477580] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.477587] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.477593] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.477609] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.477617] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.477623] *** Channel 1: Frame completion wait ***
[   32.477628] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.509163] *** Channel 0: Frame wait returned 0 ***
[   32.509175] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.509197] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.509204] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.509211] *** Channel 0: Frame completion wait ***
[   32.509216] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.509222] *** Channel 0: Frame wait returned 10 ***
[   32.509228] *** Channel 0: Frame was ready, consuming it ***
[   32.509235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.509242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.509248] *** Channel 0: Frame completion wait ***
[   32.509253] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.569169] *** Channel 1: Frame wait returned 0 ***
[   32.569181] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.569203] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.569211] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.569217] *** Channel 1: Frame completion wait ***
[   32.569223] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.569229] *** Channel 1: Frame wait returned 10 ***
[   32.569234] *** Channel 1: Frame was ready, consuming it ***
[   32.569242] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.569249] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.569254] *** Channel 1: Frame completion wait ***
[   32.569260] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.599165] *** Channel 0: DQBUF wait returned 0 ***
[   32.599177] *** Channel 0: DQBUF timeout, generating frame ***
[   32.599185] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.599225] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.599233] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.599239] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.599245] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.599250] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.599368] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.599378] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.599384] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.599390] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.599400] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.599407] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.599413] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.609161] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.609174] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.609181] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.609187] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.609194] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.609202] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   32.609209] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.609216] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   32.609222] *** Channel 0: QBUF - Queue buffer index=0 ***
[   32.609228] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.609236] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   32.609243] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.609249] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.609257] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   32.609265] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   32.609273] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   32.609281] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.609287] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   32.609294] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   32.609304] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.609379] *** Channel 0: Frame wait returned 1 ***
[   32.609400] *** Channel 0: Frame was ready, consuming it ***
[   32.609413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.609421] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.609427] *** Channel 0: Frame completion wait ***
[   32.609433] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.669154] *** Channel 1: DQBUF wait returned 0 ***
[   32.669166] *** Channel 1: DQBUF timeout, generating frame ***
[   32.669175] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   32.669289] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.669298] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.669305] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.669311] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.669321] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.669328] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.669335] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.669352] *** Channel 1: Frame wait returned 0 ***
[   32.669359] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.669370] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.669377] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.669383] *** Channel 1: Frame completion wait ***
[   32.669389] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.669395] *** Channel 1: Frame wait returned 10 ***
[   32.669401] *** Channel 1: Frame was ready, consuming it ***
[   32.669409] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.669415] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.669421] *** Channel 1: Frame completion wait ***
[   32.669427] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.671061] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.671074] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.671099] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.671105] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.671112] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   32.671120] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   32.671127] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.671134] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   32.671141] *** Channel 1: QBUF - Queue buffer index=0 ***
[   32.671146] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   32.671154] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   32.671161] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   32.671169] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   32.671177] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   32.671185] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   32.671192] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   32.671199] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   32.671210] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.671431] *** Channel 1: Frame wait returned 10 ***
[   32.671439] *** Channel 1: Frame was ready, consuming it ***
[   32.671457] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.671465] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.671471] *** Channel 1: Frame completion wait ***
[   32.671477] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.676707] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.676721] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.676727] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.676733] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.676738] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.709165] *** Channel 0: Frame wait returned 0 ***
[   32.709177] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.709198] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.709206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.709212] *** Channel 0: Frame completion wait ***
[   32.709217] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.709224] *** Channel 0: Frame wait returned 10 ***
[   32.709229] *** Channel 0: Frame was ready, consuming it ***
[   32.709237] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.709244] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.709249] *** Channel 0: Frame completion wait ***
[   32.709255] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.769154] *** Channel 1: Frame wait returned 0 ***
[   32.769166] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.769187] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.769195] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.769201] *** Channel 1: Frame completion wait ***
[   32.769206] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.769213] *** Channel 1: Frame wait returned 10 ***
[   32.769218] *** Channel 1: Frame was ready, consuming it ***
[   32.769226] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.769232] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.769238] *** Channel 1: Frame completion wait ***
[   32.769244] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.799180] *** Channel 0: DQBUF wait returned 0 ***
[   32.799191] *** Channel 0: DQBUF timeout, generating frame ***
[   32.799200] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   32.799224] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.799232] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.799238] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.799244] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.799249] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.799383] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.799392] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.799398] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.799404] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.799414] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.799421] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.799428] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.810017] *** Channel 0: Frame wait returned 0 ***
[   32.810028] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.810048] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.810056] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.810062] *** Channel 0: Frame completion wait ***
[   32.810068] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.810074] *** Channel 0: Frame wait returned 10 ***
[   32.810080] *** Channel 0: Frame was ready, consuming it ***
[   32.810088] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.810094] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.810100] *** Channel 0: Frame completion wait ***
[   32.810106] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.810322] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.810334] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.810340] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.810346] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.810353] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.810361] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   32.810368] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.810374] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   32.810381] *** Channel 0: QBUF - Queue buffer index=1 ***
[   32.810387] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.810395] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   32.810402] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.810408] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.810415] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   32.810423] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   32.810431] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   32.810439] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.810446] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   32.810453] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   32.810465] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.810596] *** Channel 0: DQBUF wait returned 19 ***
[   32.810608] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   32.810626] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   32.810634] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   32.810640] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   32.810646] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   32.810651] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   32.810772] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.810782] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.810789] *** Channel 0: DQBUF - dequeue buffer request ***
[   32.810794] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.810805] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.810812] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.810818] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.822194] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.822207] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.822214] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.822220] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   32.822227] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   32.822234] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   32.822241] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.822248] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   32.822254] *** Channel 0: QBUF - Queue buffer index=2 ***
[   32.822260] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   32.822268] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   32.822274] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   32.822282] *** Channel 0: QBUF EVENT - No VIC callback ***
[   32.822288] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   32.822296] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   32.822304] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   32.822312] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   32.822318] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   32.822325] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   32.822337] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   32.822404] *** Channel 0: Frame wait returned 9 ***
[   32.822410] *** Channel 0: Frame was ready, consuming it ***
[   32.822423] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.822430] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.822436] *** Channel 0: Frame completion wait ***
[   32.822442] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.869488] *** Channel 1: DQBUF wait returned 0 ***
[   32.869499] *** Channel 1: DQBUF timeout, generating frame ***
[   32.869508] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   32.869616] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   32.869625] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   32.869632] *** Channel 1: DQBUF - dequeue buffer request ***
[   32.869638] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   32.869648] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   32.869654] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   32.869661] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   32.869676] *** Channel 1: Frame wait returned 0 ***
[   32.869684] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.869714] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.869721] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.869728] *** Channel 1: Frame completion wait ***
[   32.869733] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.869740] *** Channel 1: Frame wait returned 10 ***
[   32.869745] *** Channel 1: Frame was ready, consuming it ***
[   32.869753] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.869760] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.869766] *** Channel 1: Frame completion wait ***
[   32.869771] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.872548] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   32.872562] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   32.872568] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   32.872575] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   32.872582] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   32.872590] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   32.872596] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   32.872604] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   32.872610] *** Channel 1: QBUF - Queue buffer index=1 ***
[   32.872616] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   32.872624] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   32.872630] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   32.872638] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   32.872646] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   32.872654] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   32.872661] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   32.872668] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   32.872680] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   32.872824] *** Channel 1: Frame wait returned 10 ***
[   32.872832] *** Channel 1: Frame was ready, consuming it ***
[   32.872846] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.872853] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.872860] *** Channel 1: Frame completion wait ***
[   32.872865] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.919164] *** Channel 0: Frame wait returned 0 ***
[   32.919176] *** Channel 0: Frame wait timeout/error, generating frame ***
[   32.919196] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.919204] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.919210] *** Channel 0: Frame completion wait ***
[   32.919216] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.919222] *** Channel 0: Frame wait returned 10 ***
[   32.919228] *** Channel 0: Frame was ready, consuming it ***
[   32.919235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.919242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.919248] *** Channel 0: Frame completion wait ***
[   32.919253] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   32.969159] *** Channel 1: Frame wait returned 0 ***
[   32.969171] *** Channel 1: Frame wait timeout/error, generating frame ***
[   32.969192] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.969200] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.969206] *** Channel 1: Frame completion wait ***
[   32.969212] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   32.969218] *** Channel 1: Frame wait returned 10 ***
[   32.969224] *** Channel 1: Frame was ready, consuming it ***
[   32.969231] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   32.969238] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   32.969244] *** Channel 1: Frame completion wait ***
[   32.969249] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.009151] *** Channel 0: DQBUF wait returned 0 ***
[   33.009163] *** Channel 0: DQBUF timeout, generating frame ***
[   33.009172] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   33.009196] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.009204] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.009210] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.009216] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.009222] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.009338] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.009348] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.009354] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.009360] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.009370] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.009376] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.009383] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.019167] *** Channel 0: Frame wait returned 0 ***
[   33.019178] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.019199] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.019206] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.019212] *** Channel 0: Frame completion wait ***
[   33.019218] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.019224] *** Channel 0: Frame wait returned 10 ***
[   33.019230] *** Channel 0: Frame was ready, consuming it ***
[   33.019238] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.019244] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.019250] *** Channel 0: Frame completion wait ***
[   33.019256] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.019424] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.019434] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.019440] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.019447] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.019454] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   33.019462] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   33.019468] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.019476] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   33.019482] *** Channel 0: QBUF - Queue buffer index=3 ***
[   33.019488] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   33.019496] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   33.019502] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.019510] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.019516] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   33.019524] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   33.019532] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   33.019540] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   33.019547] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   33.019554] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   33.019565] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.019650] *** Channel 0: DQBUF wait returned 19 ***
[   33.019661] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   33.019680] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.019687] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.019693] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.019698] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.019704] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.019825] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.019837] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.019844] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.019850] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.019860] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.019867] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.019873] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.029974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.029987] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.029994] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.030000] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.030007] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.030014] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   33.030022] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.030028] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   33.030035] *** Channel 0: QBUF - Queue buffer index=0 ***
[   33.030041] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.030049] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   33.030055] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.030062] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.030069] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   33.030077] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   33.030085] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   33.030093] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   33.030100] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   33.030106] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   33.030119] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.030186] *** Channel 0: Frame wait returned 9 ***
[   33.030193] *** Channel 0: Frame was ready, consuming it ***
[   33.030206] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.030212] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.030218] *** Channel 0: Frame completion wait ***
[   33.030224] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.069151] *** Channel 1: DQBUF wait returned 0 ***
[   33.069162] *** Channel 1: DQBUF timeout, generating frame ***
[   33.069171] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   33.069279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.069288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.069294] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.069300] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.069310] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.069317] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.069324] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.069340] *** Channel 1: Frame wait returned 0 ***
[   33.069348] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.069358] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.069366] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.069372] *** Channel 1: Frame completion wait ***
[   33.069378] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.069384] *** Channel 1: Frame wait returned 10 ***
[   33.069389] *** Channel 1: Frame was ready, consuming it ***
[   33.069397] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.069404] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.069409] *** Channel 1: Frame completion wait ***
[   33.069415] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.071782] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.071795] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.071801] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.071808] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.071815] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.071822] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.071829] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.071836] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.071842] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.071848] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.071856] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.071863] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.071871] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.071879] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   33.071887] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   33.071894] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.071900] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.071912] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.071994] *** Channel 1: Frame wait returned 10 ***
[   33.072000] *** Channel 1: Frame was ready, consuming it ***
[   33.072014] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.072021] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.072027] *** Channel 1: Frame completion wait ***
[   33.072033] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.129148] *** Channel 0: Frame wait returned 0 ***
[   33.129160] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.129180] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.129187] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.129194] *** Channel 0: Frame completion wait ***
[   33.129199] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.129206] *** Channel 0: Frame wait returned 10 ***
[   33.129211] *** Channel 0: Frame was ready, consuming it ***
[   33.129219] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.129226] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.129232] *** Channel 0: Frame completion wait ***
[   33.129237] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.169146] *** Channel 1: Frame wait returned 0 ***
[   33.169157] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.169176] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.169184] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.169190] *** Channel 1: Frame completion wait ***
[   33.169196] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.169202] *** Channel 1: Frame wait returned 10 ***
[   33.169208] *** Channel 1: Frame was ready, consuming it ***
[   33.169216] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.169222] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.169228] *** Channel 1: Frame completion wait ***
[   33.169234] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.219150] *** Channel 0: DQBUF wait returned 0 ***
[   33.219161] *** Channel 0: DQBUF timeout, generating frame ***
[   33.219170] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   33.219195] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.219202] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.219208] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.219214] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.219219] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.219334] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.219344] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.219351] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.219357] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.219366] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.219373] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.219380] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.229165] *** Channel 0: Frame wait returned 0 ***
[   33.229176] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.229195] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.229203] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.229210] *** Channel 0: Frame completion wait ***
[   33.229215] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.229222] *** Channel 0: Frame wait returned 10 ***
[   33.229227] *** Channel 0: Frame was ready, consuming it ***
[   33.229235] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.229242] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.229248] *** Channel 0: Frame completion wait ***
[   33.229253] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.229421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.229431] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.229437] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.229444] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.229451] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.229458] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   33.229465] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.229472] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   33.229478] *** Channel 0: QBUF - Queue buffer index=1 ***
[   33.229484] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.229493] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   33.229500] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.229506] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.229513] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   33.229521] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   33.229529] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   33.229537] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   33.229544] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   33.229550] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   33.229561] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.229646] *** Channel 0: DQBUF wait returned 19 ***
[   33.229658] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   33.229676] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.229683] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.229689] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.229694] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.229700] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.229821] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.229832] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.229839] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.229844] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.229855] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.229862] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.229868] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.239926] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.239938] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.239945] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.239951] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.239958] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   33.239966] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   33.239972] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.239980] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   33.239986] *** Channel 0: QBUF - Queue buffer index=2 ***
[   33.239992] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   33.240000] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   33.240006] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.240013] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.240020] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   33.240028] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   33.240036] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   33.240044] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   33.240051] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   33.240058] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   33.240070] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.240138] *** Channel 0: Frame wait returned 9 ***
[   33.240144] *** Channel 0: Frame was ready, consuming it ***
[   33.240174] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.240181] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.240188] *** Channel 0: Frame completion wait ***
[   33.240194] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.269153] *** Channel 1: DQBUF wait returned 0 ***
[   33.269164] *** Channel 1: DQBUF timeout, generating frame ***
[   33.269174] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   33.269293] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.269302] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.269309] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.269315] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.269325] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.269332] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.269338] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.269356] *** Channel 1: Frame wait returned 0 ***
[   33.269363] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.269374] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.269381] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.269388] *** Channel 1: Frame completion wait ***
[   33.269393] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.269400] *** Channel 1: Frame wait returned 10 ***
[   33.269405] *** Channel 1: Frame was ready, consuming it ***
[   33.269412] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.269419] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.269425] *** Channel 1: Frame completion wait ***
[   33.269430] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.271796] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.271825] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.271832] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.271838] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.271846] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   33.271853] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   33.271860] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.271867] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   33.271873] *** Channel 1: QBUF - Queue buffer index=1 ***
[   33.271879] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   33.271887] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   33.271894] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   33.271902] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   33.271910] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   33.271918] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   33.271924] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   33.271932] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   33.271942] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.272029] *** Channel 1: Frame wait returned 10 ***
[   33.272036] *** Channel 1: Frame was ready, consuming it ***
[   33.272049] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.272056] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.272062] *** Channel 1: Frame completion wait ***
[   33.272068] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.339152] *** Channel 0: Frame wait returned 0 ***
[   33.339164] *** Channel 0: Frame wait timeout/error, generating frame ***
[   33.339186] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.339193] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.339199] *** Channel 0: Frame completion wait ***
[   33.339205] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.339211] *** Channel 0: Frame wait returned 10 ***
[   33.339216] *** Channel 0: Frame was ready, consuming it ***
[   33.339225] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.339232] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.339238] *** Channel 0: Frame completion wait ***
[   33.339243] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.369150] *** Channel 1: Frame wait returned 0 ***
[   33.369162] *** Channel 1: Frame wait timeout/error, generating frame ***
[   33.429147] *** Channel 0: DQBUF wait returned 0 ***
[   33.429158] *** Channel 0: DQBUF timeout, generating frame ***
[   33.429167] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   33.429190] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   33.429198] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   33.429204] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   33.429210] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   33.429215] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   33.429331] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.429341] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.429348] *** Channel 0: DQBUF - dequeue buffer request ***
[   33.429354] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.429364] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.429370] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.429377] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.439318] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.439332] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.439338] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.439344] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   33.439352] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   33.439359] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   33.439366] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.439373] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   33.439380] *** Channel 0: QBUF - Queue buffer index=3 ***
[   33.439386] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   33.439394] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   33.439400] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   33.439407] *** Channel 0: QBUF EVENT - No VIC callback ***
[   33.439414] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   33.439422] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   33.439430] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   33.439438] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=822fc780, vbm_buffer_count=4 ***
[   33.439444] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   33.439452] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   33.439462] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   33.439486] *** Channel 0: Frame wait returned 1 ***
[   33.439492] *** Channel 0: Frame was ready, consuming it ***
[   33.439504] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.439512] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.439518] *** Channel 0: Frame completion wait ***
[   33.439524] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   33.469161] *** Channel 1: DQBUF wait returned 1 ***
[   33.469175] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   33.469279] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   33.469288] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   33.469295] *** Channel 1: DQBUF - dequeue buffer request ***
[   33.469301] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   33.469311] *** tx_isp_get_sensor: Found real sensor subdev at index 5: 846d5400 (name=gc2053) ***
[   33.469317] *** tx_isp_get_sensor: Found real sensor: 846d5400 ***
[   33.469324] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   33.469555] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   33.469569] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   33.469575] *** Channel 1: Frame completion wait ***
[   33.469581] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   33.470365] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   33.470379] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   33.470385] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   33.470391] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   33.470399] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   33.470406] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   33.470413] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   33.470420] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   33.470426] *** Channel 1: QBUF - Queue buffer index=0 ***
[   33.470432] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   33.470440] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   33.470447] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   33.470455] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   33.470463] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   33.470471] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=822fc480, vbm_buffer_count=2 ***
[   33.470477] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   33.470484] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   33.470497] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   33.470519] *** Channel 1: Frame wait returned 10 ***
[   33.470525] *** Channel 1: Frame was ready, consuming it ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 170.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 170.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 820.000 ms)
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 170.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 170.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 850.000 ms)
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 180.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 180.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x83 -> 0x82 (delta: 830.000 ms)
root@ing-wyze-cam3-a000 ~# ^C

root@ing-wyze-cam3-a000 ~# cat /proc/jz/clock/clocks 
ID NAME       FRE        stat       count     parent
--------------------------------------------------------
 1 ext0          0.032MHz  enable   0 root
 2 ext1         24.000MHz  enable   11 root
 3 otg_phy      48.000MHz  enable   0 root
--------------------------------------------------------
 5 apll       1392.000MHz  enable   1 ext1
 6 mpll       1200.000MHz  enable   6 ext1
 7 vpll       1200.000MHz  enable   1 ext1
 8 sclka      1392.000MHz  enable   9 apll
--------------------------------------------------------
10 cclk       1392.000MHz  enable   0 sclka
11 l2clk       696.000MHz  enable   0 sclka
12 h0clk       200.000MHz  enable   3 mpll
13 h2clk       200.000MHz  enable   7 mpll
14 pclk        100.000MHz  enable   6 mpll
15 msc          24.000MHz  enable   0 ext1
--------------------------------------------------------
17 cgu_isp      75.000MHz disable   0 mpll
18 cgu_cim      24.000MHz  enable   1 vpll
19 cgu_ssi      50.000MHz  enable   2 mpll
20 cgu_msc_mux 1392.000MHz  enable   0 sclka
21 cgu_i2s_spk    4.096MHz  enable   2 sclka
22 cgu_i2s_mic    2.048MHz  enable   1 sclka
23 cgu_msc1     24.000MHz  enable   1 sclka
24 cgu_msc0     24.000MHz  enable   0 sclka
25 cgu_lpc       4.687MHz disable   0 vpll
26 cgu_macphy    4.687MHz disable   0 mpll
27 cgu_vpu     600.000MHz  enable   2 mpll
28 cgu_ddr     600.000MHz  enable   0 mpll
29 cgu_rsa      75.000MHz disable   0 mpll
--------------------------------------------------------
31 ddr         200.000MHz  enable   0 h0clk
32 tcu         100.000MHz  enable   0 pclk
33 rtc         100.000MHz  enable   0 pclk
34 des         100.000MHz  enable   0 pclk
35 csi         100.000MHz  enable   2 pclk
36 lcd         200.000MHz disable   0 h0clk
37 isp         200.000MHz disable   0 h0clk
38 pdma        200.000MHz  enable   1 h2clk
39 sfc         200.000MHz  enable   1 h2clk
40 uart2        24.000MHz disable   0 ext1
41 uart1        24.000MHz  enable   1 ext1
42 uart0        24.000MHz disable   0 ext1
43 sadc        100.000MHz  enable   0 pclk
44 dmic        100.000MHz disable   0 pclk
45 aic         100.000MHz  enable   1 pclk
46 hash        200.000MHz disable   0 h2clk
47 i2c1        100.000MHz disable   0 pclk
48 i2c0        100.000MHz disable   0 pclk
49 ssi0         50.000MHz  enable   0 cgu_ssi
50 ssi1         50.000MHz disable   0 cgu_ssi
51 ssi_slv     100.000MHz disable   0 pclk
52 msc1        200.000MHz  enable   0 h2clk
53 msc0        200.000MHz  enable   0 h2clk
54 otg1        200.000MHz  enable   1 h2clk
--------------------------------------------------------
56 cpu          24.000MHz  enable   0 ext1
57 apb0         24.000MHz  enable   0 ext1
58 sys_ost      24.000MHz  enable   2 ext1
59 ahb0         24.000MHz  enable   0 ext1
--------------------------------------------------------
61 riscv       200.000MHz  enable   0 h2clk
62 aes         200.000MHz disable   0 h2clk
63 rsa         100.000MHz disable   0 pclk
64 ahb1         24.000MHz  enable   2 ext1
65 gmac        200.000MHz  enable   0 h2clk
66 ipu         200.000MHz  enable   516 h0clk
67 dtrng       100.000MHz disable   0 pclk
68 avpu        200.000MHz  enable   2 h0clk
root@ing-wyze-cam3-a000 ~# 
