$date
	Mon Sep 05 01:56:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_systolic_array_ws $end
$scope module sa $end
$var wire 32 ! a_in_vec [31:0] $end
$var wire 1 " act_fifo_enable $end
$var wire 1 # arr_enable $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & mode $end
$var wire 1 ' pe_mode $end
$var wire 1 ( ps_fifo_enable $end
$var wire 1 ) reset_n $end
$var wire 32 * w_in_vec [31:0] $end
$var wire 128 + ps_out_vec [127:0] $end
$var parameter 32 , ARRHEIGHT $end
$var parameter 32 - ARRWIDTH $end
$var parameter 1 . MODE_PS $end
$var parameter 1 / MODE_WL $end
$var parameter 32 0 WORDWIDTH $end
$var reg 32 1 global_ps_in [31:0] $end
$scope begin genblk1[0] $end
$var parameter 2 2 w_in_idx $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 3 w_in_idx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 4 w_in_idx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 5 w_in_idx $end
$upscope $end
$scope begin genblk10[0] $end
$var parameter 2 6 cidx $end
$scope begin genblk1[1] $end
$var parameter 2 7 ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 8 ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 9 ridx $end
$upscope $end
$upscope $end
$scope begin genblk10[1] $end
$var parameter 2 : cidx $end
$scope begin genblk1[1] $end
$var parameter 2 ; ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 < ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 = ridx $end
$upscope $end
$upscope $end
$scope begin genblk10[2] $end
$var parameter 3 > cidx $end
$scope begin genblk1[1] $end
$var parameter 2 ? ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 @ ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 A ridx $end
$upscope $end
$upscope $end
$scope begin genblk10[3] $end
$var parameter 3 B cidx $end
$scope begin genblk1[1] $end
$var parameter 2 C ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 D ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 E ridx $end
$upscope $end
$upscope $end
$scope begin genblk2[0] $end
$var parameter 2 F a_in_idx $end
$upscope $end
$scope begin genblk2[1] $end
$var parameter 2 G a_in_idx $end
$upscope $end
$scope begin genblk2[2] $end
$var parameter 3 H a_in_idx $end
$upscope $end
$scope begin genblk2[3] $end
$var parameter 3 I a_in_idx $end
$upscope $end
$scope begin genblk3[0] $end
$var parameter 2 J ps_out_idx $end
$upscope $end
$scope begin genblk3[1] $end
$var parameter 2 K ps_out_idx $end
$upscope $end
$scope begin genblk3[2] $end
$var parameter 3 L ps_out_idx $end
$upscope $end
$scope begin genblk3[3] $end
$var parameter 3 M ps_out_idx $end
$upscope $end
$scope begin genblk4[0] $end
$var parameter 2 N act_fifo_idx $end
$scope module act_fifo $end
$var wire 1 $ clk $end
$var wire 1 " enable $end
$var wire 8 O in [7:0] $end
$var wire 8 P out [7:0] $end
$var wire 1 ) reset_n $end
$var parameter 32 Q SIZ $end
$var parameter 32 R WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 S i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 T i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk4[1] $end
$var parameter 2 U act_fifo_idx $end
$scope module act_fifo $end
$var wire 1 $ clk $end
$var wire 1 " enable $end
$var wire 8 V in [7:0] $end
$var wire 8 W out [7:0] $end
$var wire 1 ) reset_n $end
$var parameter 32 X SIZ $end
$var parameter 32 Y WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 Z i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 [ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk4[2] $end
$var parameter 3 \ act_fifo_idx $end
$scope module act_fifo $end
$var wire 1 $ clk $end
$var wire 1 " enable $end
$var wire 8 ] in [7:0] $end
$var wire 8 ^ out [7:0] $end
$var wire 1 ) reset_n $end
$var parameter 32 _ SIZ $end
$var parameter 32 ` WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 a i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 b i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk4[3] $end
$var parameter 3 c act_fifo_idx $end
$scope module act_fifo $end
$var wire 1 $ clk $end
$var wire 1 " enable $end
$var wire 8 d in [7:0] $end
$var wire 8 e out [7:0] $end
$var wire 1 ) reset_n $end
$var parameter 32 f SIZ $end
$var parameter 32 g WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 h i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 i i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk5[0] $end
$var parameter 2 j ps_fifo_idx $end
$scope module ps_fifo $end
$var wire 1 $ clk $end
$var wire 1 ( enable $end
$var wire 32 k out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 32 l in [31:0] $end
$var parameter 32 m SIZ $end
$var parameter 64 n WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 o i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 p i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk5[1] $end
$var parameter 2 q ps_fifo_idx $end
$scope module ps_fifo $end
$var wire 1 $ clk $end
$var wire 1 ( enable $end
$var wire 32 r out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 32 s in [31:0] $end
$var parameter 32 t SIZ $end
$var parameter 64 u WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 v i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 w i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk5[2] $end
$var parameter 3 x ps_fifo_idx $end
$scope module ps_fifo $end
$var wire 1 $ clk $end
$var wire 1 ( enable $end
$var wire 32 y out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 32 z in [31:0] $end
$var parameter 32 { SIZ $end
$var parameter 64 | WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 } i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ~ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk5[3] $end
$var parameter 3 !" ps_fifo_idx $end
$scope module ps_fifo $end
$var wire 1 $ clk $end
$var wire 1 ( enable $end
$var wire 32 "" out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 32 #" in [31:0] $end
$var parameter 32 $" SIZ $end
$var parameter 64 %" WORDWIDTH $end
$scope begin $ivl_for_loop0 $end
$var integer 32 &" i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 '" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[0] $end
$var parameter 2 (" pe_idx $end
$scope module pe_arr $end
$var wire 8 )" a_in [7:0] $end
$var wire 1 $ clk $end
$var wire 1 *" enable_in $end
$var wire 1 ' mode $end
$var wire 32 +" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 ," w_out [7:0] $end
$var wire 8 -" w_in [7:0] $end
$var wire 32 ." ps_in [31:0] $end
$var wire 1 /" enable_out $end
$var wire 8 0" a_out [7:0] $end
$var parameter 1 1" MODE_PS $end
$var parameter 1 2" MODE_WL $end
$var parameter 32 3" WORDWIDTH $end
$var reg 8 4" activation [7:0] $end
$var reg 1 /" enable_out_reg $end
$var reg 32 5" partial_sum [31:0] $end
$var reg 8 6" weight [7:0] $end
$var reg 8 7" weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[1] $end
$var parameter 2 8" pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 9" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 :" w_out [7:0] $end
$var wire 8 ;" w_in [7:0] $end
$var wire 32 <" ps_in [31:0] $end
$var wire 1 =" enable_out $end
$var wire 1 >" enable_in $end
$var wire 8 ?" a_out [7:0] $end
$var wire 8 @" a_in [7:0] $end
$var parameter 1 A" MODE_PS $end
$var parameter 1 B" MODE_WL $end
$var parameter 32 C" WORDWIDTH $end
$var reg 8 D" activation [7:0] $end
$var reg 1 =" enable_out_reg $end
$var reg 32 E" partial_sum [31:0] $end
$var reg 8 F" weight [7:0] $end
$var reg 8 G" weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[2] $end
$var parameter 3 H" pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 I" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 J" w_out [7:0] $end
$var wire 8 K" w_in [7:0] $end
$var wire 32 L" ps_in [31:0] $end
$var wire 1 M" enable_out $end
$var wire 1 N" enable_in $end
$var wire 8 O" a_out [7:0] $end
$var wire 8 P" a_in [7:0] $end
$var parameter 1 Q" MODE_PS $end
$var parameter 1 R" MODE_WL $end
$var parameter 32 S" WORDWIDTH $end
$var reg 8 T" activation [7:0] $end
$var reg 1 M" enable_out_reg $end
$var reg 32 U" partial_sum [31:0] $end
$var reg 8 V" weight [7:0] $end
$var reg 8 W" weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[3] $end
$var parameter 3 X" pe_idx $end
$scope module pe_arr $end
$var wire 8 Y" a_out [7:0] $end
$var wire 1 $ clk $end
$var wire 1 Z" enable_out $end
$var wire 1 ' mode $end
$var wire 32 [" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 \" w_out [7:0] $end
$var wire 8 ]" w_in [7:0] $end
$var wire 32 ^" ps_in [31:0] $end
$var wire 1 _" enable_in $end
$var wire 8 `" a_in [7:0] $end
$var parameter 1 a" MODE_PS $end
$var parameter 1 b" MODE_WL $end
$var parameter 32 c" WORDWIDTH $end
$var reg 8 d" activation [7:0] $end
$var reg 1 e" enable_out_reg $end
$var reg 32 f" partial_sum [31:0] $end
$var reg 8 g" weight [7:0] $end
$var reg 8 h" weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[4] $end
$var parameter 4 i" pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 j" ps_in [31:0] $end
$var wire 32 k" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 l" w_in [7:0] $end
$var wire 8 m" w_out [7:0] $end
$var wire 1 n" enable_out $end
$var wire 1 o" enable_in $end
$var wire 8 p" a_out [7:0] $end
$var wire 8 q" a_in [7:0] $end
$var parameter 1 r" MODE_PS $end
$var parameter 1 s" MODE_WL $end
$var parameter 32 t" WORDWIDTH $end
$var reg 8 u" activation [7:0] $end
$var reg 1 n" enable_out_reg $end
$var reg 32 v" partial_sum [31:0] $end
$var reg 8 w" weight [7:0] $end
$var reg 8 x" weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[5] $end
$var parameter 4 y" pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 z" ps_in [31:0] $end
$var wire 32 {" ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 |" w_in [7:0] $end
$var wire 8 }" w_out [7:0] $end
$var wire 1 ~" enable_out $end
$var wire 1 !# enable_in $end
$var wire 8 "# a_out [7:0] $end
$var wire 8 ## a_in [7:0] $end
$var parameter 1 $# MODE_PS $end
$var parameter 1 %# MODE_WL $end
$var parameter 32 &# WORDWIDTH $end
$var reg 8 '# activation [7:0] $end
$var reg 1 ~" enable_out_reg $end
$var reg 32 (# partial_sum [31:0] $end
$var reg 8 )# weight [7:0] $end
$var reg 8 *# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[6] $end
$var parameter 4 +# pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 ,# ps_in [31:0] $end
$var wire 32 -# ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 .# w_in [7:0] $end
$var wire 8 /# w_out [7:0] $end
$var wire 1 0# enable_out $end
$var wire 1 1# enable_in $end
$var wire 8 2# a_out [7:0] $end
$var wire 8 3# a_in [7:0] $end
$var parameter 1 4# MODE_PS $end
$var parameter 1 5# MODE_WL $end
$var parameter 32 6# WORDWIDTH $end
$var reg 8 7# activation [7:0] $end
$var reg 1 0# enable_out_reg $end
$var reg 32 8# partial_sum [31:0] $end
$var reg 8 9# weight [7:0] $end
$var reg 8 :# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[7] $end
$var parameter 4 ;# pe_idx $end
$scope module pe_arr $end
$var wire 8 <# a_out [7:0] $end
$var wire 1 $ clk $end
$var wire 1 =# enable_out $end
$var wire 1 ' mode $end
$var wire 32 ># ps_in [31:0] $end
$var wire 32 ?# ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 @# w_in [7:0] $end
$var wire 8 A# w_out [7:0] $end
$var wire 1 B# enable_in $end
$var wire 8 C# a_in [7:0] $end
$var parameter 1 D# MODE_PS $end
$var parameter 1 E# MODE_WL $end
$var parameter 32 F# WORDWIDTH $end
$var reg 8 G# activation [7:0] $end
$var reg 1 H# enable_out_reg $end
$var reg 32 I# partial_sum [31:0] $end
$var reg 8 J# weight [7:0] $end
$var reg 8 K# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[8] $end
$var parameter 5 L# pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 M# ps_in [31:0] $end
$var wire 32 N# ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 O# w_in [7:0] $end
$var wire 8 P# w_out [7:0] $end
$var wire 1 Q# enable_out $end
$var wire 1 R# enable_in $end
$var wire 8 S# a_out [7:0] $end
$var wire 8 T# a_in [7:0] $end
$var parameter 1 U# MODE_PS $end
$var parameter 1 V# MODE_WL $end
$var parameter 32 W# WORDWIDTH $end
$var reg 8 X# activation [7:0] $end
$var reg 1 Q# enable_out_reg $end
$var reg 32 Y# partial_sum [31:0] $end
$var reg 8 Z# weight [7:0] $end
$var reg 8 [# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[9] $end
$var parameter 5 \# pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 ]# ps_in [31:0] $end
$var wire 32 ^# ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 _# w_in [7:0] $end
$var wire 8 `# w_out [7:0] $end
$var wire 1 a# enable_out $end
$var wire 1 b# enable_in $end
$var wire 8 c# a_out [7:0] $end
$var wire 8 d# a_in [7:0] $end
$var parameter 1 e# MODE_PS $end
$var parameter 1 f# MODE_WL $end
$var parameter 32 g# WORDWIDTH $end
$var reg 8 h# activation [7:0] $end
$var reg 1 a# enable_out_reg $end
$var reg 32 i# partial_sum [31:0] $end
$var reg 8 j# weight [7:0] $end
$var reg 8 k# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[10] $end
$var parameter 5 l# pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 m# ps_in [31:0] $end
$var wire 32 n# ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 o# w_in [7:0] $end
$var wire 8 p# w_out [7:0] $end
$var wire 1 q# enable_out $end
$var wire 1 r# enable_in $end
$var wire 8 s# a_out [7:0] $end
$var wire 8 t# a_in [7:0] $end
$var parameter 1 u# MODE_PS $end
$var parameter 1 v# MODE_WL $end
$var parameter 32 w# WORDWIDTH $end
$var reg 8 x# activation [7:0] $end
$var reg 1 q# enable_out_reg $end
$var reg 32 y# partial_sum [31:0] $end
$var reg 8 z# weight [7:0] $end
$var reg 8 {# weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[11] $end
$var parameter 5 |# pe_idx $end
$scope module pe_arr $end
$var wire 8 }# a_out [7:0] $end
$var wire 1 $ clk $end
$var wire 1 ~# enable_out $end
$var wire 1 ' mode $end
$var wire 32 !$ ps_in [31:0] $end
$var wire 32 "$ ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 #$ w_in [7:0] $end
$var wire 8 $$ w_out [7:0] $end
$var wire 1 %$ enable_in $end
$var wire 8 &$ a_in [7:0] $end
$var parameter 1 '$ MODE_PS $end
$var parameter 1 ($ MODE_WL $end
$var parameter 32 )$ WORDWIDTH $end
$var reg 8 *$ activation [7:0] $end
$var reg 1 +$ enable_out_reg $end
$var reg 32 ,$ partial_sum [31:0] $end
$var reg 8 -$ weight [7:0] $end
$var reg 8 .$ weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[12] $end
$var parameter 5 /$ pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 0$ ps_in [31:0] $end
$var wire 32 1$ ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 2$ w_in [7:0] $end
$var wire 8 3$ w_out [7:0] $end
$var wire 1 4$ enable_out $end
$var wire 1 5$ enable_in $end
$var wire 8 6$ a_out [7:0] $end
$var wire 8 7$ a_in [7:0] $end
$var parameter 1 8$ MODE_PS $end
$var parameter 1 9$ MODE_WL $end
$var parameter 32 :$ WORDWIDTH $end
$var reg 8 ;$ activation [7:0] $end
$var reg 1 4$ enable_out_reg $end
$var reg 32 <$ partial_sum [31:0] $end
$var reg 8 =$ weight [7:0] $end
$var reg 8 >$ weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[13] $end
$var parameter 5 ?$ pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 @$ ps_in [31:0] $end
$var wire 32 A$ ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 B$ w_in [7:0] $end
$var wire 8 C$ w_out [7:0] $end
$var wire 1 D$ enable_out $end
$var wire 1 E$ enable_in $end
$var wire 8 F$ a_out [7:0] $end
$var wire 8 G$ a_in [7:0] $end
$var parameter 1 H$ MODE_PS $end
$var parameter 1 I$ MODE_WL $end
$var parameter 32 J$ WORDWIDTH $end
$var reg 8 K$ activation [7:0] $end
$var reg 1 D$ enable_out_reg $end
$var reg 32 L$ partial_sum [31:0] $end
$var reg 8 M$ weight [7:0] $end
$var reg 8 N$ weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[14] $end
$var parameter 5 O$ pe_idx $end
$scope module pe_arr $end
$var wire 1 $ clk $end
$var wire 1 ' mode $end
$var wire 32 P$ ps_in [31:0] $end
$var wire 32 Q$ ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 R$ w_in [7:0] $end
$var wire 8 S$ w_out [7:0] $end
$var wire 1 T$ enable_out $end
$var wire 1 U$ enable_in $end
$var wire 8 V$ a_out [7:0] $end
$var wire 8 W$ a_in [7:0] $end
$var parameter 1 X$ MODE_PS $end
$var parameter 1 Y$ MODE_WL $end
$var parameter 32 Z$ WORDWIDTH $end
$var reg 8 [$ activation [7:0] $end
$var reg 1 T$ enable_out_reg $end
$var reg 32 \$ partial_sum [31:0] $end
$var reg 8 ]$ weight [7:0] $end
$var reg 8 ^$ weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk6[15] $end
$var parameter 5 _$ pe_idx $end
$scope module pe_arr $end
$var wire 8 `$ a_out [7:0] $end
$var wire 1 $ clk $end
$var wire 1 a$ enable_out $end
$var wire 1 ' mode $end
$var wire 32 b$ ps_in [31:0] $end
$var wire 32 c$ ps_out [31:0] $end
$var wire 1 ) reset_n $end
$var wire 8 d$ w_in [7:0] $end
$var wire 8 e$ w_out [7:0] $end
$var wire 1 f$ enable_in $end
$var wire 8 g$ a_in [7:0] $end
$var parameter 1 h$ MODE_PS $end
$var parameter 1 i$ MODE_WL $end
$var parameter 32 j$ WORDWIDTH $end
$var reg 8 k$ activation [7:0] $end
$var reg 1 l$ enable_out_reg $end
$var reg 32 m$ partial_sum [31:0] $end
$var reg 8 n$ weight [7:0] $end
$var reg 8 o$ weight_out [7:0] $end
$scope begin PSUM_CALC $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk7[1] $end
$var parameter 2 p$ ridx $end
$upscope $end
$scope begin genblk7[2] $end
$var parameter 3 q$ ridx $end
$upscope $end
$scope begin genblk7[3] $end
$var parameter 3 r$ ridx $end
$upscope $end
$scope begin genblk8[0] $end
$var parameter 2 s$ cidx $end
$upscope $end
$scope begin genblk8[1] $end
$var parameter 2 t$ cidx $end
$upscope $end
$scope begin genblk8[2] $end
$var parameter 3 u$ cidx $end
$upscope $end
$scope begin genblk8[3] $end
$var parameter 3 v$ cidx $end
$upscope $end
$scope begin genblk9[1] $end
$var parameter 2 w$ cidx $end
$scope begin genblk1[0] $end
$var parameter 2 x$ ridx $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 y$ ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 z$ ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 {$ ridx $end
$upscope $end
$upscope $end
$scope begin genblk9[2] $end
$var parameter 3 |$ cidx $end
$scope begin genblk1[0] $end
$var parameter 2 }$ ridx $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ~$ ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 !% ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 "% ridx $end
$upscope $end
$upscope $end
$scope begin genblk9[3] $end
$var parameter 3 #% cidx $end
$scope begin genblk1[0] $end
$var parameter 2 $% ridx $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 %% ridx $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 &% ridx $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 '% ridx $end
$upscope $end
$upscope $end
$scope begin SA_MAIN $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '%
b10 &%
b1 %%
b0 $%
b11 #%
b11 "%
b10 !%
b1 ~$
b0 }$
b10 |$
b11 {$
b10 z$
b1 y$
b0 x$
b1 w$
b11 v$
b10 u$
b1 t$
b0 s$
b11 r$
b10 q$
b1 p$
b1000 j$
0i$
1h$
b1111 _$
b1000 Z$
0Y$
1X$
b1110 O$
b1000 J$
0I$
1H$
b1101 ?$
b1000 :$
09$
18$
b1100 /$
b1000 )$
0($
1'$
b1011 |#
b1000 w#
0v#
1u#
b1010 l#
b1000 g#
0f#
1e#
b1001 \#
b1000 W#
0V#
1U#
b1000 L#
b1000 F#
0E#
1D#
b111 ;#
b1000 6#
05#
14#
b110 +#
b1000 &#
0%#
1$#
b101 y"
b1000 t"
0s"
1r"
b100 i"
b1000 c"
0b"
1a"
b11 X"
b1000 S"
0R"
1Q"
b10 H"
b1000 C"
0B"
1A"
b1 8"
b1000 3"
02"
11"
b0 ("
b100000 %"
b1 $"
b11 !"
b100000 |
b10 {
b10 x
b100000 u
b11 t
b1 q
b100000 n
b100 m
b0 j
b1000 g
b100 f
b11 c
b1000 `
b11 _
b10 \
b1000 Y
b10 X
b1 U
b1000 R
b1 Q
b0 N
b11 M
b10 L
b1 K
b0 J
b11 I
b10 H
b1 G
b0 F
b11 E
b10 D
b1 C
b11 B
b11 A
b10 @
b1 ?
b10 >
b11 =
b10 <
b1 ;
b1 :
b11 9
b10 8
b1 7
b0 6
b11 5
b10 4
b1 3
b0 2
b1000 0
0/
1.
b100 -
b100 ,
$end
#0
$dumpvars
bx o$
bx n$
bx m$
xl$
bx k$
bx g$
xf$
bx e$
bx d$
bx c$
bx b$
xa$
bx `$
bx ^$
bx ]$
bx \$
bx [$
bx W$
bx V$
xU$
xT$
bx S$
bx R$
bx Q$
bx P$
bx N$
bx M$
bx L$
bx K$
bx G$
bx F$
xE$
xD$
bx C$
bx B$
bx A$
bx @$
bx >$
bx =$
bx <$
bx ;$
bx 7$
bx 6$
x5$
x4$
bx 3$
bx 2$
bx 1$
bx 0$
bx .$
bx -$
bx ,$
x+$
bx *$
bx &$
x%$
bx $$
bx #$
bx "$
bx !$
x~#
bx }#
bx {#
bx z#
bx y#
bx x#
bx t#
bx s#
xr#
xq#
bx p#
bx o#
bx n#
bx m#
bx k#
bx j#
bx i#
bx h#
bx d#
bx c#
xb#
xa#
bx `#
bx _#
bx ^#
bx ]#
bx [#
bx Z#
bx Y#
bx X#
bx T#
bx S#
xR#
xQ#
bx P#
bx O#
bx N#
bx M#
bx K#
bx J#
bx I#
xH#
bx G#
bx C#
xB#
bx A#
bx @#
bx ?#
bx >#
x=#
bx <#
bx :#
bx 9#
bx 8#
bx 7#
bx 3#
bx 2#
x1#
x0#
bx /#
bx .#
bx -#
bx ,#
bx *#
bx )#
bx (#
bx '#
bx ##
bx "#
x!#
x~"
bx }"
bx |"
bx {"
bx z"
bx x"
bx w"
bx v"
bx u"
bx q"
bx p"
xo"
xn"
bx m"
bx l"
bx k"
bx j"
bx h"
bx g"
bx f"
xe"
bx d"
bx `"
x_"
bx ^"
bx ]"
bx \"
bx ["
xZ"
bx Y"
bx W"
bx V"
bx U"
bx T"
bx P"
bx O"
xN"
xM"
bx L"
bx K"
bx J"
bx I"
bx G"
bx F"
bx E"
bx D"
bx @"
bx ?"
x>"
x="
bx <"
bx ;"
bx :"
bx 9"
bx 7"
bx 6"
bx 5"
bx 4"
bx 0"
x/"
bx ."
bx -"
bx ,"
bx +"
x*"
bx )"
bx '"
bx &"
bx #"
bx ""
bx ~
bx }
bx z
bx y
bx w
bx v
bx s
bx r
bx p
bx o
bx l
bx k
bx i
bx h
bx e
bx d
bx b
bx a
bx ^
bx ]
bx [
bx Z
bx W
bx V
bx T
bx S
bx P
bx O
bx 1
bx +
bx *
1)
x(
x'
x&
x%
0$
x#
x"
bx !
$end
#5000
b0 ."
b0 <"
b0 L"
b0 ^"
b0 1
b0 #"
b0 c$
b0 m$
b0 `$
b0 k$
b0 e$
b0 o$
b0 n$
b0 z
b0 Q$
b0 \$
b0 g$
b0 V$
b0 [$
b0 S$
b0 ^$
b0 ]$
b0 s
b0 A$
b0 L$
b0 W$
b0 F$
b0 K$
b0 C$
b0 N$
b0 M$
b0 l
b0 1$
b0 <$
b0 G$
b0 6$
b0 ;$
b0 3$
b0 >$
b0 =$
b0 b$
b0 "$
b0 ,$
b0 }#
b0 *$
b0 d$
b0 $$
b0 .$
b0 -$
b0 P$
b0 n#
b0 y#
b0 &$
b0 s#
b0 x#
b0 R$
b0 p#
b0 {#
b0 z#
b0 @$
b0 ^#
b0 i#
b0 t#
b0 c#
b0 h#
b0 B$
b0 `#
b0 k#
b0 j#
b0 0$
b0 N#
b0 Y#
b0 d#
b0 S#
b0 X#
b0 2$
b0 P#
b0 [#
b0 Z#
b0 !$
b0 ?#
b0 I#
b0 <#
b0 G#
b0 #$
b0 A#
b0 K#
b0 J#
b0 m#
b0 -#
b0 8#
b0 C#
b0 2#
b0 7#
b0 o#
b0 /#
b0 :#
b0 9#
b0 ]#
b0 {"
b0 (#
b0 3#
b0 "#
b0 '#
b0 _#
b0 }"
b0 *#
b0 )#
b0 M#
b0 k"
b0 v"
b0 ##
b0 p"
b0 u"
b0 O#
b0 m"
b0 x"
b0 w"
b0 >#
b0 ["
b0 f"
b0 Y"
b0 d"
b0 @#
b0 \"
b0 h"
b0 g"
b0 ,#
b0 I"
b0 U"
b0 `"
b0 O"
b0 T"
b0 .#
b0 J"
b0 W"
b0 V"
b0 z"
b0 9"
b0 E"
b0 P"
b0 ?"
b0 D"
b0 |"
b0 :"
b0 G"
b0 F"
b0 j"
b0 +"
b0 5"
b0 @"
b0 0"
b0 4"
b0 l"
b0 ,"
b0 7"
b0 6"
b0 ""
b0 y
b0 r
b0 +
b0 k
b0 7$
b0 e
b0 T#
b0 ^
b0 q"
b0 W
b0 )"
b0 P
b1 &"
b10 }
b11 v
b100 o
b100 h
b11 a
b10 Z
b1 S
0)
1$
#10000
b100 ]"
b11 K"
b10 ;"
b1 -"
b100000000110000001000000001 *
0"
0(
0*"
0#
0%
0'
0&
1)
0$
#15000
b100 g"
b11 V"
b10 F"
b1 6"
1$
#20000
b1 ]"
b10 K"
b11 ;"
b100 -"
0$
b1000000100000001100000100 *
#25000
b100 J#
b11 9#
b10 )#
b1 w"
b1 g"
b100 @#
b100 \"
b100 h"
b10 V"
b11 .#
b11 J"
b11 W"
b11 F"
b10 |"
b10 :"
b10 G"
b100 6"
b1 l"
b1 ,"
b1 7"
1$
#30000
b100 ]"
b11 K"
b10 ;"
b1 -"
0$
b100000000110000001000000001 *
#35000
b100 -$
b11 z#
b10 j#
b1 Z#
b1 J#
b100 #$
b100 A#
b100 K#
b10 9#
b11 o#
b11 /#
b11 :#
b11 )#
b10 _#
b10 }"
b10 *#
b100 w"
b1 O#
b1 m"
b1 x"
b100 g"
b1 @#
b1 \"
b1 h"
b11 V"
b10 .#
b10 J"
b10 W"
b10 F"
b11 |"
b11 :"
b11 G"
b1 6"
b100 l"
b100 ,"
b100 7"
1$
#40000
b1 ]"
b10 K"
b11 ;"
b100 -"
0$
b1000000100000001100000100 *
#45000
b100 n$
b11 ]$
b10 M$
b1 =$
b1 -$
b100 d$
b100 $$
b100 .$
b10 z#
b11 R$
b11 p#
b11 {#
b11 j#
b10 B$
b10 `#
b10 k#
b100 Z#
b1 2$
b1 P#
b1 [#
b100 J#
b1 #$
b1 A#
b1 K#
b11 9#
b10 o#
b10 /#
b10 :#
b10 )#
b11 _#
b11 }"
b11 *#
b1 w"
b100 O#
b100 m"
b100 x"
b1 g"
b100 @#
b100 \"
b100 h"
b10 V"
b11 .#
b11 J"
b11 W"
b11 F"
b10 |"
b10 :"
b10 G"
b100 6"
b1 l"
b1 ,"
b1 7"
1$
#50000
b100 d
b11 ]
b10 V
b1 O
0$
b100000000110000001000000001 !
1"
1(
1*"
1#
1%
1'
1&
#55000
1o"
1>"
1/"
b100 j"
b100 +"
b100 5"
b1 @"
b1 0"
b1 4"
b0 '"
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
b1 )"
b1 P
b0 T
1$
#60000
b1 d
b10 ]
b11 V
b100 O
0$
b1000000100000001100000100 !
#65000
1R#
1!#
1n"
b110 M#
b110 k"
b110 v"
b10 ##
b10 p"
b10 u"
1N"
1="
b11 z"
b11 9"
b11 E"
b1 P"
b1 ?"
b1 D"
b10000 j"
b10000 +"
b10000 5"
b100 @"
b100 0"
b100 4"
b0 ~
b0 w
b0 p
b0 i
b0 b
b10 q"
b10 W
b0 [
b100 )"
b100 P
1$
#70000
b100 d
b11 ]
b10 V
b1 O
0$
b100000000110000001000000001 !
#75000
15$
1b#
1Q#
b10010 0$
b10010 N#
b10010 Y#
b11 d#
b11 S#
b11 X#
11#
1~"
b111 ]#
b111 {"
b111 (#
b10 3#
b10 "#
b10 '#
b10011 M#
b10011 k"
b10011 v"
b11 ##
b11 p"
b11 u"
1_"
1M"
b10 ,#
b10 I"
b10 U"
b1 `"
b1 O"
b1 T"
b1100 z"
b1100 9"
b1100 E"
b100 P"
b100 ?"
b100 D"
b100 j"
b100 +"
b100 5"
b1 @"
b1 0"
b1 4"
b0 ~
b0 w
b0 p
b0 i
b11 T#
b11 ^
b0 b
b11 q"
b11 W
b0 [
b1 )"
b1 P
1$
#80000
b1 d
b10 ]
b11 V
b100 O
0$
b1000000100000001100000100 !
#85000
1E$
14$
b10110 l
b10110 1$
b10110 <$
b100 G$
b100 6$
b100 ;$
1r#
1a#
b10000 @$
b10000 ^#
b10000 i#
b11 t#
b11 c#
b11 h#
b11011 0$
b11011 N#
b11011 Y#
b10 d#
b10 S#
b10 X#
1B#
10#
b1000 m#
b1000 -#
b1000 8#
b10 C#
b10 2#
b10 7#
b10010 ]#
b10010 {"
b10010 (#
b11 3#
b11 "#
b11 '#
b110 M#
b110 k"
b110 v"
b10 ##
b10 p"
b10 u"
1Z"
1e"
b1 >#
b1 ["
b1 f"
b1 Y"
b1 d"
b1000 ,#
b1000 I"
b1000 U"
b100 `"
b100 O"
b100 T"
b11 z"
b11 9"
b11 E"
b1 P"
b1 ?"
b1 D"
b10000 j"
b10000 +"
b10000 5"
b100 @"
b100 0"
b100 4"
b0 ~
b0 w
b0 p
b100 7$
b100 e
b0 i
b10 T#
b10 ^
b0 b
b10 q"
b10 W
b0 [
b100 )"
b100 P
1$
#90000
0$
#95000
1U$
1D$
b11000 s
b11000 A$
b11000 L$
b100 W$
b100 F$
b100 K$
b11100 l
b11100 1$
b11100 <$
b1 G$
b1 6$
b1 ;$
1%$
1q#
b1110 P$
b1110 n#
b1110 y#
b11 &$
b11 s#
b11 x#
b11000 @$
b11000 ^#
b11000 i#
b10 t#
b10 c#
b10 h#
b10010 0$
b10010 N#
b10010 Y#
b11 d#
b11 S#
b11 X#
1=#
1H#
b1001 !$
b1001 ?#
b1001 I#
b10 <#
b10 G#
b10001 m#
b10001 -#
b10001 8#
b11 C#
b11 2#
b11 7#
b111 ]#
b111 {"
b111 (#
b10 3#
b10 "#
b10 '#
b10011 M#
b10011 k"
b10011 v"
b11 ##
b11 p"
b11 u"
b100 >#
b100 ["
b100 f"
b100 Y"
b100 d"
b10 ,#
b10 I"
b10 U"
b1 `"
b1 O"
b1 T"
b1100 z"
b1100 9"
b1100 E"
b100 P"
b100 ?"
b100 D"
b0 ~
b0 w
b0 p
b1 7$
b1 e
b0 i
b11 T#
b11 ^
b0 b
b11 q"
b11 W
b0 [
1$
#100000
0$
#105000
1f$
1T$
b11010 z
b11010 Q$
b11010 \$
b100 g$
b100 V$
b100 [$
b11010 s
b11010 A$
b11010 L$
b1 W$
b1 F$
b1 K$
b10110 l
b10110 1$
b10110 <$
b100 G$
b100 6$
b100 ;$
1~#
1+$
b1100 b$
b1100 "$
b1100 ,$
b11 }#
b11 *$
b10101 P$
b10101 n#
b10101 y#
b10 &$
b10 s#
b10 x#
b10000 @$
b10000 ^#
b10000 i#
b11 t#
b11 c#
b11 h#
b11011 0$
b11011 N#
b11011 Y#
b10 d#
b10 S#
b10 X#
b10000 !$
b10000 ?#
b10000 I#
b11 <#
b11 G#
b1000 m#
b1000 -#
b1000 8#
b10 C#
b10 2#
b10 7#
b10010 ]#
b10010 {"
b10010 (#
b11 3#
b11 "#
b11 '#
b1 >#
b1 ["
b1 f"
b1 Y"
b1 d"
b1000 ,#
b1000 I"
b1000 U"
b100 `"
b100 O"
b100 T"
b0 ~
b0 w
b0 p
b100 7$
b100 e
b0 i
b10 T#
b10 ^
b0 b
b0 [
1$
#110000
0$
#115000
1a$
1l$
b11100 #"
b11100 c$
b11100 m$
b100 `$
b100 k$
b11000 z
b11000 Q$
b11000 \$
b1 g$
b1 V$
b1 [$
b11000 s
b11000 A$
b11000 L$
b100 W$
b100 F$
b100 K$
b11100 l
b11100 1$
b11100 <$
b1 G$
b1 6$
b1 ;$
b10010 b$
b10010 "$
b10010 ,$
b10 }#
b10 *$
b1110 P$
b1110 n#
b1110 y#
b11 &$
b11 s#
b11 x#
b11000 @$
b11000 ^#
b11000 i#
b10 t#
b10 c#
b10 h#
b1001 !$
b1001 ?#
b1001 I#
b10 <#
b10 G#
b10001 m#
b10001 -#
b10001 8#
b11 C#
b11 2#
b11 7#
b100 >#
b100 ["
b100 f"
b100 Y"
b100 d"
b0 ~
b0 w
b0 p
b1 7$
b1 e
b0 i
b0 b
b0 [
1$
#120000
0$
#125000
b10110 #"
b10110 c$
b10110 m$
b1 `$
b1 k$
b11010 z
b11010 Q$
b11010 \$
b100 g$
b100 V$
b100 [$
b11010 s
b11010 A$
b11010 L$
b1 W$
b1 F$
b1 K$
b1100 b$
b1100 "$
b1100 ,$
b11 }#
b11 *$
b10101 P$
b10101 n#
b10101 y#
b10 &$
b10 s#
b10 x#
b10000 !$
b10000 ?#
b10000 I#
b11 <#
b11 G#
b11100 ""
b11010 y
b0 ~
b11000 r
b0 w
b11100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110 +
b10110 k
b0 p
b0 i
b0 b
b0 [
1$
#130000
0$
#135000
b11100 #"
b11100 c$
b11100 m$
b100 `$
b100 k$
b11000 z
b11000 Q$
b11000 \$
b1 g$
b1 V$
b1 [$
b10010 b$
b10010 "$
b10010 ,$
b10 }#
b10 *$
b10110 ""
b11000 y
b0 ~
b11010 r
b0 w
b10110000000000000000000000000000110000000000000000000000000000001101000000000000000000000000000011100 +
b11100 k
b0 p
b0 i
b0 b
b0 [
1$
#140000
0$
#145000
b10110 #"
b10110 c$
b10110 m$
b1 `$
b1 k$
b11100 ""
b11010 y
b0 ~
b11000 r
b0 w
b11100000000000000000000000000000110100000000000000000000000000001100000000000000000000000000000010110 +
b10110 k
b0 p
b0 i
b0 b
b0 [
1$
#150000
0$
#155000
b10110 ""
b11000 y
b0 ~
b11010 r
b0 w
b10110000000000000000000000000000110000000000000000000000000000001101000000000000000000000000000011100 +
b11100 k
b0 p
b0 i
b0 b
b0 [
1$
#160000
0$
#165000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#170000
0$
#175000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#180000
0$
#185000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#190000
0$
#195000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#200000
0$
#205000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#210000
0$
#215000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#220000
0$
#225000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#230000
0$
#235000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#240000
0$
#245000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#250000
0$
#255000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#260000
0$
#265000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#270000
0$
#275000
b0 ~
b0 w
b0 p
b0 i
b0 b
b0 [
1$
#280000
0$
