

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sun Oct 22 03:59:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  268435460|  268435460|  2.684 sec|  2.684 sec|  268435461|  268435461|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- L2_L1   |  268435458|  268435458|         4|          1|          1|  268435456|       yes|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%product = alloca i32 1"   --->   Operation 7 'alloca' 'product' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln6 = store i29 0, i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 0, i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 0, i15 %i" [./source/lab4_z1.cpp:6]   --->   Operation 20 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln6 = store i32 0, i32 %product" [./source/lab4_z1.cpp:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab4_z1.cpp:6]   --->   Operation 22 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln6 = icmp_eq  i29 %indvar_flatten_load, i29 268435456" [./source/lab4_z1.cpp:6]   --->   Operation 24 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.59ns)   --->   "%add_ln6 = add i29 %indvar_flatten_load, i29 1" [./source/lab4_z1.cpp:6]   --->   Operation 25 'add' 'add_ln6' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split2, void" [./source/lab4_z1.cpp:6]   --->   Operation 26 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i15 %i" [./source/lab4_z1.cpp:9]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%icmp_ln9 = icmp_eq  i15 %i_load, i15 16384" [./source/lab4_z1.cpp:9]   --->   Operation 29 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln6 = select i1 %icmp_ln9, i15 0, i15 %i_load" [./source/lab4_z1.cpp:6]   --->   Operation 30 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.14ns)   --->   "%add_ln6_1 = add i15 %j_load, i15 1" [./source/lab4_z1.cpp:6]   --->   Operation 31 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i15 %add_ln6_1" [./source/lab4_z1.cpp:6]   --->   Operation 32 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i15 %j_load" [./source/lab4_z1.cpp:6]   --->   Operation 33 'trunc' 'trunc_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln6_3 = select i1 %icmp_ln9, i14 %trunc_ln6, i14 %trunc_ln6_1" [./source/lab4_z1.cpp:6]   --->   Operation 34 'select' 'select_ln6_3' <Predicate = (!icmp_ln6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i14 %select_ln6_3" [./source/lab4_z1.cpp:6]   --->   Operation 35 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_a_addr = getelementptr i32 %in_a, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:7]   --->   Operation 36 'getelementptr' 'in_a_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%in_a_load = load i14 %in_a_addr" [./source/lab4_z1.cpp:6]   --->   Operation 37 'load' 'in_a_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln6_4 = select i1 %icmp_ln9, i15 %add_ln6_1, i15 %j_load" [./source/lab4_z1.cpp:6]   --->   Operation 38 'select' 'select_ln6_4' <Predicate = (!icmp_ln6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i15 %select_ln6" [./source/lab4_z1.cpp:9]   --->   Operation 39 'zext' 'zext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i32 %in_b, i64 0, i64 %zext_ln9" [./source/lab4_z1.cpp:10]   --->   Operation 40 'getelementptr' 'in_b_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%in_b_load = load i14 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 41 'load' 'in_b_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 42 [1/1] (2.14ns)   --->   "%add_ln9 = add i15 %select_ln6, i15 1" [./source/lab4_z1.cpp:9]   --->   Operation 42 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.26ns)   --->   "%icmp_ln9_1 = icmp_eq  i15 %add_ln9, i15 16384" [./source/lab4_z1.cpp:9]   --->   Operation 43 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %ifFalse, void %ifTrue" [./source/lab4_z1.cpp:9]   --->   Operation 44 'br' 'br_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln6 = store i29 %add_ln6, i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 45 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 %select_ln6_4, i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 46 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln9 = store i15 %add_ln9, i15 %i" [./source/lab4_z1.cpp:9]   --->   Operation 47 'store' 'store_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%in_a_load = load i14 %in_a_addr" [./source/lab4_z1.cpp:6]   --->   Operation 48 'load' 'in_a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%in_b_load = load i14 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 49 'load' 'in_b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 50 [1/1] (8.47ns)   --->   "%mul_ln10 = mul i32 %in_b_load, i32 %in_a_load" [./source/lab4_z1.cpp:10]   --->   Operation 50 'mul' 'mul_ln10' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [./source/lab4_z1.cpp:14]   --->   Operation 63 'ret' 'ret_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%product_load = load i32 %product" [./source/lab4_z1.cpp:6]   --->   Operation 51 'load' 'product_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L1_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 268435456, i64 268435456, i64 268435456"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node product_1)   --->   "%select_ln6_1 = select i1 %icmp_ln9, i32 0, i32 %product_load" [./source/lab4_z1.cpp:6]   --->   Operation 54 'select' 'select_ln6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.cpp:4]   --->   Operation 55 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.cpp:4]   --->   Operation 56 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.70ns) (out node of the LUT)   --->   "%product_1 = add i32 %mul_ln10, i32 %select_ln6_1" [./source/lab4_z1.cpp:10]   --->   Operation 57 'add' 'product_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:12]   --->   Operation 58 'getelementptr' 'res_addr' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %product_1, i14 %res_addr" [./source/lab4_z1.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = (icmp_ln9_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %product_1, i32 %product" [./source/lab4_z1.cpp:10]   --->   Operation 61 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
product             (alloca           ) [ 01111]
i                   (alloca           ) [ 01000]
j                   (alloca           ) [ 01000]
indvar_flatten      (alloca           ) [ 01000]
spectopmodule_ln0   (spectopmodule    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
specbitsmap_ln0     (specbitsmap      ) [ 00000]
store_ln6           (store            ) [ 00000]
store_ln6           (store            ) [ 00000]
store_ln6           (store            ) [ 00000]
store_ln6           (store            ) [ 00000]
br_ln6              (br               ) [ 00000]
indvar_flatten_load (load             ) [ 00000]
icmp_ln6            (icmp             ) [ 01110]
add_ln6             (add              ) [ 00000]
br_ln6              (br               ) [ 00000]
i_load              (load             ) [ 00000]
j_load              (load             ) [ 00000]
icmp_ln9            (icmp             ) [ 01111]
select_ln6          (select           ) [ 00000]
add_ln6_1           (add              ) [ 00000]
trunc_ln6           (trunc            ) [ 00000]
trunc_ln6_1         (trunc            ) [ 00000]
select_ln6_3        (select           ) [ 00000]
zext_ln6            (zext             ) [ 01111]
in_a_addr           (getelementptr    ) [ 01100]
select_ln6_4        (select           ) [ 00000]
zext_ln9            (zext             ) [ 00000]
in_b_addr           (getelementptr    ) [ 01100]
add_ln9             (add              ) [ 00000]
icmp_ln9_1          (icmp             ) [ 01111]
br_ln9              (br               ) [ 00000]
store_ln6           (store            ) [ 00000]
store_ln6           (store            ) [ 00000]
store_ln9           (store            ) [ 00000]
in_a_load           (load             ) [ 01010]
in_b_load           (load             ) [ 01010]
mul_ln10            (mul              ) [ 01001]
product_load        (load             ) [ 00000]
specloopname_ln0    (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
select_ln6_1        (select           ) [ 00000]
specpipeline_ln4    (specpipeline     ) [ 00000]
specloopname_ln4    (specloopname     ) [ 00000]
product_1           (add              ) [ 00000]
res_addr            (getelementptr    ) [ 00000]
store_ln12          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
store_ln10          (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
ret_ln14            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_L1_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="product_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="product/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_a_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_a_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="14" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_a_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="in_b_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="15" slack="0"/>
<pin id="83" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_b_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="14" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_b_load/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="res_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="14" slack="3"/>
<pin id="96" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln12_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln6_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="29" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln6_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="15" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln6_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="15" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln6_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="indvar_flatten_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="29" slack="0"/>
<pin id="127" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="29" slack="0"/>
<pin id="130" dir="0" index="1" bw="29" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln6_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="29" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="j_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln9_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="15" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="select_ln6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="15" slack="0"/>
<pin id="156" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln6_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="trunc_ln6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="15" slack="0"/>
<pin id="168" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln6_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln6_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln6_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="14" slack="0"/>
<pin id="177" dir="0" index="2" bw="14" slack="0"/>
<pin id="178" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln6_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln6_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="0" index="2" bw="15" slack="0"/>
<pin id="191" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_4/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln9_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="15" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln9_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln9_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="15" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln6_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="29" slack="0"/>
<pin id="214" dir="0" index="1" bw="29" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln6_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln9_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="15" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="mul_ln10_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="product_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="3"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="product_load/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln6_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="3"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6_1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="product_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="product_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln10_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="3"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="252" class="1005" name="product_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="product "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="15" slack="0"/>
<pin id="261" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="266" class="1005" name="j_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="15" slack="0"/>
<pin id="268" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="273" class="1005" name="indvar_flatten_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="29" slack="0"/>
<pin id="275" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln6_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="2"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="icmp_ln9_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="3"/>
<pin id="286" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln6_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="3"/>
<pin id="291" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="in_a_addr_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="1"/>
<pin id="296" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_a_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="in_b_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="1"/>
<pin id="301" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_b_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln9_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="3"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="in_a_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_a_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="in_b_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_b_load "/>
</bind>
</comp>

<comp id="318" class="1005" name="mul_ln10_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="125" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="140" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="143" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="143" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="146" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="166" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="192"><net_src comp="146" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="160" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="143" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="152" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="204"><net_src comp="152" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="134" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="187" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="200" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="239"><net_src comp="16" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="246"><net_src comp="241" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="50" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="258"><net_src comp="252" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="262"><net_src comp="54" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="269"><net_src comp="58" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="276"><net_src comp="62" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="283"><net_src comp="128" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="146" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="292"><net_src comp="182" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="297"><net_src comp="66" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="302"><net_src comp="79" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="307"><net_src comp="206" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="73" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="316"><net_src comp="86" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="321"><net_src comp="227" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="241" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: lab4_z1 : in_a | {1 2 }
	Port: lab4_z1 : in_b | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		store_ln6 : 1
		store_ln6 : 1
		store_ln6 : 1
		indvar_flatten_load : 1
		icmp_ln6 : 2
		add_ln6 : 2
		br_ln6 : 3
		i_load : 1
		j_load : 1
		icmp_ln9 : 2
		select_ln6 : 3
		add_ln6_1 : 2
		trunc_ln6 : 3
		trunc_ln6_1 : 2
		select_ln6_3 : 4
		zext_ln6 : 5
		in_a_addr : 6
		in_a_load : 7
		select_ln6_4 : 3
		zext_ln9 : 4
		in_b_addr : 5
		in_b_load : 6
		add_ln9 : 4
		icmp_ln9_1 : 5
		br_ln9 : 6
		store_ln6 : 3
		store_ln6 : 4
		store_ln9 : 5
	State 2
	State 3
	State 4
		select_ln6_1 : 1
		product_1 : 2
		store_ln12 : 3
		store_ln10 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln6_fu_134   |    0    |    0    |    36   |
|    add   |   add_ln6_1_fu_160  |    0    |    0    |    22   |
|          |    add_ln9_fu_200   |    0    |    0    |    22   |
|          |   product_1_fu_241  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |  select_ln6_fu_152  |    0    |    0    |    15   |
|  select  | select_ln6_3_fu_174 |    0    |    0    |    14   |
|          | select_ln6_4_fu_187 |    0    |    0    |    15   |
|          | select_ln6_1_fu_234 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln6_fu_128   |    0    |    0    |    17   |
|   icmp   |   icmp_ln9_fu_146   |    0    |    0    |    12   |
|          |  icmp_ln9_1_fu_206  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln10_fu_227   |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|   trunc  |   trunc_ln6_fu_166  |    0    |    0    |    0    |
|          |  trunc_ln6_1_fu_170 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln6_fu_182   |    0    |    0    |    0    |
|          |   zext_ln9_fu_195   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |    0    |   257   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_259      |   15   |
|   icmp_ln6_reg_280   |    1   |
|  icmp_ln9_1_reg_304  |    1   |
|   icmp_ln9_reg_284   |    1   |
|   in_a_addr_reg_294  |   14   |
|   in_a_load_reg_308  |   32   |
|   in_b_addr_reg_299  |   14   |
|   in_b_load_reg_313  |   32   |
|indvar_flatten_reg_273|   29   |
|       j_reg_266      |   15   |
|   mul_ln10_reg_318   |   32   |
|    product_reg_252   |   32   |
|   zext_ln6_reg_289   |   64   |
+----------------------+--------+
|         Total        |   282  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_86 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   257  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   282  |   275  |
+-----------+--------+--------+--------+--------+
