# Day 1 â€“ Basic RTL Design and Simulation


## âœ… Objective
- To design and verify a simple RTL circuit using Verilog.
- Write a testbench to apply input vectors.
- Simulate using **iverilog** and visualize results with **GTKWave**.
  

## ğŸ› ï¸ Tools Used
â¦iVerilog â†’ Open-source Verilog compiler and simulator, used to compile and run Verilog design files.

iVerilog â†’ For compiling and simulating Verilog code.


â¦GTKWave â†’ Waveform viewer to analyze simulation output signals visually (timing diagrams).

GTKWave â†’ For viewing waveforms generated by simulation.


â¦Yosys â†’ Open-source framework for RTL synthesis, mainly used to synthesize Verilog code into a gate-level netlist.

Yosys â†’ For performing synthesis (converting RTL design into gate-level representation).


**ğŸ“˜ Key Terms**

-Design â†’ The main Verilog code/module that implements the required logic or digital circuit (e.g., adder, counter, FSM).

-Testbench â†’ A separate Verilog file written to test the design. It applies input stimulus, monitors outputs, and verifies that the design works correctly. The testbench is not synthesized, it is only for simulation.



**Lab Session 1 â€“ Activities and Commands**

1. Virtual Machine Setup
   
â¦	Opened the VM for the RTL workshop.

â¦	Cloned the workshop repository:

git clone (https://github.com/kunalg123/sky130RTLDesignAndSynthesisWorkshop.git)

Navigated into the library:

cd sky130RTLDesignAndSynthesisWorkshop

cd my_lib

ls -- # Viewing all .lib files used for synthesis 




2.Verilog Simulation with iVerilog

â¦	Navigated to Verilog files folder:

cd sky130RTLDesignAndSynthesisWorkshop

cd verilog_files/



Compiled RTL and testbench:

iverilog good_mux.v tb_good_mux.v 

Checked compiled output: ls 
./a.out 


Opened GTKWave to view waveform:

gtkwave tb_good_mux.vcd â†’ opens waveform for verification.


Comments:
â¦	iverilog good_mux.v tb_good_mux.v â†’ compiles design and testbench.

â¦	gtkwave tb_good_mux.vcd 





3. RTL Synthesis with Yosys
   
â¦	Invoked Yosys:
yosys


Steps in Yosys workflow:

1.Read Liberty file (standard cell info for synthesis):
read_liberty -lib path/to/.lib file


2.Read Verilog design:
read_verilog path/to/design.v_file


3.Perform synthesis (synth - top module):
synth -top <module_name> 


4.Generate netlist using ABC:
abc -liberty path/to/.lib file


5.Analyze and show results:
show 


6.Yosys write_verilog options

Default command:
write_verilog good_mux_netlist.v

â†’ Generates the full netlist of your design.

â†’Can be very â€œheavyâ€ because it includes all synthesis attributes and extra metadata.


With -noattr option:

write_verilog -noattr good_mux_netlist.v 

â†’ The -noattr option removes all synthesis attributes from the netlist.

â†’Generates a cleaner, simpler netlist with just the logic structure (modules, wires, gates).

â†’Useful if you want a lightweight netlist without extra metadata.


 
**Comments:**
â¦	read_liberty â†’ Loads standard cell library for synthesis.

â¦	read_verilog â†’ Loads the design RTL.

â¦	synth -top â†’ Synthesizes the design module.

â¦	abc -liberty â†’ Maps design to technology cells.

â¦	write_verilog â†’ Generates the full Verilog netlist of the design.

â¦	write_verilog -attr â†’ Generates netlist keeping important synthesis attributes.

â¦	write_verilog -noattr â†’ Generates a clean netlist with no synthesis attributes.

â¦	show â†’ Visualizes netlist or synthesis results graphically.



