Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

Initialize PERCEPTRON
PERC_ENTRIES: 4096
PERC_FEATURES: 9

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 5000
Simulation Instructions: 20000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/cs/calculix_2655B.trace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
PERC_ENTRIES: 4096
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC

Warmup complete CPU 0 instructions: 5004 cycles: 1331 (Simulation time: 0 hr 0 min 0 sec) 

Finished CPU 0 instructions: 20000 cycles: 23095 cumulative IPC: 0.865988 (Simulation time: 0 hr 0 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.865988 instructions: 20000 cycles: 23095
ITLB TOTAL     ACCESS:       2535  HIT:       2535  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:       2535  HIT:       2535  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:       3766	FORWARD:          0	MERGED:       1231	TO_CACHE:       2535

DTLB TOTAL     ACCESS:       2844  HIT:       2840  MISS:          4  HIT %:    99.8594  MISS %:   0.140647   MPKI: 0.2
DTLB LOAD TRANSLATION ACCESS:       2844  HIT:       2840  MISS:          4  HIT %:    99.8594  MISS %:   0.140647   MPKI: 0.2
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 120 cycles
DTLB RQ	ACCESS:       3689	FORWARD:          0	MERGED:        845	TO_CACHE:       2844

STLB TOTAL     ACCESS:          4  HIT:          0  MISS:          4  HIT %:          0  MISS %:        100   MPKI: 0.2
STLB LOAD TRANSLATION ACCESS:          4  HIT:          0  MISS:          4  HIT %:          0  MISS %:        100   MPKI: 0.2
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 111 cycles
STLB RQ	ACCESS:          4	FORWARD:          0	MERGED:          0	TO_CACHE:          4

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:       3601  HIT:       3358  MISS:        243  HIT %:    93.2519  MISS %:    6.74813   MPKI: 12.15
L1D LOAD      ACCESS:       3391  HIT:       3148  MISS:        243  HIT %:     92.834  MISS %:    7.16603   MPKI: 12.15
L1D RFO       ACCESS:        210  HIT:        210  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 41.0288 cycles
L1D RQ	ACCESS:       3932	FORWARD:          0	MERGED:        451	TO_CACHE:       3479
L1D WQ	ACCESS:        210	FORWARD:          2	MERGED:          0	TO_CACHE:        210

L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:       3766  HIT:       3766  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:       3766  HIT:       3766  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:       5086	FORWARD:          0	MERGED:       1320	TO_CACHE:       3766

BTB TOTAL     ACCESS:        630  HIT:        626  MISS:          4  HIT %:    99.3651  MISS %:   0.634921   MPKI: 0.2
BTB BRANCH_DIRECT_JUMP	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:        610  HIT:        608  MISS:          2
BTB BRANCH_DIRECT_CALL	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         10  HIT:          9  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:        489  HIT:        235  MISS:        254  HIT %:    48.0573  MISS %:    51.9427   MPKI: 12.7
L2C LOAD      ACCESS:        243  HIT:        188  MISS:         55  HIT %:    77.3663  MISS %:    22.6337   MPKI: 2.75
L2C DATA LOAD MPKI: 2.75
L2C INSTRUCTION LOAD MPKI: 0
L2C PREFETCH  ACCESS:        242  HIT:         43  MISS:        199  HIT %:    17.7686  MISS %:    82.2314   MPKI: 9.95
AGUS PREFETCH L1 MISS: 0
L2C DATA PREFETCH MPKI: 9.95
L2C INSTRUCTION PREFETCH MPKI: 0
L2C LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C PREFETCH  REQUESTED:        254  ISSUED:        254  USEFUL:        188  USELESS:          0
L2C USEFUL LOAD PREFETCHES:        188 PREFETCH ISSUED TO LOWER LEVEL:        208  ACCURACY: 90.3846
L2C TIMELY PREFETCHES:        188 LATE PREFETCHES: 9 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 208 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 117.406 cycles
L2C RQ	ACCESS:        247	FORWARD:          0	MERGED:          0	TO_CACHE:        247
L2C PQ	ACCESS:        254	FORWARD:          0	MERGED:          0	TO_CACHE:        254

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 0
L2C Data Evicting Data 0
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 0
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:          4  HIT:          4  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:        254  HIT:          0  MISS:        254  HIT %:          0  MISS %:        100   MPKI: 12.7
LLC LOAD      ACCESS:         46  HIT:          0  MISS:         46  HIT %:          0  MISS %:        100   MPKI: 2.3
LLC PREFETCH  ACCESS:        208  HIT:          0  MISS:        208  HIT %:          0  MISS %:        100   MPKI: 10.4
AGUS PREFETCH L1 MISS: 0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:        208  ACCURACY: 0
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 89.685 cycles
LLC RQ	ACCESS:         46	FORWARD:          0	MERGED:          0	TO_CACHE:         46
LLC PQ	ACCESS:        208	FORWARD:          0	MERGED:          0	TO_CACHE:        208

LLC Dense regions hint to LLC: 0

RAW hits: 16
Loads Generated: 3952
Loads sent to L1D: 3932
Stores Generated: 210
Stores sent to L1D: 210
Major fault: 0 Minor fault: 26
Allocated PAGES: 26
=== CPU 0 L1D Prefetcher Statistics ===
[MLOP] History of tracked zone:
[MLOP] Prefetch Degree Mean: -nan
[MLOP] Prefetch Degree SD: -nan
[MLOP] Max Score Left Mean (%): -nan
[MLOP] Max Score Left SD (%): -nan
[MLOP] Max Score Right Mean (%): -nan
[MLOP] Max Score Right SD (%): -nan
------------------
Depth Distribution
------------------
depth 0: 125
depth 1: 4
depth 2: 0
depth 3: 5
depth 4: 7
depth 5: 16
depth 6: 29
depth 7: 45
depth 8: 72
depth 9: 34
depth 10: 3
depth 11: 0
depth 12: 0
depth 13: 0
depth 14: 0
depth 15: 0
depth 16: 0
depth 17: 0
depth 18: 0
depth 19: 0
depth 20: 0
depth 21: 0
depth 22: 0
depth 23: 0
depth 24: 0
depth 25: 0
depth 26: 0
depth 27: 0
depth 28: 0
depth 29: 0
Total: 340
------------------
ST read accesses: 239
ST write accesses: 4
PT read accesses: 8165
PT write accesses: 301
FILTER read accesses: 1935
FILTER write accesses: 961
GHR read accesses: 506
GHR write accesses: 66
PERC read accesses: 57186
PERC write accesses: 3062
GHR counter read accesses: 486
GHR counter write accesses: 695
GHR ip read accesses: 1491
GHR ip write accesses: 972
ST tag read accesses: 66064
ST tag write accesses: 407

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        241  ROW_BUFFER_MISS:         13
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: -
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 15515
0banks busy for write cycles: 0
1banks busy for read cycles: 4085
1banks busy for write cycles: 0
2banks busy for read cycles: 1779
2banks busy for write cycles: 0
3banks busy for read cycles: 995
3banks busy for write cycles: 0
4banks busy for read cycles: 411
4banks busy for write cycles: 0
5banks busy for read cycles: 227
5banks busy for write cycles: 0
6banks busy for read cycles: 38
6banks busy for write cycles: 0
7banks busy for read cycles: 3
7banks busy for write cycles: 0
8banks busy for read cycles: 43
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.5775% MPKI: 0.14997 Average ROB Occupancy at Mispredict: 76.3333
Branch types
NOT_BRANCH: 18951 94.755%
BRANCH_DIRECT_JUMP: 0 0%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 690 3.45%
BRANCH_DIRECT_CALL: 10 0.05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 10 0.05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 26
