INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razvan/Desktop/claAdder/claAdder.srcs/sim_1/new/ual_4b_twb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ual_4b_twb
