
*** Running vivado
    with args -log reactionTimer_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reactionTimer_TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source reactionTimer_TOP.tcl -notrace
Command: synth_design -top reactionTimer_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14712 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 345.012 ; gain = 100.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reactionTimer_TOP' [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter PREPARATION bound to: 2'b01 
	Parameter TEST bound to: 2'b10 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Wendy Li/Desktop/FPGA1/sources/debouncer.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (1#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (2#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/debouncer.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:51]
INFO: [Synth 8-638] synthesizing module 'result' [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:3]
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized0' [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized0' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'time_Accumulator' [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:3]
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:3]
INFO: [Synth 8-638] synthesizing module 'LCG' [C:/Users/Wendy Li/Desktop/FPGA1/sources/LCG.v:3]
	Parameter multiplier bound to: 1103515245 - type: integer 
	Parameter increment bound to: 12345 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LCG' (4#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/LCG.v:3]
INFO: [Synth 8-256] done synthesizing module 'test' (5#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/test.v:3]
INFO: [Synth 8-256] done synthesizing module 'time_Accumulator' (6#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/time_Accumulator.v:3]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDecoder' [C:/Users/Wendy Li/Desktop/FPGA1/sources/sevenSegmentDecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDecoder' (7#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/sevenSegmentDecoder.v:3]
WARNING: [Synth 8-3848] Net reactionButton in module/entity result does not have driver. [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:12]
INFO: [Synth 8-256] done synthesizing module 'result' (8#1) [C:/Users/Wendy Li/Desktop/FPGA1/sources/result.v:3]
ERROR: [Synth 8-685] variable 'led' should not be used in output port connection [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:96]
ERROR: [Synth 8-285] failed synthesizing module 'reactionTimer_TOP' [C:/Users/Wendy Li/Desktop/FPGA1/sources/reactionTimer_TOP.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 396.742 ; gain = 152.336
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 17:24:00 2018...
