
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.xc7E6f
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.OzxZ0g/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_club.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_four.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_nine.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_jack.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_two.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_ten.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/mirror.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/card_math.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_seven.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_five.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_diamond.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/comparator.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/top_level.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_ace.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/bto7s_suit.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/divider.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_eight.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/edges.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/iverilog_hack_kernel.svh
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_spade.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/threshold.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.OzxZ0g/src/camera.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/bto7s.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_heart.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_three.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_king.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/iverilog_hack_thresh.svh
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_queen.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/iverilog_hack_test.svh
# read_verilog -sv /tmp/tmp.OzxZ0g/src/XOR_six.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.OzxZ0g/src/rotate.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/vga.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/scale.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/seven_segment_controller.sv
# read_verilog -sv /tmp/tmp.OzxZ0g/src/bto7s_rank.sv
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/4.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/c.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/5.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/7.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/A.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/6.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/d.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/2.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/s.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/3.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/Q.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/K.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/J.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/h.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/8.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/9.mem
# read_mem /tmp/tmp.OzxZ0g/src/mem_kernel/10.mem
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1129762
WARNING: [Synth 8-9719] macro 'RANK_SIZE' redefined [/tmp/tmp.OzxZ0g/src/card_math.sv:4]
WARNING: [Synth 8-9719] macro 'SUIT_SIZE' redefined [/tmp/tmp.OzxZ0g/src/card_math.sv:5]
WARNING: [Synth 8-9719] macro 'RANK_SIZE' redefined [/tmp/tmp.OzxZ0g/src/XOR_seven.sv:4]
WARNING: [Synth 8-9719] macro 'SUIT_SIZE' redefined [/tmp/tmp.OzxZ0g/src/XOR_seven.sv:5]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 147 ; free virtual = 6701
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.OzxZ0g/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/tmp/tmp.OzxZ0g/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/tmp/tmp.OzxZ0g/src/clk_wiz_lab3.v:67]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.OzxZ0g/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.OzxZ0g/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.OzxZ0g/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.OzxZ0g/src/camera.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.OzxZ0g/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rotate' [/tmp/tmp.OzxZ0g/src/rotate.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'rotate' (0#1) [/tmp/tmp.OzxZ0g/src/rotate.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
INFO: [Synth 8-6157] synthesizing module 'mirror' [/tmp/tmp.OzxZ0g/src/mirror.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror' (0#1) [/tmp/tmp.OzxZ0g/src/mirror.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.OzxZ0g/src/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.OzxZ0g/src/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.OzxZ0g/src/threshold.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.OzxZ0g/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 307200 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:57]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/tmp/tmp.OzxZ0g/src/top_level.sv:260]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.OzxZ0g/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.OzxZ0g/src/divider.sv:4]
	Parameter WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.OzxZ0g/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.OzxZ0g/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'edges' [/tmp/tmp.OzxZ0g/src/edges.sv:19]
	Parameter HEIGHT bound to: 640 - type: integer 
	Parameter WIDTH bound to: 480 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edges' (0#1) [/tmp/tmp.OzxZ0g/src/edges.sv:19]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.OzxZ0g/src/seven_segment_controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.OzxZ0g/src/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.OzxZ0g/src/bto7s.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bto7s_rank' [/tmp/tmp.OzxZ0g/src/bto7s_rank.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bto7s_rank' (0#1) [/tmp/tmp.OzxZ0g/src/bto7s_rank.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bto7s_suit' [/tmp/tmp.OzxZ0g/src/bto7s_suit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bto7s_suit' (0#1) [/tmp/tmp.OzxZ0g/src/bto7s_suit.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.OzxZ0g/src/seven_segment_controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'XOR_two' [/tmp/tmp.OzxZ0g/src/XOR_two.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 2.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '2.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'XOR_two' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_two.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_three' [/tmp/tmp.OzxZ0g/src/XOR_three.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 3.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '3.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_three' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_three.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_four' [/tmp/tmp.OzxZ0g/src/XOR_four.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 4.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '4.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_four' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_four.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_five' [/tmp/tmp.OzxZ0g/src/XOR_five.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 5.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '5.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized2' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_five' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_five.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_six' [/tmp/tmp.OzxZ0g/src/XOR_six.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 6.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '6.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized3' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_six' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_six.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_seven' [/tmp/tmp.OzxZ0g/src/XOR_seven.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 7.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '7.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized4' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_seven' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_seven.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_eight' [/tmp/tmp.OzxZ0g/src/XOR_eight.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 8.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '8.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized5' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_eight' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_eight.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_nine' [/tmp/tmp.OzxZ0g/src/XOR_nine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 9.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '9.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized6' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_nine' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_nine.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_ten' [/tmp/tmp.OzxZ0g/src/XOR_ten.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: 10.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '10.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized7' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_ten' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_ten.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_jack' [/tmp/tmp.OzxZ0g/src/XOR_jack.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: J.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'J.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized8' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_jack' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_jack.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_queen' [/tmp/tmp.OzxZ0g/src/XOR_queen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: Q.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'Q.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized9' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_queen' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_queen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_king' [/tmp/tmp.OzxZ0g/src/XOR_king.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized10' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: K.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'K.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized10' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_king' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_king.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_ace' [/tmp/tmp.OzxZ0g/src/XOR_ace.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized11' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 1120 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: A.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'A.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized11' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_ace' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_ace.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_club' [/tmp/tmp.OzxZ0g/src/XOR_club.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized12' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 812 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: c.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'c.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized12' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized2' [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 812 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized2' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_true_dual_port_read_first_2_clock_ram.v:12]
INFO: [Synth 8-6155] done synthesizing module 'XOR_club' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_club.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_spade' [/tmp/tmp.OzxZ0g/src/XOR_spade.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized13' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 812 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: s.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 's.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized13' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_spade' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_spade.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_heart' [/tmp/tmp.OzxZ0g/src/XOR_heart.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized14' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 812 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: h.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'h.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized14' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_heart' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_heart.sv:12]
INFO: [Synth 8-6157] synthesizing module 'XOR_diamond' [/tmp/tmp.OzxZ0g/src/XOR_diamond.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized15' [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 1 - type: integer 
	Parameter RAM_DEPTH bound to: 812 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: d.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'd.mem' is read successfully [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized15' (0#1) [/tmp/tmp.OzxZ0g/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'XOR_diamond' (0#1) [/tmp/tmp.OzxZ0g/src/XOR_diamond.sv:12]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/tmp/tmp.OzxZ0g/src/comparator.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [/tmp/tmp.OzxZ0g/src/comparator.sv:7]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.OzxZ0g/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.OzxZ0g/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.OzxZ0g/src/top_level.sv:4]
WARNING: [Synth 8-87] always_comb on 'cam_out_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/scale.sv:15]
WARNING: [Synth 8-87] always_comb on 'cat_out_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/seven_segment_controller.sv:53]
WARNING: [Synth 8-87] always_comb on 'output_rank_score_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/comparator.sv:64]
WARNING: [Synth 8-87] always_comb on 'output_rank_map_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/comparator.sv:63]
WARNING: [Synth 8-87] always_comb on 'output_suit_score_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/comparator.sv:65]
WARNING: [Synth 8-87] always_comb on 'output_suit_map_reg' did not result in combinational logic [/tmp/tmp.OzxZ0g/src/comparator.sv:63]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[6] was removed.  [/tmp/tmp.OzxZ0g/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_reg[5] was removed.  [/tmp/tmp.OzxZ0g/src/top_level.sv:118]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[6] was removed.  [/tmp/tmp.OzxZ0g/src/top_level.sv:119]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_reg[5] was removed.  [/tmp/tmp.OzxZ0g/src/top_level.sv:119]
WARNING: [Synth 8-7129] Port x_center[10] in module edges is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_center[9] in module edges is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1170 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1170 ; free virtual = 7696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1170 ; free virtual = 7696
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1161 ; free virtual = 7688
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.OzxZ0g/xdc/top_level.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_IBUF[3]'. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'led_OBUF[3]'. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.OzxZ0g/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.OzxZ0g/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1066 ; free virtual = 7592
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1166 ; free virtual = 7693
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'cam_out_reg' [/tmp/tmp.OzxZ0g/src/scale.sv:15]
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'cat_out_reg' [/tmp/tmp.OzxZ0g/src/seven_segment_controller.sv:53]
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized1:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized2:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'output_rank_score_reg' [/tmp/tmp.OzxZ0g/src/comparator.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'output_suit_score_reg' [/tmp/tmp.OzxZ0g/src/comparator.sv:65]
WARNING: [Synth 8-327] inferring latch for variable 'output_rank_map_reg' [/tmp/tmp.OzxZ0g/src/comparator.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'output_suit_map_reg' [/tmp/tmp.OzxZ0g/src/comparator.sv:63]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1167 ; free virtual = 7697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 18    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 3     
	   2 Input   19 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 17    
	   2 Input   13 Bit       Adders := 18    
	   2 Input   12 Bit       Adders := 23    
	   4 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 62    
	   5 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 17    
	   2 Input    9 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	              640 Bit    Registers := 2     
	              480 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 66    
	               10 Bit    Registers := 35    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 207   
+---RAMs : 
	            1200K Bit	(76800 X 16 bit)          RAMs := 1     
	             300K Bit	(307200 X 1 bit)          RAMs := 1     
	               1K Bit	(1120 X 1 bit)          RAMs := 26    
	              812 Bit	(812 X 1 bit)          RAMs := 8     
+---Muxes : 
	   2 Input  640 Bit        Muxes := 13    
	   2 Input  480 Bit        Muxes := 13    
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 6     
	   2 Input   19 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 10    
	   2 Input   10 Bit        Muxes := 11    
	   3 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 6     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  12 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 340   
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	  13 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP pixel_addr_out_reg, operation Mode is: C+A*(B:0xf0).
DSP Report: register pixel_addr_out_reg is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator pixel_addr_out0 is absorbed into DSP pixel_addr_out_reg.
DSP Report: operator p_0_out is absorbed into DSP pixel_addr_out_reg.
DSP Report: Generating DSP index_x1, operation Mode is: (C:0x1df)+A2*(B:0x1e0).
DSP Report: register y_center_cache_reg is absorbed into DSP index_x1.
DSP Report: operator index_x1 is absorbed into DSP index_x1.
DSP Report: operator index_x3 is absorbed into DSP index_x1.
DSP Report: Generating DSP index_x3, operation Mode is: (C or 0)+(0 or A2*(B:0x1e0)).
DSP Report: register y_center_cache_reg is absorbed into DSP index_x3.
DSP Report: operator index_x3 is absorbed into DSP index_x3.
DSP Report: Generating DSP addra0, operation Mode is: C'+A''*(B:0x1e0).
DSP Report: register vcount_pipe_reg[3] is absorbed into DSP addra0.
DSP Report: register vcount_pipe_reg[4] is absorbed into DSP addra0.
DSP Report: register hcount_pipe_reg[4] is absorbed into DSP addra0.
DSP Report: operator addra0 is absorbed into DSP addra0.
DSP Report: operator addra1 is absorbed into DSP addra0.
DSP Report: Generating DSP rank_score2, operation Mode is: A*(B:0x64).
DSP Report: operator rank_score2 is absorbed into DSP rank_score2.
DSP Report: Generating DSP suit_score2, operation Mode is: A*(B:0x64).
DSP Report: operator suit_score2 is absorbed into DSP suit_score2.
WARNING: [Synth 8-6014] Unused sequential element frame_buffer/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_bram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element jack_kernel/mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mask_input/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[10]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[9]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[8]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[7]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[6]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[5]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[4]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[3]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[2]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[1]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_rank_score_reg[0]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[9]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[8]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[7]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[6]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[5]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[4]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[3]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[2]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[1]) is unused and will be removed from module comparator.
WARNING: [Synth 8-3332] Sequential element (output_suit_score_reg[0]) is unused and will be removed from module comparator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1108 ; free virtual = 7667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level                                           | frame_buffer/BRAM_reg           | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
|top_level                                           | mask_bram/BRAM_reg              | 300 K x 1(READ_FIRST)  | W | R | 300 K x 1(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|xilinx_single_port_ram_read_first__parameterized8:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                           | jack_kernel/mask_input/BRAM_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/diamond_kernel                                  | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/heart_kernel                                    | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/spade_kernel                                    | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/club_kernel                                     | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/ace_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/king_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/queen_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/ten_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/nine_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/eight_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/seven_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/six_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/five_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/four_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/three_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/two_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+
|Module Name        | RTL Object              | Inference | Size (Depth x Width) | Primitives                               | 
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+
|i_1/diamond_kernel | diamond_kernel/BRAM_reg | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/heart_kernel   | heart_kernel/BRAM_reg   | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/spade_kernel   | spade_kernel/BRAM_reg   | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/club_kernel    | club_kernel/BRAM_reg    | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mirror      | C+A*(B:0xf0)                 | 10     | 8      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|edges       | (C:0x1df)+A2*(B:0x1e0)       | 10     | 9      | 9      | -      | 20     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|edges       | (C or 0)+(0 or A2*(B:0x1e0)) | 10     | 9      | 19     | -      | 19     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|top_level   | C'+A''*(B:0x1e0)             | 10     | 9      | 11     | -      | 19     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|comparator  | A*(B:0x64)                   | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|comparator  | A*(B:0x64)                   | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 953 ; free virtual = 7511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-460.0/oG.CP 810.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 885 ; free virtual = 7444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first__parameterized8:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|top_level                                           | jack_kernel/mask_input/BRAM_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/diamond_kernel                                  | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/heart_kernel                                    | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/spade_kernel                                    | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|i_1/club_kernel                                     | mask_input/BRAM_reg             | 0 K x 1(READ_FIRST)    | W |   | 0 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized11: | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/ace_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized10: | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/king_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized9:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/queen_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized7:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/ten_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized6:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/nine_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized5:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/eight_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized4:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/seven_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized3:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/six_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized2:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/five_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized1:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/four_kernel                                     | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first__parameterized0:  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/three_kernel                                    | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xilinx_single_port_ram_read_first:                  | BRAM_reg                        | 1 K x 1(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|i_1/two_kernel                                      | mask_input/BRAM_reg             | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top_level                                           | mask_bram/BRAM_reg              | 300 K x 1(READ_FIRST)  | W | R | 300 K x 1(WRITE_FIRST) |   | R | Port A and B     | 0      | 10     | 
|top_level                                           | frame_buffer/BRAM_reg           | 75 K x 16(READ_FIRST)  | W | R | 75 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+----------------------------------------------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+
|Module Name        | RTL Object              | Inference | Size (Depth x Width) | Primitives                               | 
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+
|i_1/diamond_kernel | diamond_kernel/BRAM_reg | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/heart_kernel   | heart_kernel/BRAM_reg   | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/spade_kernel   | spade_kernel/BRAM_reg   | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
|i_1/club_kernel    | club_kernel/BRAM_reg    | Implied   | 1 K x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM256X1S x 3  | 
+-------------------+-------------------------+-----------+----------------------+------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mask_bram/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mask_bram/BRAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mask_bram/BRAM_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mask_bram/BRAM_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mask_bram/BRAM_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 929 ; free virtual = 7488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 927 ; free virtual = 7486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | blank_pipe_reg[6]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync_pipe_reg[7]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_pipe_reg[7]          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | crosshair_pipe_reg[3]      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_pipe_reg[3][10]     | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|top_level   | hcount_pipe_reg[3][0]      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | full_pixel_pipe_reg[2][15] | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | C'+A''*B    | 10     | 9      | 11     | -      | 19     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|edges       | C+A'*B      | 10     | 9      | 9      | -      | 20     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|edges       | Dynamic     | -      | -      | -      | -      | 19     | -    | -    | -    | -    | -     | 0    | 0    | 
|mirror      | (C+A*B)'    | 10     | 8      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   795|
|3     |DSP48E1    |     4|
|6     |LUT1       |   192|
|7     |LUT2       |  1031|
|8     |LUT3       |   554|
|9     |LUT4       |  3473|
|10    |LUT5       |  3468|
|11    |LUT6       |  2699|
|12    |MMCME2_ADV |     1|
|13    |RAM16X1S   |     4|
|14    |RAM256X1S  |    12|
|15    |RAMB18E1   |    30|
|30    |RAMB36E1   |    58|
|33    |SRL16E     |    27|
|34    |FDRE       |  3835|
|35    |FDSE       |    23|
|36    |LD         |    23|
|37    |LDC        |     3|
|38    |LDCP       |     2|
|39    |LDP        |     1|
|40    |IBUF       |    29|
|41    |OBUF       |    47|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1005 ; free virtual = 7564
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:32 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1005 ; free virtual = 7564
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2732.070 ; gain = 0.000 ; free physical = 1097 ; free virtual = 7656
INFO: [Netlist 29-17] Analyzing 933 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.OzxZ0g/xdc/top_level.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_IBUF[3]'. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.OzxZ0g/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.OzxZ0g/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.762 ; gain = 0.000 ; free physical = 1034 ; free virtual = 7593
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  LD => LDCE: 23 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 2 instances
  LDP => LDPE: 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 12 instances

Synth Design complete, checksum: 148a0ad
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 69 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:40 . Memory (MB): peak = 2746.762 ; gain = 150.746 ; free physical = 1286 ; free virtual = 7845
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2810.793 ; gain = 64.031 ; free physical = 1284 ; free virtual = 7843

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 14c7b660f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2842.809 ; gain = 32.016 ; free physical = 988 ; free virtual = 7547

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter addr_read[9]_i_14 into driver instance spade_kernel/mask_input/BRAM_reg_i_37__11, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter addr_read[9]_i_29 into driver instance spade_kernel/mask_input/BRAM_reg_i_38__11, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter club_kernel/club_kernel/club_score[9]_i_1 into driver instance club_kernel/club_kernel/club_score[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter diamond_kernel/diamond_kernel/diamond_score[9]_i_1 into driver instance diamond_kernel/diamond_kernel/diamond_score[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter heart_kernel/heart_kernel/heart_score[9]_i_1 into driver instance heart_kernel/heart_kernel/heart_score[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter spade_kernel/spade_kernel/spade_score[9]_i_1 into driver instance spade_kernel/spade_kernel/spade_score[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 72 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ba232e01

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3005.809 ; gain = 0.000 ; free physical = 794 ; free virtual = 7353
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ce6db0c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3005.809 ; gain = 0.000 ; free physical = 794 ; free virtual = 7353
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10a736a03

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3005.809 ; gain = 0.000 ; free physical = 794 ; free virtual = 7353
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10a736a03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3037.824 ; gain = 32.016 ; free physical = 793 ; free virtual = 7352
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10a736a03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 3037.824 ; gain = 32.016 ; free physical = 793 ; free virtual = 7352
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10a736a03

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3037.824 ; gain = 32.016 ; free physical = 793 ; free virtual = 7352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3037.824 ; gain = 0.000 ; free physical = 793 ; free virtual = 7352
Ending Logic Optimization Task | Checksum: 17231d7ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3037.824 ; gain = 32.016 ; free physical = 793 ; free virtual = 7352

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 21 WE to EN ports
Number of BRAM Ports augmented: 53 newly gated: 34 Total Ports: 176
Number of Flops added for Enable Generation: 45

Ending PowerOpt Patch Enables Task | Checksum: 1e8f1fbd3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 966 ; free virtual = 7525
Ending Power Optimization Task | Checksum: 1e8f1fbd3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3309.934 ; gain = 272.109 ; free physical = 985 ; free virtual = 7544

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 152d2cb97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 786 ; free virtual = 7345
Ending Final Cleanup Task | Checksum: 152d2cb97

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 977 ; free virtual = 7536

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 977 ; free virtual = 7536
Ending Netlist Obfuscation Task | Checksum: 152d2cb97

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 977 ; free virtual = 7536
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 3309.934 ; gain = 563.172 ; free physical = 977 ; free virtual = 7536
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 131de19c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 930 ; free virtual = 7489

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aff2870f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 953 ; free virtual = 7513

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16e23e23c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 954 ; free virtual = 7513

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16e23e23c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 954 ; free virtual = 7513
Phase 1 Placer Initialization | Checksum: 16e23e23c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 954 ; free virtual = 7513

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1970a347e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 938 ; free virtual = 7498

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cbddaabc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 937 ; free virtual = 7497

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c73b2675

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 937 ; free virtual = 7497

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 391 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 177 nets or LUTs. Breaked 1 LUT, combined 176 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 904 ; free virtual = 7463

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            176  |                   177  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            176  |                   177  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 142a83dfb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:12 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 903 ; free virtual = 7463
Phase 2.4 Global Placement Core | Checksum: fa5622f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 901 ; free virtual = 7461
Phase 2 Global Placement | Checksum: fa5622f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 906 ; free virtual = 7466

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c7b85c96

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 907 ; free virtual = 7466

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18103675b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 904 ; free virtual = 7463

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 131506b94

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 904 ; free virtual = 7463

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1831b1aaf

Time (s): cpu = 00:00:50 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 904 ; free virtual = 7463

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c73db370

Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 900 ; free virtual = 7459

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1101745ee

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 896 ; free virtual = 7455

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 124c3e06e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:19 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 897 ; free virtual = 7456

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 106755389

Time (s): cpu = 00:01:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 897 ; free virtual = 7456

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2000f3a52

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 891 ; free virtual = 7450
Phase 3 Detail Placement | Checksum: 2000f3a52

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 891 ; free virtual = 7450

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c03f1e38

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.973 | TNS=-19.455 |
Phase 1 Physical Synthesis Initialization | Checksum: 102224061

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 890 ; free virtual = 7450
INFO: [Place 46-33] Processed net corner_finder/addr_out[18]_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1346eb732

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 890 ; free virtual = 7450
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c03f1e38

Time (s): cpu = 00:01:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 890 ; free virtual = 7450

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.174. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 74c25663

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 888 ; free virtual = 7447

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 888 ; free virtual = 7447
Phase 4.1 Post Commit Optimization | Checksum: 74c25663

Time (s): cpu = 00:01:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 888 ; free virtual = 7447

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 74c25663

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 888 ; free virtual = 7448

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                2x2|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 74c25663

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 888 ; free virtual = 7448
Phase 4.3 Placer Reporting | Checksum: 74c25663

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 889 ; free virtual = 7448

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 889 ; free virtual = 7448

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 889 ; free virtual = 7448
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 8594fdfb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 889 ; free virtual = 7448
Ending Placer Task | Checksum: 83e07563

Time (s): cpu = 00:01:22 ; elapsed = 00:00:29 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 889 ; free virtual = 7448
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 917 ; free virtual = 7476
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.65s |  WALL: 1.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 901 ; free virtual = 7461

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.478 | TNS=-14.620 |
Phase 1 Physical Synthesis Initialization | Checksum: fd2d181b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 894 ; free virtual = 7453
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.478 | TNS=-14.620 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: fd2d181b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 894 ; free virtual = 7453

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.478 | TNS=-14.620 |
INFO: [Physopt 32-702] Processed net vga_b_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net grayscale/blank_pipe_reg[6]__0. Critical path length was reduced through logic transformation on cell grayscale/vga_r[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.157 | TNS=-13.405 |
INFO: [Physopt 32-702] Processed net vga_gen/hcount_out_reg[10]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net vga_gen/vga_r[2]_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.041 | TNS=-11.549 |
INFO: [Physopt 32-702] Processed net vga_gen/vga_r_reg[2]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net vga_gen/vga_r[2]_i_82_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.037 | TNS=-11.485 |
INFO: [Physopt 32-702] Processed net vga_gen/vga_r[2]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zoom3__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r[2]_i_142_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_r[2]_i_165_n_0.  Re-placed instance vga_r[2]_i_165
INFO: [Physopt 32-735] Processed net vga_r[2]_i_165_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.034 | TNS=-11.437 |
INFO: [Physopt 32-710] Processed net vga_r[2]_i_142_n_0. Critical path length was reduced through logic transformation on cell vga_r[2]_i_142_comp.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_165_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-2.409 |
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_240_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r[2]_i_326_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_154_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_187_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_224_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_257_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.449 | TNS=-2.373 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_228_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.370 | TNS=-1.577 |
INFO: [Physopt 32-702] Processed net vga_r[2]_i_257_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_163_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_166_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_199_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_235_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-0.479 |
INFO: [Physopt 32-702] Processed net vga_r[2]_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r[2]_i_231_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_273_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga_r[2]_i_308_n_0.  Re-placed instance vga_r[2]_i_308
INFO: [Physopt 32-735] Processed net vga_r[2]_i_308_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-0.411 |
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_274_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_275_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_306_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_338_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_308_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.091 | TNS=-0.363 |
INFO: [Physopt 32-702] Processed net vga_r[2]_i_279_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net x_shift0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_183_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r_reg[2]_i_219_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_r[2]_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net grayscale/blank_pipe_reg[6]__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net right_edge[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net right_edge[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.064 | TNS=-0.255 |
INFO: [Physopt 32-702] Processed net right_edge[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_b_OBUF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_gen/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gen/hcount_out_reg[10]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_gen/vga_r[2]_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zoom3__0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net vga_r[2]_i_142_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.063 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net vga_gen/vga_r[2]_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: fd2d181b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 893 ; free virtual = 7453

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.006 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: fd2d181b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 893 ; free virtual = 7453
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 893 ; free virtual = 7453
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.006 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.484  |         14.620  |            1  |              0  |                    13  |           0  |           2  |  00:00:02  |
|  Total          |          1.484  |         14.620  |            1  |              0  |                    13  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 893 ; free virtual = 7453
Ending Physical Synthesis Task | Checksum: 20535be4f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 893 ; free virtual = 7453
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: dd040bdb ConstDB: 0 ShapeSum: 8be8dbfa RouteDB: 0
Post Restoration Checksum: NetGraph: eed4672b NumContArr: 67ef45b3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 156c3acde

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 780 ; free virtual = 7339

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 156c3acde

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 746 ; free virtual = 7306

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 156c3acde

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 746 ; free virtual = 7306
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 182f43b30

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 720 ; free virtual = 7279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.177  | TNS=0.000  | WHS=-0.202 | THS=-187.682|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.310789 %
  Global Horizontal Routing Utilization  = 0.360827 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9615
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9452
  Number of Partially Routed Nets     = 163
  Number of Node Overlaps             = 4289

Phase 2 Router Initialization | Checksum: 1d32d4689

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 710 ; free virtual = 7270

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d32d4689

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 710 ; free virtual = 7270
Phase 3 Initial Routing | Checksum: 1988fbd98

Time (s): cpu = 00:00:52 ; elapsed = 00:00:28 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 703 ; free virtual = 7263

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1120
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.237 | TNS=-15.152| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28cf1afc0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 705 ; free virtual = 7265

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.301 | TNS=-16.176| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b4d405ee

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 704 ; free virtual = 7264
Phase 4 Rip-up And Reroute | Checksum: 1b4d405ee

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 704 ; free virtual = 7264

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156f86b88

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 704 ; free virtual = 7264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.141 | TNS=-13.684| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18b98b53c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 703 ; free virtual = 7263

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b98b53c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 703 ; free virtual = 7263
Phase 5 Delay and Skew Optimization | Checksum: 18b98b53c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 703 ; free virtual = 7263

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b523ab4

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 702 ; free virtual = 7262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.104 | TNS=-13.092| WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c6b2be1c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 702 ; free virtual = 7262
Phase 6 Post Hold Fix | Checksum: 1c6b2be1c

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 702 ; free virtual = 7262

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.63768 %
  Global Horizontal Routing Utilization  = 2.86786 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1abe74d3e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:40 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 702 ; free virtual = 7262

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abe74d3e

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 702 ; free virtual = 7261

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b837af6b

Time (s): cpu = 00:01:16 ; elapsed = 00:00:41 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 700 ; free virtual = 7260

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.104 | TNS=-13.092| WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1b837af6b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 705 ; free virtual = 7265
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 749 ; free virtual = 7309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:26 ; elapsed = 00:00:44 . Memory (MB): peak = 3309.934 ; gain = 0.000 ; free physical = 749 ; free virtual = 7309
# write_bitstream -force /tmp/tmp.OzxZ0g/obj/out.bit
Command: write_bitstream -force /tmp/tmp.OzxZ0g/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP corner_finder/index_x3 input corner_finder/index_x3/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mirror_m/pixel_addr_out_reg input mirror_m/pixel_addr_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mirror_m/pixel_addr_out_reg input mirror_m/pixel_addr_out_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP addra0 output addra0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP corner_finder/index_x1 output corner_finder/index_x1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP corner_finder/index_x3 output corner_finder/index_x3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP addra0 multiplier stage addra0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP corner_finder/index_x1 multiplier stage corner_finder/index_x1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mirror_m/pixel_addr_out_reg multiplier stage mirror_m/pixel_addr_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell corner_finder/index_x3 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC PDRC-153] Gated clock check: Net best_score_calculator/output_rank_map_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin best_score_calculator/output_rank_map_reg[0]_i_2/O, cell best_score_calculator/output_rank_map_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net best_score_calculator/output_rank_map_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin best_score_calculator/output_rank_map_reg[1]_i_2/O, cell best_score_calculator/output_rank_map_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net best_score_calculator/output_rank_map_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin best_score_calculator/output_rank_map_reg[3]_i_2/O, cell best_score_calculator/output_rank_map_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net best_score_calculator/output_suit_map_reg[0]/G0 is a gated clock net sourced by a combinational pin best_score_calculator/output_suit_map_reg[0]/L3_2/O, cell best_score_calculator/output_suit_map_reg[0]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net best_score_calculator/output_suit_map_reg[1]/G0 is a gated clock net sourced by a combinational pin best_score_calculator/output_suit_map_reg[1]/L3_2/O, cell best_score_calculator/output_suit_map_reg[1]/L3_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net display/cat_out_reg[6]_i_2_n_0 is a gated clock net sourced by a combinational pin display/cat_out_reg[6]_i_2/O, cell display/cat_out_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net scale_m/cam_out_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin scale_m/cam_out_reg[15]_i_2/O, cell scale_m/cam_out_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.OzxZ0g/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3447.488 ; gain = 137.555 ; free physical = 707 ; free virtual = 7271
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 01:42:41 2022...
