INFO: [VRFC 10-2263] Analyzing Verilog file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.sim/sim_1/synth/timing/xsim/ALU_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_tb'
ERROR: [VRFC 10-2987] 'top_wrap' is not compiled in library 'xil_defaultlib' [D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sim_1/new/top_tb.vhd:71]
ERROR: [VRFC 10-9458] unit 'bench' is ignored due to previous errors [D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sim_1/new/top_tb.vhd:42]
INFO: [VRFC 10-8704] VHDL file 'D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sim_1/new/top_tb.vhd' is ignored due to errors
