
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#   Read in top module
#read_file -autoread -top CHIP {../src/ ../include}
read_file -format sverilog {../src/top.sv}
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'N16ADFP_StdCellss0p72vm40c'
  Loading link library 'N16ADFP_StdCellff0p88v125c'
  Loading link library 'N16ADFP_StdIOss0p72v1p62v125c'
  Loading link library 'N16ADFP_StdIOff0p88v1p98vm40c'
  Loading link library 'SRAM_ss0p72v0p72vm40c_100a'
  Loading link library 'SRAM_ff0p88v0p88v125c_100a'
  Loading link library 'gtech'
Loading sverilog file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/top.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/CPU.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/IF_state.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ProgramCounter.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ID_state.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/Register.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ControlUnit.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/immGenerator.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/StallCtrl.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/EXE_state.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALU.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/floatALU.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/count_leading_zero.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALUctrl.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/MEM_state.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/WB_state.sv
Opening include file /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/SRAM_wrapper.sv

Inferred memory devices in process
	in routine ProgramCounter line 10 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ProgramCounter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pc_out_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine IF_state line 39 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/IF_state.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cycle_reg_IF_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pc_4_IF_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    instr_out_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   instret_reg_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cycle_reg_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
| instret_reg_IF_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Register line 48 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/Register.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_file_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
| reg_file_float_reg  | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   Register/35    |   32   |   64    |      5       |
|   Register/40    |   32   |   64    |      5       |
======================================================

Statistics for case statements in always block at line 48 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ControlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
|           123            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 12 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/immGenerator.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            13            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ID_state line 124 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ID_state.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   instret_ID_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pc_out_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   rs1_data_ID_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   rs2_data_ID_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rs1_adr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rs2_adr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rd_adr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     imm_ID_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ALUop_ID_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     funct3_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     funct7_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RegDst_ID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ALUSrc_ID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    isJal_ID_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Branch_ID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemWrite_ID_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MemRead_ID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   RegWrite_ID_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemtoReg_ID_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   isfloat_rd_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   isfloat_rs1_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   isfloat_rs2_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cycle_ID_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALU.sv:51: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALU.sv:87: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALU.sv:96: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 36 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            37            |    auto/auto     |
|           109            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 34 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ALUctrl.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
|            38            |    auto/auto     |
|            47            |    auto/auto     |
|            71            |    auto/auto     |
|            89            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 97 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/EXE_state.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 132 in file
	'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/EXE_state.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine EXE_state line 179 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/EXE_state.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|      pc_out_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    funct3_EXE_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   rs2_data_EXE_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    WBadr_EXE_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Branch_EXE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemWrite_EXE_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MemRead_EXE_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   RegWrite_EXE_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   MemtoReg_EXE_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    result_EXE_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| ADDER_result_EXE_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    isSet_EXE_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  isfloat_out_rd_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine MEM_state line 47 in file
		'/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/MEM_state.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pc_out_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  RegWrite_MEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  MemtoReg_MEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    WBadr_MEM_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   result_MEM_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   memdata_out_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   MemRead_MEM_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| isfloat_out_rd_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/ProgramCounter.db:ProgramCounter'
Loaded 17 designs.
Current design is 'ProgramCounter'.
ProgramCounter IF_state Register ControlUnit immGenerator StallCtrl ID_state ALU count_leading_zero floatALU ALUctrl EXE_state MEM_state WB_state CPU SRAM_wrapper top
# SET POWER INTENT and ENVIRONMENT ###################################
current_design top
Current design is 'top'.
{top}
link

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (17 designs)              /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/src/top.db, etc
  N16ADFP_StdCellss0p72vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db
  N16ADFP_StdCellff0p88v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db
  N16ADFP_StdIOss0p72v1p62v125c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db
  N16ADFP_StdIOff0p88v1p98vm40c (library) /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db
  SRAM_ss0p72v0p72vm40c_100a (library) /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db
  SRAM_ff0p88v0p88v125c_100a (library) /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

1
#   Set Design Environment
set_host_options -max_core 8
1
source ../script/DC.sdc
Using operating conditions 'ss0p72vm40c' found in library 'N16ADFP_StdCellss0p72vm40c'.
Using operating conditions 'ff0p88v125c' found in library 'N16ADFP_StdCellff0p88v125c'.
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: No output ports on design 'top'. (UID-17)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design CPU, net 'MemWrite[31]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[23]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[15]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[7]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[31]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[30]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[29]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[28]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[27]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[26]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[25]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[24]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[23]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[22]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[21]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[20]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[19]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[18]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[17]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[16]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[15]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[14]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[13]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[12]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[11]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[10]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[9]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[8]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[7]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[6]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[5]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[4]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[3]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[2]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[1]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_out[0]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[31]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[23]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[15]' is connecting multiple ports. (UCN-1)
Warning: In the design CPU, net 'MemWrite[7]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[31]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[30]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[29]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[28]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[27]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[26]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[25]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[24]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[23]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[22]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[21]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[20]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[19]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[18]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[17]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[16]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[15]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[14]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[13]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[12]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[11]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[10]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[9]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[8]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[7]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[6]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[5]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[4]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[3]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[2]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[1]' is connecting multiple ports. (UCN-1)
Warning: In the design WB_state, net 'pc_in[0]' is connecting multiple ports. (UCN-1)
1
check_design
 
****************************************
check_design summary:
Version:     O-2018.06
Date:        Fri Sep 27 18:04:10 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    136
    Unconnected ports (LINT-28)                                    76
    Feedthrough (LINT-29)                                          32
    Shorted outputs (LINT-31)                                      28

Cells                                                             149
    Cells do not drive (LINT-1)                                    30
    Connected to power or ground (LINT-32)                         69
    Nets connected to multiple pins on same cell (LINT-33)         50

Designs                                                             1
    Design has no outputs ports (LINT-25)                           1

Nets                                                              154
    Unloaded nets (LINT-2)                                        154
--------------------------------------------------------------------------------

Warning: In design 'IF_state', cell 'C1232' does not drive any nets. (LINT-1)
Warning: In design 'IF_state', cell 'C1236' does not drive any nets. (LINT-1)
Warning: In design 'EXE_state', cell 'B_21' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C557' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C558' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C559' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C560' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C561' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C562' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C564' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C662' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C663' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C664' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C665' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_26' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_27' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_28' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_29' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_30' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'B_31' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C402' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C404' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C419' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C423' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C427' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C430' does not drive any nets. (LINT-1)
Warning: In design 'floatALU', cell 'C436' does not drive any nets. (LINT-1)
Warning: In design 'top', net 'Memadr[0]' driven by pin 'cpu/Memadr[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[1]' driven by pin 'cpu/Memadr[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[16]' driven by pin 'cpu/Memadr[16]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[17]' driven by pin 'cpu/Memadr[17]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[18]' driven by pin 'cpu/Memadr[18]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[19]' driven by pin 'cpu/Memadr[19]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[20]' driven by pin 'cpu/Memadr[20]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[21]' driven by pin 'cpu/Memadr[21]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[22]' driven by pin 'cpu/Memadr[22]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[23]' driven by pin 'cpu/Memadr[23]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[24]' driven by pin 'cpu/Memadr[24]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[25]' driven by pin 'cpu/Memadr[25]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[26]' driven by pin 'cpu/Memadr[26]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[27]' driven by pin 'cpu/Memadr[27]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[28]' driven by pin 'cpu/Memadr[28]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[29]' driven by pin 'cpu/Memadr[29]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[30]' driven by pin 'cpu/Memadr[30]' has no loads. (LINT-2)
Warning: In design 'top', net 'Memadr[31]' driven by pin 'cpu/Memadr[31]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[0]' driven by pin 'cpu/pc_to_mem[0]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[1]' driven by pin 'cpu/pc_to_mem[1]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[16]' driven by pin 'cpu/pc_to_mem[16]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[17]' driven by pin 'cpu/pc_to_mem[17]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[18]' driven by pin 'cpu/pc_to_mem[18]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[19]' driven by pin 'cpu/pc_to_mem[19]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[20]' driven by pin 'cpu/pc_to_mem[20]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[21]' driven by pin 'cpu/pc_to_mem[21]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[22]' driven by pin 'cpu/pc_to_mem[22]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[23]' driven by pin 'cpu/pc_to_mem[23]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[24]' driven by pin 'cpu/pc_to_mem[24]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[25]' driven by pin 'cpu/pc_to_mem[25]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[26]' driven by pin 'cpu/pc_to_mem[26]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[27]' driven by pin 'cpu/pc_to_mem[27]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[28]' driven by pin 'cpu/pc_to_mem[28]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[29]' driven by pin 'cpu/pc_to_mem[29]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[30]' driven by pin 'cpu/pc_to_mem[30]' has no loads. (LINT-2)
Warning: In design 'top', net 'pc_to_mem[31]' driven by pin 'cpu/pc_to_mem[31]' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_96' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_95' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_94' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_93' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_92' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_91' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_90' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_89' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_88' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_87' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_86' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_85' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_84' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_83' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_82' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_81' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_80' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_79' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_78' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_77' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_76' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_75' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_74' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_73' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_72' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_71' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_70' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_69' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_68' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_67' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_66' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_65' driven by pin 'cpu/EXE_state/ALU/mult_100/Z_31' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_64' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_63' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_62' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_61' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_60' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_59' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_58' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_57' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_56' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_55' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_54' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_53' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_52' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_51' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_50' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_49' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_48' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_47' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_46' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_45' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_44' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_43' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_42' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_41' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_40' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_39' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_38' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_37' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_36' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_35' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_34' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_33' driven by pin 'cpu/EXE_state/ALU/mult_96/Z_31' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_32' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_0' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_31' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_1' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_30' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_2' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_29' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_3' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_28' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_27' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_26' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_25' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_24' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_23' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_22' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_21' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_20' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_19' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_18' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_17' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_16' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_16' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_15' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_17' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_14' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_18' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_13' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_19' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_12' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_11' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_10' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_9' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_23' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_8' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_24' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_7' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_25' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_6' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_26' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_5' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_27' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_4' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_28' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_3' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_29' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_2' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_30' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/ALU/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/EXE_state/ALU/mult_87/Z_31' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_22' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_21' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_20' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_8' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_19' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_9' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_18' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_10' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_17' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_11' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_16' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_15' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_14' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_13' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_32/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_12' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_4' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_11' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_5' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_10' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_6' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_9' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_7' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_8' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_12' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_7' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_13' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_6' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_14' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_5' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_15' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_4' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_20' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_3' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_21' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_2' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_22' has no loads. (LINT-2)
Warning: In design 'top', net 'cpu/EXE_state/floatALU/count_zero/SYNOPSYS_UNCONNECTED_1' driven by pin 'cpu/EXE_state/floatALU/count_zero/add_30/Z_23' has no loads. (LINT-2)
Warning: Design 'top' does not have any output ports. (LINT-25)
Warning: In design 'SRAM_wrapper', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ID_state', port 'WB_pc_in[0]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[61]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[60]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[59]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[58]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[57]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[56]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[55]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[54]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[53]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[52]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[51]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[50]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[49]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[48]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[47]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[46]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[45]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[44]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[43]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[42]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[41]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[40]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[39]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[38]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[37]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[36]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[35]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[34]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[33]' is not connected to any nets. (LINT-28)
Warning: In design 'EXE_state', port 'cycle_in[32]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'immGenerator', port 'instr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'Register', port 'ALUop[2]' is not connected to any nets. (LINT-28)
Warning: In design 'Register', port 'ALUop[1]' is not connected to any nets. (LINT-28)
Warning: In design 'Register', port 'ALUop[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', port 'ALUop[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', port 'ALUop[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU', port 'ALUop[0]' is not connected to any nets. (LINT-28)
Warning: In design 'WB_state', input port 'pc_in[31]' is connected directly to output port 'pc_out[31]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[30]' is connected directly to output port 'pc_out[30]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[29]' is connected directly to output port 'pc_out[29]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[28]' is connected directly to output port 'pc_out[28]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[27]' is connected directly to output port 'pc_out[27]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[26]' is connected directly to output port 'pc_out[26]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[25]' is connected directly to output port 'pc_out[25]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[24]' is connected directly to output port 'pc_out[24]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[23]' is connected directly to output port 'pc_out[23]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[22]' is connected directly to output port 'pc_out[22]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[21]' is connected directly to output port 'pc_out[21]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[20]' is connected directly to output port 'pc_out[20]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[19]' is connected directly to output port 'pc_out[19]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[18]' is connected directly to output port 'pc_out[18]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[17]' is connected directly to output port 'pc_out[17]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[16]' is connected directly to output port 'pc_out[16]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[15]' is connected directly to output port 'pc_out[15]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[14]' is connected directly to output port 'pc_out[14]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[13]' is connected directly to output port 'pc_out[13]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[12]' is connected directly to output port 'pc_out[12]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[11]' is connected directly to output port 'pc_out[11]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[10]' is connected directly to output port 'pc_out[10]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[9]' is connected directly to output port 'pc_out[9]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[8]' is connected directly to output port 'pc_out[8]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[7]' is connected directly to output port 'pc_out[7]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[6]' is connected directly to output port 'pc_out[6]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[5]' is connected directly to output port 'pc_out[5]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[4]' is connected directly to output port 'pc_out[4]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[3]' is connected directly to output port 'pc_out[3]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[2]' is connected directly to output port 'pc_out[2]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[1]' is connected directly to output port 'pc_out[1]'. (LINT-29)
Warning: In design 'WB_state', input port 'pc_in[0]' is connected directly to output port 'pc_out[0]'. (LINT-29)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[24]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[25]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[26]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[27]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[28]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[29]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[31]' is connected directly to output port 'MemWrite[30]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[16]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[17]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[18]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[19]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[20]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[21]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[23]' is connected directly to output port 'MemWrite[22]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[8]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[9]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[10]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[11]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[12]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[13]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[15]' is connected directly to output port 'MemWrite[14]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[0]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[1]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[2]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[3]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[4]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[5]'. (LINT-31)
Warning: In design 'CPU', output port 'MemWrite[7]' is connected directly to output port 'MemWrite[6]'. (LINT-31)
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'RST' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CEB' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'WEB' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[31]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[30]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[29]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[28]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[27]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[26]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[25]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[24]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[23]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[22]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[21]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[20]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[19]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[18]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[17]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[16]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[15]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[14]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[13]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[12]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[11]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[10]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[9]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[8]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[4]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'BWEB[0]' is connected to logic 1. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[31]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[30]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[29]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[28]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[27]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[26]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[25]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[24]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[23]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[22]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[21]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[20]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[19]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[18]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[17]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[16]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[15]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[14]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[13]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[12]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[11]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[10]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[9]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[8]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[7]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[6]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[5]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[4]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[3]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[2]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[1]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'IM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'DI[0]' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'DM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'RST' is connected to logic 0. 
Warning: In design 'top', a pin on submodule 'DM1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CEB' is connected to logic 0. 
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'RST', 'CEB'', 'BWEB[31]', 'BWEB[30]', 'BWEB[29]', 'BWEB[27]', 'BWEB[26]', 'BWEB[25]', 'BWEB[23]', 'BWEB[22]', 'BWEB[21]', 'BWEB[19]', 'BWEB[18]', 'BWEB[17]', 'BWEB[15]', 'BWEB[14]', 'BWEB[13]', 'BWEB[11]', 'BWEB[10]', 'BWEB[9]', 'BWEB[7]', 'BWEB[6]', 'BWEB[5]', 'BWEB[3]', 'BWEB[2]', 'BWEB[1]', 'DI[31]', 'DI[30]', 'DI[29]', 'DI[28]', 'DI[27]', 'DI[26]', 'DI[25]', 'DI[24]', 'DI[23]', 'DI[22]', 'DI[21]', 'DI[20]', 'DI[19]', 'DI[18]', 'DI[17]', 'DI[16]', 'DI[15]', 'DI[14]', 'DI[13]', 'DI[12]', 'DI[11]', 'DI[10]', 'DI[9]', 'DI[8]', 'DI[7]', 'DI[6]', 'DI[5]', 'DI[4]', 'DI[3]', 'DI[2]', 'DI[1]', 'DI[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'IM1'. (LINT-33)
   Net 'n_Logic1_' is connected to pins 'WEB', 'BWEB[28]'', 'BWEB[24]', 'BWEB[20]', 'BWEB[16]', 'BWEB[12]', 'BWEB[8]', 'BWEB[4]', 'BWEB[0]'.
Warning: In design 'top', the same net is connected to more than one pin on submodule 'DM1'. (LINT-33)
   Net 'n_Logic0_' is connected to pins 'RST', 'CEB''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_MemRead' is connected to pins 'ID_MemRead', 'MemRead_ID''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_rd_adr[4]' is connected to pins 'ID_rd_adr[4]', 'rd_adr[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_rd_adr[3]' is connected to pins 'ID_rd_adr[3]', 'rd_adr[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_rd_adr[2]' is connected to pins 'ID_rd_adr[2]', 'rd_adr[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_rd_adr[1]' is connected to pins 'ID_rd_adr[1]', 'rd_adr[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_rd_adr[0]' is connected to pins 'ID_rd_adr[0]', 'rd_adr[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'ID_state'. (LINT-33)
   Net 'ID_isfloat_rd' is connected to pins 'ID_isfloat_rd', 'isfloat_rd''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_WBadr[4]' is connected to pins 'EXE_rd_adr[4]', 'WBadr_EXE[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_WBadr[3]' is connected to pins 'EXE_rd_adr[3]', 'WBadr_EXE[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_WBadr[2]' is connected to pins 'EXE_rd_adr[2]', 'WBadr_EXE[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_WBadr[1]' is connected to pins 'EXE_rd_adr[1]', 'WBadr_EXE[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_WBadr[0]' is connected to pins 'EXE_rd_adr[0]', 'WBadr_EXE[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[31]' is connected to pins 'EXE_rd_data[31]', 'result_EXE[31]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[30]' is connected to pins 'EXE_rd_data[30]', 'result_EXE[30]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[29]' is connected to pins 'EXE_rd_data[29]', 'result_EXE[29]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[28]' is connected to pins 'EXE_rd_data[28]', 'result_EXE[28]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[27]' is connected to pins 'EXE_rd_data[27]', 'result_EXE[27]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[26]' is connected to pins 'EXE_rd_data[26]', 'result_EXE[26]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[25]' is connected to pins 'EXE_rd_data[25]', 'result_EXE[25]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[24]' is connected to pins 'EXE_rd_data[24]', 'result_EXE[24]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[23]' is connected to pins 'EXE_rd_data[23]', 'result_EXE[23]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[22]' is connected to pins 'EXE_rd_data[22]', 'result_EXE[22]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[21]' is connected to pins 'EXE_rd_data[21]', 'result_EXE[21]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[20]' is connected to pins 'EXE_rd_data[20]', 'result_EXE[20]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[19]' is connected to pins 'EXE_rd_data[19]', 'result_EXE[19]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[18]' is connected to pins 'EXE_rd_data[18]', 'result_EXE[18]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[17]' is connected to pins 'EXE_rd_data[17]', 'result_EXE[17]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[16]' is connected to pins 'EXE_rd_data[16]', 'result_EXE[16]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[15]' is connected to pins 'EXE_rd_data[15]', 'result_EXE[15]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[14]' is connected to pins 'EXE_rd_data[14]', 'result_EXE[14]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[13]' is connected to pins 'EXE_rd_data[13]', 'result_EXE[13]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[12]' is connected to pins 'EXE_rd_data[12]', 'result_EXE[12]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[11]' is connected to pins 'EXE_rd_data[11]', 'result_EXE[11]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[10]' is connected to pins 'EXE_rd_data[10]', 'result_EXE[10]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[9]' is connected to pins 'EXE_rd_data[9]', 'result_EXE[9]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[8]' is connected to pins 'EXE_rd_data[8]', 'result_EXE[8]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[7]' is connected to pins 'EXE_rd_data[7]', 'result_EXE[7]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[6]' is connected to pins 'EXE_rd_data[6]', 'result_EXE[6]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[5]' is connected to pins 'EXE_rd_data[5]', 'result_EXE[5]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[4]' is connected to pins 'EXE_rd_data[4]', 'result_EXE[4]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[3]' is connected to pins 'EXE_rd_data[3]', 'result_EXE[3]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[2]' is connected to pins 'EXE_rd_data[2]', 'result_EXE[2]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[1]' is connected to pins 'EXE_rd_data[1]', 'result_EXE[1]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'Memadr[0]' is connected to pins 'EXE_rd_data[0]', 'result_EXE[0]''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_RegWrite' is connected to pins 'EXE_RegWrite', 'RegWrite_EXE''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'MemRead' is connected to pins 'EXE_MemRead', 'MemRead_EXE''.
Warning: In design 'CPU', the same net is connected to more than one pin on submodule 'EXE_state'. (LINT-33)
   Net 'EXE_isfloat_rd' is connected to pins 'EXE_isfloat_rd', 'isfloat_out_rd''.
1
uniquify
Information: Uniquified 2 instances of design 'SRAM_wrapper'. (OPT-1056)
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
set_max_area 0
1
#   Synthesize circuit
compile -map_effort high -area_effort high
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.0 |     *     |
============================================================================


Information: There are 441 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'PVDD2CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD2CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_V' is unusable: unknown logic function.  (OPT-1022)
Warning: IO pad 'PVDD1CDGM_H' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition ss0p72vm40c set on design top has different process,
voltage and temperatures parameters than the parameters at which target library 
N16ADFP_StdCellff0p88v125c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SRAM_wrapper_0'
Warning: The trip points for the library named N16ADFP_StdIOss0p72v1p62v125c differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
  Processing 'WB_state'
  Processing 'MEM_state'
  Processing 'count_leading_zero'
  Processing 'floatALU'
  Processing 'ALU'
  Processing 'ALUctrl'
  Processing 'EXE_state'
Information: Added key list 'DesignWare' to design 'EXE_state'. (DDB-72)
  Processing 'Register'
Information: The register 'reg_file_reg_0__31_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__30_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__29_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__28_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__27_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__26_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__25_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__24_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__23_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__22_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__21_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__20_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__19_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__18_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__17_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__16_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__15_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__14_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__13_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__12_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__11_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__10_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__9_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__8_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__7_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__6_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__5_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__4_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__3_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__2_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__1_' is a constant and will be removed. (OPT-1206)
Information: The register 'reg_file_reg_0__0_' is a constant and will be removed. (OPT-1206)
  Processing 'immGenerator'
  Processing 'ControlUnit'
  Processing 'StallCtrl'
Information: Added key list 'DesignWare' to design 'StallCtrl'. (DDB-72)
  Processing 'ID_state'
  Processing 'ProgramCounter'
  Processing 'IF_state'
  Processing 'CPU'
  Processing 'top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'floatALU_DW01_inc_0'
  Mapping 'floatALU_DW_cmp_0'
  Mapping 'DW_leftsh'
Information: Added key list 'DesignWare' to design 'floatALU'. (DDB-72)
  Processing 'floatALU_DW01_sub_0'
  Processing 'floatALU_DW01_sub_1'
  Processing 'floatALU_DW01_add_0'
  Mapping 'floatALU_DW_cmp_1'
  Mapping 'DW_rightsh'
  Processing 'floatALU_DW01_sub_2'
  Mapping 'DW_rightsh'
  Processing 'floatALU_DW01_sub_3'
  Mapping 'floatALU_DW_cmp_2'
  Processing 'count_leading_zero_DW01_add_0'
  Processing 'count_leading_zero_DW01_add_1'
  Processing 'count_leading_zero_DW01_add_2'
  Processing 'count_leading_zero_DW01_sub_0'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW01_cmp2_0'
  Processing 'IF_state_DW01_inc_0'
  Processing 'IF_state_DW01_sub_0'
  Processing 'IF_state_DW01_inc_1'
  Processing 'IF_state_DW01_add_0'
  Processing 'EXE_state_DW01_add_0'
  Processing 'EXE_state_DW01_sub_0'
  Mapping 'ALU_DW_mult_tc_0'
  Mapping 'ALU_DW_mult_tc_1'
  Mapping 'ALU_DW_mult_uns_0'
  Processing 'count_leading_zero_DW01_sub_1'
  Processing 'count_leading_zero_DW01_sub_2'
  Processing 'floatALU_DW01_inc_1'
  Processing 'floatALU_DW01_sub_4'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellff0p88v125c.db'

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:41   21156.3      0.00       0.0       1.8                                0.00  
    0:00:41   21156.3      0.00       0.0       1.8                                0.00  
    0:00:42   21402.5      0.00       0.0       1.2                                0.00  
    0:00:46   22909.4      0.00       0.0       0.0                                0.00  
    0:00:52   23563.9      0.00       0.0       0.0                                0.00  
    0:00:53   23563.9      0.00       0.0       0.0                                0.00  
    0:00:53   23563.9      0.00       0.0       0.0                                0.00  
    0:00:53   23563.9      0.00       0.0       0.0                                0.00  
    0:00:53   23563.9      0.00       0.0       0.0                                0.00  
    0:01:01   18935.2      0.00       0.0       0.0                                0.00  
    0:01:02   18934.8      0.00       0.0       0.0                                0.00  
    0:01:07   18934.7      0.00       0.0       0.0                                0.00  
    0:01:08   18934.7      0.00       0.0       0.0                                0.00  
    0:01:08   18934.7      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  
    0:01:08   18903.2      0.00       0.0       0.0                                0.00  


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:09   18903.2      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:09   18903.2      0.00       0.0       0.0                                0.00  
    0:01:09   18903.2      0.00       0.0       0.0                                0.00  
    0:01:13   18875.3      0.00       0.0       0.0                                0.00  
    0:01:15   18855.5      0.00       0.0       0.0                                0.00  
    0:01:15   18840.3      0.00       0.0       0.0                                0.00  
    0:01:16   18825.1      0.00       0.0       0.0                                0.00  
    0:01:16   18816.8      0.00       0.0       0.0                                0.00  
    0:01:17   18810.6      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:17   18806.1      0.00       0.0       0.0                                0.00  
    0:01:19   18784.7      0.00       0.0       0.0                                0.00  
    0:01:20   18754.3      0.00       0.0       0.0                                0.00  
    0:01:23   18736.0      0.00       0.0       0.0                                0.00  
    0:01:24   18697.8      0.00       0.0       0.0                                0.00  
    0:01:26   18651.6      0.00       0.0       0.0                                0.00  
    0:01:28   18601.8      0.00       0.0       0.0                                0.00  
    0:01:30   18565.5      0.00       0.0       0.0                                0.00  
    0:01:32   18523.6      0.00       0.0       0.0                                0.00  
    0:01:33   18496.9      0.00       0.0       0.0                                0.00  
    0:01:34   18482.1      0.00       0.0       0.0                                0.00  
    0:01:35   18481.1      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:36   18475.9      0.00       0.0       0.0                                0.00  
    0:01:59   18474.6      0.00       0.0       0.0                                0.00  
    0:02:00   18473.2      0.00       0.0       0.0                                0.00  
    0:02:00   18472.2      0.00       0.0       0.0                                0.00  
    0:02:00   18472.0      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:00   18471.9      0.00       0.0       0.0                                0.00  
    0:02:01   18467.4      0.00       0.0       0.0                                0.00  
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOss0p72v1p62v125c.db'
Loading db file '/usr/cad/CBDK/Executable_Package/Collaterals/IP/stdio/N16ADFP_StdIO/NLDM/N16ADFP_StdIOff0p88v1p98vm40c.db'
Loading db file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db'
Loading db file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ff0p88v0p88v125c_100a.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'cpu/ID_state/n_0_net_': 2016 load(s), 1 driver(s)
1
#compile -map_effort high -area_effort high -inc
#   Create Report
#timing report(setup time)
report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_max_rpt.txt
#timing report(hold time)
report_timing -path full -delay min -nworst 1 -max_paths 1 -significant_digits 4 -sort_by group > ../syn/timing_min_rpt.txt
#area report
report_area -nosplit > ../syn/area_rpt.txt
#report power
report_power -analysis_effort low > ../syn/power_rpt.txt
#   Save syntheized file
write -hierarchy -format verilog -output {../syn/top_syn.v}
Writing verilog file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/syn/top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 65 nets to module ALU using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 36 nets to module top using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
#write_sdf -version 1.0 -context verilog {../syn/top_syn.sdf}
write_sdf -version 3.0 -context verilog {../syn/top_syn.sdf}
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/syn/top_syn.sdf'. (WT-3)
1
1
dc_shell> report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06
Date   : Fri Sep 27 18:06:54 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: cpu/EXE_state/WBadr_EXE_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu/EXE_state/result_EXE_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ProgramCounter     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  MEM_state          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  EXE_state          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ID_state           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IF_state           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW01_cmp6_0    ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW01_add_0     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW01_sub_0     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW_mult_uns_0  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW_mult_tc_1   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU_DW_mult_tc_0   ZeroWireload          N16ADFP_StdCellss0p72vm40c
  ALU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU           ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_sub_3
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_sub_2
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW_cmp_1  ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_add_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_sub_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_sub_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  count_leading_zero ZeroWireload          N16ADFP_StdCellss0p72vm40c
  count_leading_zero_DW01_sub_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  count_leading_zero_DW01_sub_1
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_sub_4
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c
  floatALU_DW01_inc_0
                     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.20       0.20
  cpu/EXE_state/WBadr_EXE_reg_1_/CP (DFCNQD2BWP16P90LVT)
                                                          0.00       0.20 r
  cpu/EXE_state/WBadr_EXE_reg_1_/Q (DFCNQD2BWP16P90LVT)
                                                          0.06       0.26 f
  cpu/EXE_state/WBadr_EXE[1] (EXE_state)                  0.00       0.26 f
  cpu/EXE_state/EXE_rd_adr[1] (EXE_state)                 0.00       0.26 f
  cpu/EXE_state/U630/Z (XOR2D1BWP16P90LVT)                0.02       0.28 f
  cpu/EXE_state/U379/ZN (NR4D1BWP16P90LVT)                0.02       0.30 r
  cpu/EXE_state/U377/ZN (ND2D1BWP16P90LVT)                0.06       0.36 f
  cpu/EXE_state/U551/Z (AN2D1BWP16P90LVT)                 0.06       0.42 f
  cpu/EXE_state/U414/ZN (AOI22D1BWP16P90LVT)              0.02       0.44 r
  cpu/EXE_state/U413/ZN (OAI21D1BWP16P90LVT)              0.02       0.46 f
  cpu/EXE_state/U57/Z (AO22D1BWP16P90LVT)                 0.14       0.60 f
  cpu/EXE_state/floatALU/data2[30] (floatALU)             0.00       0.60 f
  cpu/EXE_state/floatALU/U389/Z (BUFFD1BWP16P90LVT)       0.03       0.63 f
  cpu/EXE_state/floatALU/U412/ZN (INR2D1BWP16P90)         0.02       0.65 f
  cpu/EXE_state/floatALU/U413/ZN (AOI21D1BWP16P90)        0.02       0.66 r
  cpu/EXE_state/floatALU/U414/ZN (OAI21D1BWP16P90)        0.01       0.68 f
  cpu/EXE_state/floatALU/U5/ZN (OAI31D1BWP16P90LVT)       0.19       0.86 r
  cpu/EXE_state/floatALU/U282/ZN (INR2D1BWP16P90LVT)      0.06       0.92 f
  cpu/EXE_state/floatALU/r380/A[1] (floatALU_DW01_sub_1)
                                                          0.00       0.92 f
  cpu/EXE_state/floatALU/r380/U2_1/CO (FA1D1BWP16P90LVT)
                                                          0.04       0.96 f
  cpu/EXE_state/floatALU/r380/U2_2/CO (FA1D1BWP16P90LVT)
                                                          0.03       0.99 f
  cpu/EXE_state/floatALU/r380/U2_3/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.01 f
  cpu/EXE_state/floatALU/r380/U2_4/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.04 f
  cpu/EXE_state/floatALU/r380/U2_5/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.07 f
  cpu/EXE_state/floatALU/r380/U2_6/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.09 f
  cpu/EXE_state/floatALU/r380/U2_7/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.12 f
  cpu/EXE_state/floatALU/r380/U2_8/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.15 f
  cpu/EXE_state/floatALU/r380/U2_9/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.17 f
  cpu/EXE_state/floatALU/r380/U2_10/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.20 f
  cpu/EXE_state/floatALU/r380/U2_11/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.23 f
  cpu/EXE_state/floatALU/r380/U2_12/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.25 f
  cpu/EXE_state/floatALU/r380/U2_13/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.28 f
  cpu/EXE_state/floatALU/r380/U2_14/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.31 f
  cpu/EXE_state/floatALU/r380/U2_15/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.33 f
  cpu/EXE_state/floatALU/r380/U2_16/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.36 f
  cpu/EXE_state/floatALU/r380/U2_17/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.38 f
  cpu/EXE_state/floatALU/r380/U2_18/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.41 f
  cpu/EXE_state/floatALU/r380/U2_19/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.44 f
  cpu/EXE_state/floatALU/r380/U2_20/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.46 f
  cpu/EXE_state/floatALU/r380/U2_21/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.49 f
  cpu/EXE_state/floatALU/r380/U2_22/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.52 f
  cpu/EXE_state/floatALU/r380/U2_23/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.54 f
  cpu/EXE_state/floatALU/r380/U2_24/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.57 f
  cpu/EXE_state/floatALU/r380/U2_25/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.60 f
  cpu/EXE_state/floatALU/r380/U2_26/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.62 f
  cpu/EXE_state/floatALU/r380/U2_27/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.65 f
  cpu/EXE_state/floatALU/r380/U2_28/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.68 f
  cpu/EXE_state/floatALU/r380/U2_29/CO (FA1D1BWP16P90LVT)
                                                          0.03       1.70 f
  cpu/EXE_state/floatALU/r380/U2_30/S (FA1D1BWP16P90LVT)
                                                          0.02       1.73 f
  cpu/EXE_state/floatALU/r380/DIFF[30] (floatALU_DW01_sub_1)
                                                          0.00       1.73 f
  cpu/EXE_state/floatALU/U253/ZN (AOI22D1BWP16P90LVT)     0.01       1.74 r
  cpu/EXE_state/floatALU/U164/ZN (IOA21D1BWP16P90LVT)     0.02       1.75 f
  cpu/EXE_state/floatALU/count_zero/x[30] (count_leading_zero)
                                                          0.00       1.75 f
  cpu/EXE_state/floatALU/count_zero/U59/ZN (NR2D1BWP16P90LVT)
                                                          0.01       1.77 r
  cpu/EXE_state/floatALU/count_zero/U68/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.78 r
  cpu/EXE_state/floatALU/count_zero/U63/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.80 r
  cpu/EXE_state/floatALU/count_zero/U69/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.82 r
  cpu/EXE_state/floatALU/count_zero/U71/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.84 r
  cpu/EXE_state/floatALU/count_zero/U70/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.85 r
  cpu/EXE_state/floatALU/count_zero/U64/ZN (INR2D1BWP16P90LVT)
                                                          0.02       1.87 r
  cpu/EXE_state/floatALU/count_zero/U22/ZN (ND3D1BWP16P90LVT)
                                                          0.02       1.89 f
  cpu/EXE_state/floatALU/count_zero/U21/ZN (IND3D1BWP16P90LVT)
                                                          0.03       1.91 f
  cpu/EXE_state/floatALU/count_zero/U65/ZN (IND3D1BWP16P90LVT)
                                                          0.02       1.93 f
  cpu/EXE_state/floatALU/count_zero/sub_26/A[0] (count_leading_zero_DW01_sub_0)
                                                          0.00       1.93 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U43/Z (OR2D1BWP16P90LVT)
                                                          0.01       1.95 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U1/Z (OR2D1BWP16P90LVT)
                                                          0.01       1.96 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_2/CO (FA1D1BWP16P90LVT)
                                                          0.02       1.98 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.00 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_4/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.02 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U3/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.04 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_6/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.06 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U42/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.07 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_8/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.10 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U8/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.11 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_10/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.14 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U16/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.15 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_12/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.17 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U7/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.19 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_14/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.21 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U24/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.23 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_16/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.25 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U29/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.27 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_18/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.29 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U23/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.30 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_20/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.33 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U31/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.34 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_22/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.37 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U9/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.38 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_24/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.40 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U4/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.42 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_26/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.44 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U5/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.46 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_28/CO (FA1D1BWP16P90LVT)
                                                          0.02       2.48 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U6/Z (OR2D1BWP16P90LVT)
                                                          0.01       2.50 f
  cpu/EXE_state/floatALU/count_zero/sub_26/U2_30/S (FA1D1BWP16P90LVT)
                                                          0.04       2.53 r
  cpu/EXE_state/floatALU/count_zero/sub_26/DIFF[30] (count_leading_zero_DW01_sub_0)
                                                          0.00       2.53 r
  cpu/EXE_state/floatALU/count_zero/U78/Z (AN2D1BWP16P90)
                                                          0.02       2.56 r
  cpu/EXE_state/floatALU/count_zero/add_28/U1_29/S (FA1D1BWP16P90LVT)
                                                          0.03       2.59 r
  cpu/EXE_state/floatALU/count_zero/add_30/U1_25/S (FA1D1BWP16P90LVT)
                                                          0.04       2.63 f
  cpu/EXE_state/floatALU/count_zero/add_32/U1_17/CO (FA1D1BWP16P90LVT)
                                                          0.03       2.65 f
  cpu/EXE_state/floatALU/count_zero/add_32/U1_18/S (FA1D1BWP16P90LVT)
                                                          0.04       2.69 r
  cpu/EXE_state/floatALU/count_zero/sub_0_root_sub_0_root_sub_38/B[2] (count_leading_zero_DW01_sub_1)
                                                          0.00       2.69 r
  cpu/EXE_state/floatALU/count_zero/sub_0_root_sub_0_root_sub_38/U5/ZN (CKND1BWP16P90LVT)
                                                          0.01       2.70 f
  cpu/EXE_state/floatALU/count_zero/sub_0_root_sub_0_root_sub_38/U2_2/CO (FA1D1BWP16P90LVT)
                                                          0.03       2.73 f
  cpu/EXE_state/floatALU/count_zero/sub_0_root_sub_0_root_sub_38/U2_3/S (FA1D1BWP16P90LVT)
                                                          0.04       2.76 r
  cpu/EXE_state/floatALU/count_zero/sub_0_root_sub_0_root_sub_38/DIFF[3] (count_leading_zero_DW01_sub_1)
                                                          0.00       2.76 r
  cpu/EXE_state/floatALU/count_zero/result[3] (count_leading_zero)
                                                          0.00       2.76 r
  cpu/EXE_state/floatALU/U26/ZN (CKND1BWP16P90LVT)        0.01       2.78 f
  cpu/EXE_state/floatALU/U8/ZN (CKND1BWP16P90LVT)         0.06       2.84 r
  cpu/EXE_state/floatALU/U695/Z (MUX2D1BWP16P90LVT)       0.03       2.86 f
  cpu/EXE_state/floatALU/U11/ZN (NR3D1BWP16P90LVT)        0.03       2.89 r
  cpu/EXE_state/floatALU/r384/A[0] (floatALU_DW01_inc_0)
                                                          0.00       2.89 r
  cpu/EXE_state/floatALU/r384/U1_1_1/CO (HA1D1BWP16P90LVT)
                                                          0.02       2.91 r
  cpu/EXE_state/floatALU/r384/U1_1_2/CO (HA1D1BWP16P90LVT)
                                                          0.02       2.93 r
  cpu/EXE_state/floatALU/r384/U1_1_3/CO (HA1D1BWP16P90LVT)
                                                          0.02       2.95 r
  cpu/EXE_state/floatALU/r384/U1_1_4/CO (HA1D1BWP16P90LVT)
                                                          0.02       2.96 r
  cpu/EXE_state/floatALU/r384/U1_1_5/CO (HA1D1BWP16P90LVT)
                                                          0.02       2.98 r
  cpu/EXE_state/floatALU/r384/U1_1_6/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.00 r
  cpu/EXE_state/floatALU/r384/U1_1_7/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.02 r
  cpu/EXE_state/floatALU/r384/U1_1_8/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.03 r
  cpu/EXE_state/floatALU/r384/U1_1_9/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.05 r
  cpu/EXE_state/floatALU/r384/U1_1_10/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.07 r
  cpu/EXE_state/floatALU/r384/U1_1_11/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.08 r
  cpu/EXE_state/floatALU/r384/U1_1_12/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.10 r
  cpu/EXE_state/floatALU/r384/U1_1_13/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.12 r
  cpu/EXE_state/floatALU/r384/U1_1_14/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.13 r
  cpu/EXE_state/floatALU/r384/U1_1_15/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.15 r
  cpu/EXE_state/floatALU/r384/U1_1_16/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.17 r
  cpu/EXE_state/floatALU/r384/U1_1_17/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.19 r
  cpu/EXE_state/floatALU/r384/U1_1_18/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.20 r
  cpu/EXE_state/floatALU/r384/U1_1_19/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.22 r
  cpu/EXE_state/floatALU/r384/U1_1_20/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.24 r
  cpu/EXE_state/floatALU/r384/U1_1_21/CO (HA1D1BWP16P90LVT)
                                                          0.02       3.25 r
  cpu/EXE_state/floatALU/r384/U1/Z (XOR2D1BWP16P90)       0.02       3.27 r
  cpu/EXE_state/floatALU/r384/SUM[22] (floatALU_DW01_inc_0)
                                                          0.00       3.27 r
  cpu/EXE_state/floatALU/U112/Z (AO22D1BWP16P90LVT)       0.01       3.28 r
  cpu/EXE_state/floatALU/result[22] (floatALU)            0.00       3.28 r
  cpu/EXE_state/U95/ZN (AOI22D1BWP16P90LVT)               0.01       3.29 f
  cpu/EXE_state/U536/ZN (ND4D1BWP16P90LVT)                0.01       3.30 r
  cpu/EXE_state/result_EXE_reg_22_/D (DFCNQD2BWP16P90LVT)
                                                          0.00       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.20       4.20
  clock uncertainty                                      -0.02       4.18
  cpu/EXE_state/result_EXE_reg_22_/CP (DFCNQD2BWP16P90LVT)
                                                          0.00       4.18 r
  library setup time                                      0.00       4.18
  data required time                                                 4.18
  --------------------------------------------------------------------------
  data required time                                                 4.18
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


1
dc_shell> report_area
 
****************************************
Report : area
Design : top
Version: O-2018.06
Date   : Fri Sep 27 18:07:58 2024
****************************************

Library(s) Used:

    N16ADFP_StdCellss0p72vm40c (File: /usr/cad/CBDK/Executable_Package/Collaterals/IP/stdcell/N16ADFP_StdCell/NLDM/N16ADFP_StdCellss0p72vm40c.db)
    SRAM_ss0p72v0p72vm40c_100a (File: /home/user2/avsd24/avsd24108/VLSI2024/hw1/P76131084/sim/SRAM/SRAM_ss0p72v0p72vm40c_100a.db)

Number of ports:                         4782
Number of nets:                         23466
Number of cells:                        17494
Number of combinational cells:          14534
Number of sequential cells:              2918
Number of macros/black boxes:               2
Number of buf/inv:                       1206
Number of references:                       7

Combinational area:               6474.816160
Buf/Inv area:                      191.859848
Noncombinational area:            2909.882942
Macro/Black Box area:             9082.750000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 18467.449103
Total area:                 undefined
1
dc_shell> 