Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec  8 14:30:05 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 main/checked/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/checked/curval_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 1.798ns (19.703%)  route 7.327ns (80.297%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1920, routed)        1.631     5.139    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  main/checked/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  main/checked/i_reg[0]/Q
                         net (fo=39, routed)          1.338     6.934    main/checked/i[0]
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.124     7.058 f  main/checked/maxval[24]_i_2/O
                         net (fo=1, routed)           1.095     8.153    main/checked/maxval[24]_i_2_n_0
    SLICE_X1Y33          LUT3 (Prop_lut3_I2_O)        0.124     8.277 f  main/checked/maxval[24]_i_1/O
                         net (fo=6, routed)           0.710     8.987    main/checked/maxval[24]_i_1_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.111 r  main/checked/read_ptr_min[2]_i_7/O
                         net (fo=1, routed)           0.911    10.022    main/checked/read_ptr_min[2]_i_7_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.548 r  main/checked/read_ptr_min_reg[2]_i_2/CO[3]
                         net (fo=4, routed)           1.612    12.161    main/checked/curval1
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.116    12.277 r  main/checked/curval[31]_i_3/O
                         net (fo=1, routed)           0.530    12.807    main/checked/curval[31]_i_3_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.328    13.135 r  main/checked/curval[31]_i_2/O
                         net (fo=32, routed)          1.130    14.265    main/checked/curval[31]_i_2_n_0
    SLICE_X0Y32          FDSE                                         r  main/checked/curval_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1920, routed)        1.511    14.841    main/checked/clk_100mhz_IBUF_BUFG
    SLICE_X0Y32          FDSE                                         r  main/checked/curval_reg[24]/C
                         clock pessimism              0.273    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X0Y32          FDSE (Setup_fdse_C_CE)      -0.205    14.873    main/checked/curval_reg[24]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.608    




