# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:36 on Feb 20,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:52:36 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:36 on Feb 20,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:52:37 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:37 on Feb 20,2025
# vlog -reportprogress 300 ./DE1_SoC1.sv 
# -- Compiling module DE1_SoC1
# -- Compiling module DE1_SoC1_testbench
# 
# Top level modules:
# 	DE1_SoC1_testbench
# End time: 16:52:37 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:37 on Feb 20,2025
# vlog -reportprogress 300 ./Nordstrom.sv 
# -- Compiling module Nordstrom
# -- Compiling module Nordstrom_testbench
# 
# Top level modules:
# 	Nordstrom_testbench
# End time: 16:52:38 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Feb 20,2025
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 16:52:38 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Feb 20,2025
# vlog -reportprogress 300 ./seg7x2.sv 
# -- Compiling module seg7x2
# -- Compiling module seg7x2_testbench
# 
# Top level modules:
# 	seg7x2_testbench
# End time: 16:52:39 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:39 on Feb 20,2025
# vlog -reportprogress 300 ./FredHouse_display.sv 
# -- Compiling module fred_display
# 
# Top level modules:
# 	fred_display
# End time: 16:52:39 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:39 on Feb 20,2025
# vlog -reportprogress 300 ./FredHouseMarket.sv 
# -- Compiling module FredHouseMarket
# -- Compiling module FredHouseMarket_testbench
# 
# Top level modules:
# 	FredHouseMarket_testbench
# End time: 16:52:39 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:39 on Feb 20,2025
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 16:52:39 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:39 on Feb 20,2025
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:52:40 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:40 on Feb 20,2025
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 16:52:40 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:40 on Feb 20,2025
# vlog -reportprogress 300 ./hazard_lights.sv 
# -- Compiling module hazard_lights
# 
# Top level modules:
# 	hazard_lights
# End time: 16:52:40 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:40 on Feb 20,2025
# vlog -reportprogress 300 ./User_Input.sv 
# -- Compiling module User_Input
# -- Compiling module User_Input_testbench
# 
# Top level modules:
# 	User_Input_testbench
# End time: 16:52:41 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:41 on Feb 20,2025
# vlog -reportprogress 300 ./normalLight.sv 
# -- Compiling module normalLight
# -- Compiling module normalLight_testbench
# 
# Top level modules:
# 	normalLight_testbench
# End time: 16:52:41 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:41 on Feb 20,2025
# vlog -reportprogress 300 ./victory.sv 
# -- Compiling module victory
# 
# Top level modules:
# 	victory
# End time: 16:52:42 on Feb 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:42 on Feb 20,2025
# vlog -reportprogress 300 ./centerLight.sv 
# -- Compiling module centerLight
# -- Compiling module centerLight_testbench
# 
# Top level modules:
# 	centerLight_testbench
# End time: 16:52:42 on Feb 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_testbench 
# Start time: 16:52:43 on Feb 20,2025
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.User_Input
# Loading work.normalLight
# Loading work.centerLight
# Loading work.victory
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: kourosh  Hostname: EE-361PC07  ProcessID: 1736
#           Attempting to use alternate WLF file "./wlft42v5t3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft42v5t3
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(146)
#    Time: 1390 ps  Iteration: 1  Instance: /DE1_SoC_testbench
# Break in Module DE1_SoC_testbench at ./DE1_SoC.sv line 146
# End time: 18:19:38 on Feb 20,2025, Elapsed time: 1:26:55
# Errors: 0, Warnings: 2
