TimeQuest Timing Analyzer report for top
Tue Jul 28 16:56:15 2020
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 14. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 17. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 20. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLOCK_50'
 31. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 32. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 35. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 38. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Multicorner Timing Analysis Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Tue Jul 28 16:56:14 2020 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[2] } ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 35.63 MHz  ; 35.63 MHz       ; CLOCK_50                                         ;      ;
; 93.29 MHz  ; 93.29 MHz       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;      ;
; 204.21 MHz ; 204.21 MHz      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -8.067 ; -122.561      ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.682  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 10.795 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -2.290 ; -38.611       ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.445  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.445  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 8.889  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.889  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 18.889 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.067 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 28.107     ;
; -8.055 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 28.095     ;
; -8.011 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 28.051     ;
; -7.902 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.942     ;
; -7.773 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.812     ;
; -7.766 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.806     ;
; -7.761 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.800     ;
; -7.756 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.795     ;
; -7.754 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.793     ;
; -7.754 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.794     ;
; -7.751 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.791     ;
; -7.748 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.787     ;
; -7.744 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.783     ;
; -7.742 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.781     ;
; -7.739 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.779     ;
; -7.736 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.775     ;
; -7.723 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.762     ;
; -7.717 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.756     ;
; -7.711 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.750     ;
; -7.710 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.750     ;
; -7.700 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.739     ;
; -7.698 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.737     ;
; -7.695 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.735     ;
; -7.692 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.731     ;
; -7.688 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.727     ;
; -7.676 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.715     ;
; -7.667 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.706     ;
; -7.632 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.671     ;
; -7.608 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.647     ;
; -7.601 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.641     ;
; -7.591 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.630     ;
; -7.589 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.628     ;
; -7.586 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.626     ;
; -7.583 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.622     ;
; -7.558 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.597     ;
; -7.523 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.562     ;
; -7.489 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.529     ;
; -7.195 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.234     ;
; -7.188 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.228     ;
; -7.178 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.217     ;
; -7.176 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.215     ;
; -7.173 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 27.213     ;
; -7.170 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.209     ;
; -7.145 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.184     ;
; -7.110 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.149     ;
; -7.070 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.109     ;
; -7.058 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.097     ;
; -7.014 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 27.053     ;
; -6.938 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.975     ;
; -6.926 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.963     ;
; -6.905 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.944     ;
; -6.882 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.919     ;
; -6.773 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.810     ;
; -6.767 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.805     ;
; -6.766 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.804     ;
; -6.755 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.793     ;
; -6.754 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.792     ;
; -6.711 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.749     ;
; -6.710 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.748     ;
; -6.612 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 26.652     ;
; -6.602 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.640     ;
; -6.601 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.639     ;
; -6.492 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.531     ;
; -6.422 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.459     ;
; -6.410 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.447     ;
; -6.366 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.403     ;
; -6.360 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.397     ;
; -6.318 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.357     ;
; -6.311 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 26.351     ;
; -6.301 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.340     ;
; -6.299 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.338     ;
; -6.296 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 26.336     ;
; -6.293 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.332     ;
; -6.268 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.307     ;
; -6.257 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 26.294     ;
; -6.233 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 26.272     ;
; -6.189 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.227     ;
; -6.188 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 26.226     ;
; -5.844 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.881     ;
; -5.615 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.654     ;
; -5.483 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.520     ;
; -5.482 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 25.522     ;
; -5.312 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 25.350     ;
; -5.311 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 25.349     ;
; -5.303 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.340     ;
; -5.291 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.328     ;
; -5.247 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.284     ;
; -5.188 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.227     ;
; -5.181 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 25.221     ;
; -5.171 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.210     ;
; -5.169 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.208     ;
; -5.166 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 25.206     ;
; -5.163 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.202     ;
; -5.138 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.177     ;
; -5.138 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.175     ;
; -5.103 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 25.142     ;
; -4.967 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 25.004     ;
; -4.725 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 24.762     ;
; -4.565 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 24.605     ;
; -4.485 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 24.524     ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.682 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.602      ;
; 8.683 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.601      ;
; 8.683 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.601      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.913 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.371      ;
; 8.914 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.370      ;
; 8.914 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 5.370      ;
; 8.992 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.283      ;
; 9.010 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.265      ;
; 9.223 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.052      ;
; 9.241 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.034      ;
; 9.257 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.018      ;
; 9.257 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 5.018      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.263 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 5.011      ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.281 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.010      ; 10.767     ;
; 9.284 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.991      ;
; 9.284 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.991      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.285 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.989      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.310 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.974      ;
; 9.318 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.966      ;
; 9.318 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.966      ;
; 9.488 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.787      ;
; 9.488 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.787      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.494 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.780      ;
; 9.499 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.163     ; 10.249     ;
; 9.515 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.760      ;
; 9.515 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.763     ; 4.760      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.516 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.764     ; 4.758      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.541 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.743      ;
; 9.549 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.735      ;
; 9.549 ; sdram_controller_rd_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.754     ; 4.735      ;
; 9.593 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.690      ;
; 9.593 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.690      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.594 ; sdram_controller_wr_n_i                                                                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.755     ; 4.689      ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
; 9.610 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]                                                                                                                ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.435     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 10.795 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.484      ;
; 10.795 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.484      ;
; 10.795 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.484      ;
; 10.795 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.484      ;
; 10.795 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.484      ;
; 10.797 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.478      ;
; 10.797 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.478      ;
; 10.797 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.478      ;
; 10.797 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.478      ;
; 10.797 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.478      ;
; 10.921 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.358      ;
; 10.921 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.358      ;
; 10.921 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.358      ;
; 10.921 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.358      ;
; 10.921 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.358      ;
; 10.923 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.352      ;
; 10.923 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.352      ;
; 10.923 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.352      ;
; 10.923 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.352      ;
; 10.923 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.352      ;
; 11.007 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.758     ; 6.273      ;
; 11.007 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.758     ; 6.273      ;
; 11.007 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.758     ; 6.273      ;
; 11.007 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.758     ; 6.273      ;
; 11.007 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.758     ; 6.273      ;
; 11.009 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.762     ; 6.267      ;
; 11.009 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.762     ; 6.267      ;
; 11.009 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.762     ; 6.267      ;
; 11.009 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.762     ; 6.267      ;
; 11.009 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.762     ; 6.267      ;
; 11.033 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.248      ;
; 11.033 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.248      ;
; 11.033 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.248      ;
; 11.033 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.248      ;
; 11.033 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.248      ;
; 11.035 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.242      ;
; 11.035 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.242      ;
; 11.035 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.242      ;
; 11.035 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.242      ;
; 11.035 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.242      ;
; 11.070 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.209      ;
; 11.070 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.209      ;
; 11.070 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.209      ;
; 11.070 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.209      ;
; 11.070 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.759     ; 6.209      ;
; 11.072 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.203      ;
; 11.072 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.203      ;
; 11.072 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.203      ;
; 11.072 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.203      ;
; 11.072 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.763     ; 6.203      ;
; 11.103 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.178      ;
; 11.103 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.178      ;
; 11.103 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.178      ;
; 11.103 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.178      ;
; 11.103 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.178      ;
; 11.105 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.172      ;
; 11.105 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.172      ;
; 11.105 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.172      ;
; 11.105 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.172      ;
; 11.105 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.172      ;
; 11.108 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.173      ;
; 11.108 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.173      ;
; 11.108 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.173      ;
; 11.108 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.173      ;
; 11.108 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.173      ;
; 11.110 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.167      ;
; 11.110 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.167      ;
; 11.110 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.167      ;
; 11.110 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.167      ;
; 11.110 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.167      ;
; 11.155 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.126      ;
; 11.155 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.126      ;
; 11.155 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.126      ;
; 11.155 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.126      ;
; 11.155 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.126      ;
; 11.157 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.120      ;
; 11.157 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.120      ;
; 11.157 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.120      ;
; 11.157 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.120      ;
; 11.157 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.120      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.069      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.069      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.069      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.069      ;
; 11.212 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.069      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.063      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.063      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.063      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.063      ;
; 11.214 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.063      ;
; 11.258 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.023      ;
; 11.258 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.023      ;
; 11.258 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.023      ;
; 11.258 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.023      ;
; 11.258 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.757     ; 6.023      ;
; 11.260 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.017      ;
; 11.260 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.017      ;
; 11.260 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.017      ;
; 11.260 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.017      ;
; 11.260 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.761     ; 6.017      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.290 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.274      ;
; -2.290 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.274      ;
; -2.268 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.296      ;
; -2.268 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.296      ;
; -2.025 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.540      ;
; -2.025 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.540      ;
; -2.024 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.541      ;
; -2.024 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.541      ;
; -2.017 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.548      ;
; -2.017 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.548      ;
; -2.017 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.548      ;
; -2.017 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.548      ;
; -2.016 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.549      ;
; -2.016 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.549      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.550      ;
; -2.015 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.279      ; 3.550      ;
; -1.926 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.638      ;
; -1.926 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.638      ;
; -1.923 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.641      ;
; -1.923 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.278      ; 3.641      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; -1.809 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 5.277      ; 3.754      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|state.STATE_DIVIDE       ; numericaldisplay:display|state.STATE_DIVIDE       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[0]  ; numericaldisplay:display|display_number_index[0]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[1]  ; numericaldisplay:display|display_number_index[1]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; numericaldisplay:display|display_number_index[2]  ; numericaldisplay:display|display_number_index[2]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000010                                    ; state.00000010                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000011                                    ; state.00000011                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.WAIT_FOR_RAM_WRITE                ; ram_write_state.WAIT_FOR_RAM_WRITE                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.WRITE_TO_RAM                      ; ram_write_state.WRITE_TO_RAM                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdram_controller_rd_n_i                           ; sdram_controller_rd_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; sdram_controller_wr_n_i                           ; sdram_controller_wr_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000100                                    ; state.00000100                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.LATCH_RAM_READ_ADDRESS             ; ram_read_state.LATCH_RAM_READ_ADDRESS             ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.START_READ_FROM_RAM                ; ram_read_state.START_READ_FROM_RAM                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_state.WAIT_FOR_RAM_READ                  ; ram_read_state.WAIT_FOR_RAM_READ                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_write_state.RAM_WRITE_DONE                    ; ram_write_state.RAM_WRITE_DONE                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000001                                    ; state.00000001                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; state.00000000                                    ; state.00000000                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; ram_read_complete                                 ; ram_read_complete                                 ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.611  ; shadow_registers[7][1]                            ; registers[7][1]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.897      ;
; 0.612  ; shadow_registers[5][5]                            ; registers[5][5]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.616  ; number_to_show[10]                                ; numericaldisplay:display|number_to_show_reg[10]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.619  ; number_to_show[19]                                ; numericaldisplay:display|number_to_show_reg[19]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620  ; number_to_show[22]                                ; numericaldisplay:display|number_to_show_reg[22]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.621  ; registers[7][17]                                  ; shadow_registers[7][17]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621  ; shadow_registers[3][17]                           ; registers[3][17]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621  ; registers[5][21]                                  ; shadow_registers[5][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621  ; shadow_registers[4][29]                           ; registers[4][29]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621  ; number_to_show[12]                                ; numericaldisplay:display|number_to_show_reg[12]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622  ; shadow_registers[8][19]                           ; registers[8][19]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; registers[3][19]                                  ; shadow_registers[3][19]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622  ; registers[8][24]                                  ; shadow_registers[8][24]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.623  ; shadow_registers[8][31]                           ; registers[8][31]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; registers[3][21]                                  ; shadow_registers[3][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; shadow_registers[5][21]                           ; registers[5][21]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; registers[7][1]                                   ; shadow_registers[7][1]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; shadow_registers[8][9]                            ; registers[8][9]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; registers[7][13]                                  ; shadow_registers[7][13]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.623  ; registers[4][29]                                  ; shadow_registers[4][29]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.625  ; ram_stabilization_counter[7]                      ; ram_stabilization_counter[7]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; registers[4][26]                                  ; shadow_registers[4][26]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626  ; registers[7][23]                                  ; shadow_registers[7][23]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.627  ; registers[8][9]                                   ; shadow_registers[8][9]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.627  ; registers[7][19]                                  ; shadow_registers[7][19]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.627  ; registers[2][28]                                  ; shadow_registers[2][28]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.628  ; registers[2][6]                                   ; shadow_registers[2][6]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629  ; registers[8][15]                                  ; shadow_registers[8][15]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629  ; registers[8][21]                                  ; shadow_registers[8][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630  ; operand2[10]                                      ; operand2[2]                                       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; registers[5][5]                                   ; shadow_registers[5][5]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630  ; registers[2][2]                                   ; shadow_registers[2][2]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.617 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.624 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.669 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.670 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.956      ;
; 0.670 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.956      ;
; 0.673 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.959      ;
; 0.766 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.052      ;
; 0.775 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.802 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.088      ;
; 0.849 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.135      ;
; 0.852 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.139      ;
; 0.862 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.147      ;
; 0.862 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.147      ;
; 0.863 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.148      ;
; 0.864 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.149      ;
; 0.877 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.162      ;
; 0.880 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.166      ;
; 0.886 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.171      ;
; 0.887 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.172      ;
; 0.891 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.177      ;
; 0.913 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.913 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.915 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.201      ;
; 0.916 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.202      ;
; 0.933 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.219      ;
; 0.967 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.253      ;
; 0.972 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.995 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.282      ;
; 1.004 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.290      ;
; 1.005 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.291      ;
; 1.020 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000001000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.307      ;
; 1.040 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.326      ;
; 1.044 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.330      ;
; 1.045 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.331      ;
; 1.047 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.333      ;
; 1.049 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.335      ;
; 1.063 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.349      ;
; 1.063 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[3]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.349      ;
; 1.068 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.354      ;
; 1.071 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.357      ;
; 1.072 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.358      ;
; 1.076 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.362      ;
; 1.078 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.364      ;
; 1.079 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.365      ;
; 1.079 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.365      ;
; 1.080 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.366      ;
; 1.080 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.366      ;
; 1.080 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.366      ;
; 1.082 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.368      ;
; 1.082 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.368      ;
; 1.091 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.377      ;
; 1.098 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.383      ;
; 1.162 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.447      ;
; 1.164 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.449      ;
; 1.165 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.450      ;
; 1.165 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.451      ;
; 1.167 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.452      ;
; 1.170 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 1.454      ;
; 1.172 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.458      ;
; 1.189 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.476      ;
; 1.214 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.500      ;
; 1.221 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.508      ;
; 1.221 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.007      ; 1.514      ;
; 1.224 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.510      ;
; 1.249 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.534      ;
; 1.255 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.541      ;
; 1.259 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.545      ;
; 1.259 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.545      ;
; 1.263 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.549      ;
; 1.263 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.549      ;
; 1.268 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.553      ;
; 1.269 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                               ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.554      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.634 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.920      ;
; 0.648 ; gpu:integrated_graphics|current_row[4]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.934      ;
; 0.653 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.939      ;
; 0.984 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.270      ;
; 0.987 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[0]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.273      ;
; 0.994 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.280      ;
; 0.998 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.284      ;
; 1.001 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.287      ;
; 1.009 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.295      ;
; 1.029 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.315      ;
; 1.030 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.316      ;
; 1.031 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.317      ;
; 1.032 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.318      ;
; 1.032 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.318      ;
; 1.034 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.320      ;
; 1.035 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.321      ;
; 1.039 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.325      ;
; 1.043 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.329      ;
; 1.059 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.345      ;
; 1.416 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.702      ;
; 1.419 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.705      ;
; 1.430 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.716      ;
; 1.433 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.719      ;
; 1.462 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.748      ;
; 1.463 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.749      ;
; 1.465 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.751      ;
; 1.467 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.753      ;
; 1.468 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.754      ;
; 1.472 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.758      ;
; 1.476 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.762      ;
; 1.489 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.775      ;
; 1.499 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.785      ;
; 1.510 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.796      ;
; 1.513 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.799      ;
; 1.520 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.806      ;
; 1.542 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.828      ;
; 1.542 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.828      ;
; 1.543 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.829      ;
; 1.552 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.838      ;
; 1.556 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.842      ;
; 1.569 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.855      ;
; 1.590 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.876      ;
; 1.593 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.879      ;
; 1.600 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.886      ;
; 1.622 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.908      ;
; 1.622 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.908      ;
; 1.632 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.918      ;
; 1.639 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.925      ;
; 1.649 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.935      ;
; 1.680 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.966      ;
; 1.702 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.988      ;
; 1.717 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.003      ;
; 1.719 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.005      ;
; 1.729 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.015      ;
; 1.760 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.046      ;
; 1.767 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.053      ;
; 1.781 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.067      ;
; 1.781 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.067      ;
; 1.781 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.067      ;
; 1.781 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.067      ;
; 1.781 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.067      ;
; 1.794 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.080      ;
; 1.794 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.080      ;
; 1.794 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.080      ;
; 1.794 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.080      ;
; 1.797 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.083      ;
; 1.847 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.133      ;
; 1.861 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.145      ;
; 1.861 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.145      ;
; 1.865 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.149      ;
; 1.876 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.162      ;
; 1.956 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.242      ;
; 2.191 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.475      ;
; 2.191 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.475      ;
; 2.195 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.479      ;
; 2.214 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.500      ;
; 2.274 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.560      ;
; 2.354 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.638      ;
; 2.354 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.638      ;
; 2.358 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.642      ;
; 2.410 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.696      ;
; 2.410 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.696      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.418 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.704      ;
; 2.490 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.774      ;
; 2.490 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.774      ;
; 2.494 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.778      ;
; 2.545 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.831      ;
; 2.545 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.831      ;
; 2.545 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 2.831      ;
; 2.563 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.847      ;
; 2.563 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.002     ; 2.847      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 18.889 ; 20.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 18.889 ; 20.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 9.568   ; 9.568   ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 9.568   ; 9.568   ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430   ; 4.430   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400   ; 4.400   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 14.500  ; 14.500  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 14.500  ; 14.500  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -10.947 ; -10.947 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -10.947 ; -10.947 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -3.866  ; -3.866  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -3.866  ; -3.866  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.244  ; -4.244  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -11.036 ; -11.036 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -11.036 ; -11.036 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 11.661  ; 11.661  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 11.661  ; 11.661  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 9.928  ; 9.928  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 10.279 ; 10.279 ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 9.485  ; 9.485  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 9.446  ; 9.446  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 10.320 ; 10.320 ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 10.604 ; 10.604 ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 10.260 ; 10.260 ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 10.276 ; 10.276 ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 10.247 ; 10.247 ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 10.518 ; 10.518 ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 11.410 ; 11.410 ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.765  ; 9.765  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 10.031 ; 10.031 ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 10.972 ; 10.972 ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 10.895 ; 10.895 ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.853  ; 9.853  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 11.319 ; 11.319 ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 11.410 ; 11.410 ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 11.565 ; 11.565 ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 10.763 ; 10.763 ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 11.106 ; 11.106 ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 11.565 ; 11.565 ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 10.494 ; 10.494 ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.602  ; 9.602  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 10.809 ; 10.809 ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 11.167 ; 11.167 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 10.546 ; 10.546 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 10.575 ; 10.575 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 10.535 ; 10.535 ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 10.861 ; 10.861 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 9.246  ; 9.246  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 11.423 ; 11.423 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 11.159 ; 11.159 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 11.423 ; 11.423 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 11.168 ; 11.168 ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 9.482  ; 9.482  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 41.096 ; 41.096 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 41.125 ; 41.125 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 41.085 ; 41.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 41.411 ; 41.411 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 41.973 ; 41.973 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 41.709 ; 41.709 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 41.973 ; 41.973 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 41.718 ; 41.718 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 9.176  ; 9.176  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 9.516  ; 9.516  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 8.763  ; 8.763  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 8.691  ; 8.691  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 9.568  ; 9.568  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 9.598  ; 9.598  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 9.637  ; 9.637  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 8.844  ; 8.844  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 9.222  ; 9.222  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 8.844  ; 8.844  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 8.846  ; 8.846  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 8.852  ; 8.852  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 8.864  ; 8.864  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 9.225  ; 9.225  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 9.109  ; 9.109  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 9.026  ; 9.026  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.026  ; 9.026  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 9.293  ; 9.293  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 10.234 ; 10.234 ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 10.160 ; 10.160 ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.118  ; 9.118  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 10.580 ; 10.580 ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 10.670 ; 10.670 ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 9.243  ; 9.243  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 10.401 ; 10.401 ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 10.724 ; 10.724 ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 11.181 ; 11.181 ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 10.103 ; 10.103 ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.243  ; 9.243  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 10.431 ; 10.431 ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 10.778 ; 10.778 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 8.853  ; 8.853  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 8.518  ; 8.518  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 8.547  ; 8.547  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 8.507  ; 8.507  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 8.833  ; 8.833  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 8.853  ; 8.853  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 8.016  ; 8.016  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 9.131  ; 9.131  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 9.131  ; 9.131  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 9.395  ; 9.395  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 9.170  ; 9.170  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 9.140  ; 9.140  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 8.098  ; 8.098  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.404 ; -0.404 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 27.541 ; 27.541 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 27.887 ; 27.887 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 27.552 ; 27.552 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 27.581 ; 27.581 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 27.541 ; 27.541 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 27.867 ; 27.867 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 28.204 ; 28.204 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 27.867 ; 27.867 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 27.887 ; 27.887 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 28.204 ; 28.204 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 28.165 ; 28.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 28.165 ; 28.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 28.429 ; 28.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 28.204 ; 28.204 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 28.174 ; 28.174 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 3.593  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 12.757 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 15.477 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast Model Hold Summary                                                   ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -2.008 ; -36.730       ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.215  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.215  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 9.000  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9.000  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 19.000 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.593  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000001                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.499      ;
; 3.715  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000000                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.377      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[0]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[1]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[2]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[3]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[4]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[5]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[6]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.731  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[7]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.361      ;
; 3.784  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.064      ; 1.312      ;
; 3.784  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.064      ; 1.312      ;
; 3.897  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.041      ; 1.176      ;
; 3.897  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.041      ; 1.176      ;
; 3.897  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.041      ; 1.176      ;
; 3.897  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.041      ; 1.176      ;
; 3.952  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.052      ; 1.132      ;
; 3.952  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.052      ; 1.132      ;
; 3.980  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.122      ;
; 3.980  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.122      ;
; 4.072  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.048      ; 1.008      ;
; 4.072  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.048      ; 1.008      ;
; 4.096  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 0.996      ;
; 4.102  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[6]                                                                                                                   ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.189      ; 1.119      ;
; 4.197  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[5]                                                                                                                   ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.189      ; 1.024      ;
; 4.208  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[3]                                                                                                                   ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.206      ; 1.030      ;
; 4.211  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[7]                                                                                                                   ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.189      ; 1.010      ;
; 4.236  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[0]                                                                                                                   ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.212      ; 1.008      ;
; 4.248  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[4]                                                                                                                   ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.189      ; 0.973      ;
; 4.252  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[1]                                                                                                                   ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.216      ; 0.996      ;
; 4.310  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_complete                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.047      ; 0.769      ;
; 4.330  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[2]                                                                                                                   ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.210      ; 0.912      ;
; 4.471  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.WAIT_FOR_RAM_READ                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.059      ; 0.620      ;
; 10.020 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 10.013     ;
; 10.029 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 10.004     ;
; 10.040 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.993      ;
; 10.073 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.959      ;
; 10.117 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.915      ;
; 10.120 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.913      ;
; 10.122 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.911      ;
; 10.126 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.906      ;
; 10.127 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.905      ;
; 10.129 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.904      ;
; 10.130 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.902      ;
; 10.131 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.902      ;
; 10.133 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.900      ;
; 10.133 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.900      ;
; 10.136 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.896      ;
; 10.137 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.895      ;
; 10.139 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.893      ;
; 10.140 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.893      ;
; 10.140 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.893      ;
; 10.142 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.891      ;
; 10.142 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.891      ;
; 10.142 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.891      ;
; 10.147 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.885      ;
; 10.149 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.884      ;
; 10.150 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.882      ;
; 10.153 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.880      ;
; 10.153 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.880      ;
; 10.160 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.001      ; 9.873      ;
; 10.170 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.861      ;
; 10.173 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.859      ;
; 10.175 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.857      ;
; 10.180 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.851      ;
; 10.183 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.848      ;
; 10.186 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.846      ;
; 10.186 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.846      ;
; 10.193 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.839      ;
; 10.226 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.806      ;
; 10.323 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.708      ;
; 10.326 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.706      ;
; 10.328 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.704      ;
; 10.333 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.698      ;
; 10.336 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.695      ;
; 10.339 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.693      ;
; 10.339 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.693      ;
; 10.346 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.686      ;
; 10.376 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.656      ;
; 10.385 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.647      ;
; 10.396 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.636      ;
; 10.414 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.616      ;
; 10.423 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.607      ;
; 10.429 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.602      ;
; 10.434 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.596      ;
; 10.467 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 9.562      ;
; 10.483 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.548      ;
; 10.485 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.546      ;
; 10.492 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.539      ;
; 10.494 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.537      ;
; 10.503 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.528      ;
; 10.505 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.526      ;
; 10.536 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.494      ;
; 10.538 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.492      ;
; 10.540 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; 0.000      ; 9.492      ;
; 10.582 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.001     ; 9.449      ;
; 10.604 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.426      ;
; 10.613 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.417      ;
; 10.620 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.003     ; 9.409      ;
; 10.624 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.002     ; 9.406      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.757 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.215      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.842 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 2.130      ;
; 12.878 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.066     ; 2.088      ;
; 12.884 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.066     ; 2.082      ;
; 12.963 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.066     ; 2.003      ;
; 12.969 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.066     ; 1.997      ;
; 12.977 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.988      ;
; 12.977 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.988      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.978 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.987      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.980 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.985      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 12.998 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.974      ;
; 13.005 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.967      ;
; 13.005 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.967      ;
; 13.062 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.903      ;
; 13.062 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.903      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.063 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.902      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.065 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.067     ; 1.900      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[20] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[21] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.083 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[24] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.889      ;
; 13.090 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.882      ;
; 13.090 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.882      ;
; 13.107 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.864      ;
; 13.107 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.864      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.108 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.863      ;
; 13.111 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.860      ;
; 13.111 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.860      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.112 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.859      ;
; 13.192 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[23] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.779      ;
; 13.192 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[25] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.779      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
; 13.193 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.778      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                     ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 15.477 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.488      ;
; 15.477 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.488      ;
; 15.477 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.488      ;
; 15.477 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.488      ;
; 15.477 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.488      ;
; 15.480 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.489      ;
; 15.480 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.489      ;
; 15.480 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.489      ;
; 15.480 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.489      ;
; 15.480 ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.489      ;
; 15.548 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.417      ;
; 15.548 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.417      ;
; 15.548 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.417      ;
; 15.548 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.417      ;
; 15.548 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.417      ;
; 15.550 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.416      ;
; 15.550 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.416      ;
; 15.550 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.416      ;
; 15.550 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.416      ;
; 15.550 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.416      ;
; 15.551 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.418      ;
; 15.551 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.418      ;
; 15.551 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.418      ;
; 15.551 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.418      ;
; 15.551 ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.418      ;
; 15.553 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.417      ;
; 15.553 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.417      ;
; 15.553 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.417      ;
; 15.553 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.417      ;
; 15.553 ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.417      ;
; 15.557 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.409      ;
; 15.557 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.409      ;
; 15.557 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.409      ;
; 15.557 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.409      ;
; 15.557 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.409      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.410      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.410      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.410      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.410      ;
; 15.560 ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.410      ;
; 15.571 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.395      ;
; 15.571 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.395      ;
; 15.571 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.395      ;
; 15.571 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.395      ;
; 15.571 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.395      ;
; 15.574 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.396      ;
; 15.574 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.396      ;
; 15.574 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.396      ;
; 15.574 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.396      ;
; 15.574 ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.396      ;
; 15.586 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.380      ;
; 15.586 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.380      ;
; 15.586 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.380      ;
; 15.586 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.380      ;
; 15.586 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.380      ;
; 15.589 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.381      ;
; 15.589 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.381      ;
; 15.589 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.381      ;
; 15.589 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.381      ;
; 15.589 ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.381      ;
; 15.599 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.367      ;
; 15.599 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.367      ;
; 15.599 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.367      ;
; 15.599 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.367      ;
; 15.599 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.367      ;
; 15.600 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.365      ;
; 15.600 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.365      ;
; 15.600 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.365      ;
; 15.600 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.365      ;
; 15.600 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.067     ; 2.365      ;
; 15.602 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.368      ;
; 15.602 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.368      ;
; 15.602 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.368      ;
; 15.602 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.368      ;
; 15.602 ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.368      ;
; 15.603 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.366      ;
; 15.603 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.366      ;
; 15.603 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.366      ;
; 15.603 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.366      ;
; 15.603 ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.063     ; 2.366      ;
; 15.634 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.332      ;
; 15.634 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.332      ;
; 15.634 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.332      ;
; 15.634 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.332      ;
; 15.634 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.332      ;
; 15.637 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.333      ;
; 15.637 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.333      ;
; 15.637 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.333      ;
; 15.637 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.333      ;
; 15.637 ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.333      ;
; 15.655 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[0]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.311      ;
; 15.655 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[1]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.311      ;
; 15.655 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[2]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.311      ;
; 15.655 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[3]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.311      ;
; 15.655 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|current_row[4]      ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.066     ; 2.311      ;
; 15.658 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[0] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.312      ;
; 15.658 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[2] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.312      ;
; 15.658 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[3] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.312      ;
; 15.658 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[4] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.312      ;
; 15.658 ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; gpu:integrated_graphics|character_cell_y[1] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 20.000       ; -2.062     ; 2.312      ;
+--------+---------------------------------------------------+---------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -2.008 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 1.883      ;
; -2.008 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 1.883      ;
; -1.972 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 1.919      ;
; -1.972 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 1.919      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.985      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.985      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.985      ;
; -1.907 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.985      ;
; -1.906 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.986      ;
; -1.906 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.986      ;
; -1.905 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.987      ;
; -1.905 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 1.987      ;
; -1.884 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 2.008      ;
; -1.884 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 2.008      ;
; -1.882 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 2.010      ;
; -1.882 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.740      ; 2.010      ;
; -1.880 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.011      ;
; -1.880 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.011      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.012      ;
; -1.879 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.012      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; -1.760 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2]  ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50    ; 0.000        ; 3.739      ; 2.131      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|state.STATE_DIVIDE       ; numericaldisplay:display|state.STATE_DIVIDE       ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[0]  ; numericaldisplay:display|display_number_index[0]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[1]  ; numericaldisplay:display|display_number_index[1]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; numericaldisplay:display|display_number_index[2]  ; numericaldisplay:display|display_number_index[2]  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000010                                    ; state.00000010                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000011                                    ; state.00000011                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.WAIT_FOR_RAM_WRITE                ; ram_write_state.WAIT_FOR_RAM_WRITE                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.WRITE_TO_RAM                      ; ram_write_state.WRITE_TO_RAM                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram_controller_rd_n_i                           ; sdram_controller_rd_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdram_controller_wr_n_i                           ; sdram_controller_wr_n_i                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000100                                    ; state.00000100                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.LATCH_RAM_READ_ADDRESS             ; ram_read_state.LATCH_RAM_READ_ADDRESS             ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.START_READ_FROM_RAM                ; ram_read_state.START_READ_FROM_RAM                ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_state.WAIT_FOR_RAM_READ                  ; ram_read_state.WAIT_FOR_RAM_READ                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_write_state.RAM_WRITE_DONE                    ; ram_write_state.RAM_WRITE_DONE                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000001                                    ; state.00000001                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; state.00000000                                    ; state.00000000                                    ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_read_complete                                 ; ram_read_complete                                 ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235  ; shadow_registers[7][1]                            ; registers[7][1]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.387      ;
; 0.236  ; shadow_registers[5][5]                            ; registers[5][5]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.238  ; number_to_show[10]                                ; numericaldisplay:display|number_to_show_reg[10]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; registers[7][17]                                  ; shadow_registers[7][17]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; registers[5][21]                                  ; shadow_registers[5][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; registers[7][1]                                   ; shadow_registers[7][1]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; registers[7][13]                                  ; shadow_registers[7][13]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; registers[3][19]                                  ; shadow_registers[3][19]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; registers[4][26]                                  ; shadow_registers[4][26]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; registers[8][24]                                  ; shadow_registers[8][24]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; number_to_show[22]                                ; numericaldisplay:display|number_to_show_reg[22]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; number_to_show[19]                                ; numericaldisplay:display|number_to_show_reg[19]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; ram_stabilization_counter[7]                      ; ram_stabilization_counter[7]                      ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; shadow_registers[3][17]                           ; registers[3][17]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; shadow_registers[8][19]                           ; registers[8][19]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; registers[3][21]                                  ; shadow_registers[3][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; registers[4][29]                                  ; shadow_registers[4][29]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; number_to_show[12]                                ; numericaldisplay:display|number_to_show_reg[12]   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; registers[8][9]                                   ; shadow_registers[8][9]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; registers[7][19]                                  ; shadow_registers[7][19]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; shadow_registers[8][31]                           ; registers[8][31]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; registers[2][28]                                  ; shadow_registers[2][28]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; registers[7][23]                                  ; shadow_registers[7][23]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; shadow_registers[5][21]                           ; registers[5][21]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242  ; shadow_registers[8][9]                            ; registers[8][9]                                   ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; registers[8][15]                                  ; shadow_registers[8][15]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; registers[5][5]                                   ; shadow_registers[5][5]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; shadow_registers[4][29]                           ; registers[4][29]                                  ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; registers[8][21]                                  ; shadow_registers[8][21]                           ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; registers[2][2]                                   ; shadow_registers[2][2]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; registers[3][7]                                   ; shadow_registers[3][7]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244  ; registers[8][1]                                   ; shadow_registers[8][1]                            ; CLOCK_50                                         ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
+--------+---------------------------------------------------+---------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.244 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.264 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.416      ;
; 0.265 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.417      ;
; 0.268 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.422      ;
; 0.296 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.448      ;
; 0.322 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.475      ;
; 0.327 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.333 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.336 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.487      ;
; 0.342 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.493      ;
; 0.345 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.496      ;
; 0.346 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.498      ;
; 0.349 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.500      ;
; 0.349 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.500      ;
; 0.350 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.501      ;
; 0.350 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.501      ;
; 0.356 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.527      ;
; 0.377 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000001000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.536      ;
; 0.389 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.541      ;
; 0.395 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.547      ;
; 0.401 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.401 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.403 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.555      ;
; 0.403 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.555      ;
; 0.408 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.560      ;
; 0.409 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.561      ;
; 0.415 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.568      ;
; 0.418 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.570      ;
; 0.427 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[3]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.579      ;
; 0.429 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.581      ;
; 0.433 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.585      ;
; 0.436 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.441 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.593      ;
; 0.442 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.595      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.002     ; 0.595      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.597      ;
; 0.449 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.601      ;
; 0.451 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000000001                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.454 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.606      ;
; 0.456 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.607      ;
; 0.460 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.006      ; 0.618      ;
; 0.463 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.615      ;
; 0.466 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.618      ;
; 0.467 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.618      ;
; 0.469 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.621      ;
; 0.471 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.622      ;
; 0.471 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.622      ;
; 0.474 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.625      ;
; 0.479 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.631      ;
; 0.482 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.633      ;
; 0.491 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.643      ;
; 0.500 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.651      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                                                                                              ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; gpu:integrated_graphics|character_cell_x[2] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.253 ; gpu:integrated_graphics|current_row[4]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.407      ;
; 0.365 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[0]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.523      ;
; 0.377 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; gpu:integrated_graphics|character_cell_x[1] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.529      ;
; 0.381 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; gpu:integrated_graphics|character_cell_x[0] ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.541      ;
; 0.394 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.546      ;
; 0.503 ; gpu:integrated_graphics|character_cell_y[3] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.655      ;
; 0.506 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.661      ;
; 0.515 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.667      ;
; 0.521 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.673      ;
; 0.522 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.674      ;
; 0.525 ; gpu:integrated_graphics|current_row[3]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.677      ;
; 0.525 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.678      ;
; 0.527 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.679      ;
; 0.534 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.686      ;
; 0.541 ; gpu:integrated_graphics|current_row[2]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.696      ;
; 0.550 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.702      ;
; 0.556 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.708      ;
; 0.557 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.709      ;
; 0.561 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.713      ;
; 0.562 ; gpu:integrated_graphics|character_cell_y[2] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[1]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.716      ;
; 0.569 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.721      ;
; 0.575 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.727      ;
; 0.579 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.731      ;
; 0.585 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.591 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.743      ;
; 0.596 ; gpu:integrated_graphics|current_row[1]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[2]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.751      ;
; 0.604 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.756      ;
; 0.610 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.762      ;
; 0.615 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.767      ;
; 0.626 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.634 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[3]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.639 ; gpu:integrated_graphics|character_cell_y[0] ; gpu:integrated_graphics|character_cell_y[4] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.791      ;
; 0.650 ; gpu:integrated_graphics|current_column[3]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.651 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.803      ;
; 0.669 ; gpu:integrated_graphics|current_row[0]      ; gpu:integrated_graphics|current_row[4]      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.821      ;
; 0.679 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.831      ;
; 0.686 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.838      ;
; 0.691 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.842      ;
; 0.692 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.843      ;
; 0.695 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.846      ;
; 0.714 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.866      ;
; 0.720 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.872      ;
; 0.739 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.739 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.739 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.739 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.739 ; gpu:integrated_graphics|current_column[5]   ; gpu:integrated_graphics|current_column[4]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.891      ;
; 0.745 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[3] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; gpu:integrated_graphics|character_cell_y[4] ; gpu:integrated_graphics|character_cell_y[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.897      ;
; 0.755 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|current_column[6]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 0.907      ;
; 0.813 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.964      ;
; 0.814 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.965      ;
; 0.817 ; gpu:integrated_graphics|current_column[0]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 0.968      ;
; 0.870 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.021      ;
; 0.871 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.022      ;
; 0.874 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.025      ;
; 0.897 ; gpu:integrated_graphics|character_cell_y[1] ; gpu:integrated_graphics|character_cell_y[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.049      ;
; 0.918 ; gpu:integrated_graphics|current_column[1]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.070      ;
; 0.948 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.099      ;
; 0.949 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.100      ;
; 0.952 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.103      ;
; 0.966 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.117      ;
; 0.967 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.118      ;
; 0.970 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.121      ;
; 0.996 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.148      ;
; 0.996 ; gpu:integrated_graphics|current_column[2]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.148      ;
; 0.998 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|character_cell_x[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.149      ;
; 0.999 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|character_cell_x[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.150      ;
; 1.002 ; gpu:integrated_graphics|current_column[4]   ; gpu:integrated_graphics|character_cell_x[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; -0.001     ; 1.153      ;
; 1.004 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[0]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[1]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[2]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[3]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.156      ;
; 1.004 ; gpu:integrated_graphics|current_column[6]   ; gpu:integrated_graphics|current_column[5]   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000        ; 0.000      ; 1.156      ;
+-------+---------------------------------------------+---------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                            ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|h_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[7] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[8] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; gpu:integrated_graphics|vga640x480:vga|v_count[9] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][26]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][27]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][28]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][29]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][2]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][30]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][31]                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][3]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][4]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][5]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][6]                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][7]                      ;
+-------+--------------+----------------+------------------+----------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[2]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_x[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[0]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[1]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[2]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[3]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|character_cell_y[4]                  ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[0]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[1]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[2]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[3]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[4]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[5]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_column[6]                    ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[0]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[1]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[2]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[3]                       ;
; 19.000 ; 20.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 19.000 ; 20.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; gpu:integrated_graphics|current_row[4]                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_x[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[0]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[1]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[2]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[3]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|character_cell_y[4]|clk                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[0]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[1]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[2]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[3]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[4]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[5]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_column[6]|clk                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[0]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[1]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[2]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[3]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; integrated_graphics|current_row[4]|clk                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; Rise       ; up_clocks_0|DE_Clock_Generator_System|_clk2~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 4.231   ; 4.231   ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 4.231   ; 4.231   ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165   ; 4.165   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.149   ; 4.149   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.119   ; 4.119   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.159   ; 4.159   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 8.889   ; 8.889   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 8.889   ; 8.889   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -15.107 ; -15.107 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -15.107 ; -15.107 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.583 ; -7.583 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.583 ; -7.583 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 15.326 ; 15.326 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 15.326 ; 15.326 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 5.058  ; 5.058  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 4.862  ; 4.862  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 4.987  ; 4.987  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 4.721  ; 4.721  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 5.019  ; 5.019  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 5.036  ; 5.036  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 5.058  ; 5.058  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 5.170  ; 5.170  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 5.010  ; 5.010  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 5.014  ; 5.014  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 5.022  ; 5.022  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 5.030  ; 5.030  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 5.180  ; 5.180  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 5.118  ; 5.118  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 5.595  ; 5.595  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.879  ; 4.879  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 5.313  ; 5.313  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 5.275  ; 5.275  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.932  ; 4.932  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 5.540  ; 5.540  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 5.595  ; 5.595  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 5.721  ; 5.721  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 5.223  ; 5.223  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 5.515  ; 5.515  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 5.721  ; 5.721  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 5.103  ; 5.103  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.852  ; 4.852  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 5.500  ; 5.500  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 5.245  ; 5.245  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 5.245  ; 5.245  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 5.094  ; 5.094  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 5.121  ; 5.121  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 5.081  ; 5.081  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 5.224  ; 5.224  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 5.245  ; 5.245  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.630  ; 4.630  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 5.436  ; 5.436  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 5.339  ; 5.339  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 5.436  ; 5.436  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 5.341  ; 5.341  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.689  ; 4.689  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.051 ; -2.051 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.081 ; -2.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 28.044 ; 28.044 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 28.044 ; 28.044 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 27.893 ; 27.893 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 27.920 ; 27.920 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 27.880 ; 27.880 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 28.170 ; 28.170 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 28.170 ; 28.170 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 28.023 ; 28.023 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 28.044 ; 28.044 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 28.170 ; 28.170 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 28.235 ; 28.235 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 28.138 ; 28.138 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 28.235 ; 28.235 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 28.170 ; 28.170 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 28.140 ; 28.140 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 4.598  ; 4.598  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 4.711  ; 4.711  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 4.494  ; 4.494  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 4.743  ; 4.743  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 4.762  ; 4.762  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 4.520  ; 4.520  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 4.526  ; 4.526  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 5.021  ; 5.021  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.637  ; 4.637  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 5.301  ; 5.301  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 5.089  ; 5.089  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 5.589  ; 5.589  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 5.106  ; 5.106  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 4.357  ; 4.357  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 4.397  ; 4.397  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 4.357  ; 4.357  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 4.615  ; 4.615  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 4.615  ; 4.615  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.226  ; 4.226  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 22.936 ; 22.936 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 23.100 ; 23.100 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 22.949 ; 22.949 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 22.976 ; 22.976 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 22.936 ; 22.936 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 23.079 ; 23.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 23.079 ; 23.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 23.100 ; 23.100 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 23.194 ; 23.194 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 23.194 ; 23.194 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 23.291 ; 23.291 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 23.196 ; 23.196 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                  ; -8.067   ; -2.290  ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                         ; -8.067   ; -2.290  ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.682    ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 10.795   ; 0.215   ; N/A      ; N/A     ; 18.889              ;
; Design-wide TNS                                   ; -122.561 ; -38.611 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; -122.561 ; -38.611 ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 9.568   ; 9.568   ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 9.568   ; 9.568   ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449   ; 4.449   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430   ; 4.430   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400   ; 4.400   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440   ; 4.440   ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 14.500  ; 14.500  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 14.500  ; 14.500  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -10.947 ; -10.947 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; -10.947 ; -10.947 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -1.817 ; -1.817 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -7.583 ; -7.583 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -7.583 ; -7.583 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 15.326 ; 15.326 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  KEY[0]     ; CLOCK_50   ; 15.326 ; 15.326 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 9.928  ; 9.928  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 10.279 ; 10.279 ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 9.485  ; 9.485  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 9.446  ; 9.446  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 10.328 ; 10.328 ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 10.320 ; 10.320 ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 10.400 ; 10.400 ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 10.604 ; 10.604 ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 10.263 ; 10.263 ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 10.260 ; 10.260 ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 10.276 ; 10.276 ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 10.247 ; 10.247 ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 10.518 ; 10.518 ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 11.410 ; 11.410 ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 9.765  ; 9.765  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 10.031 ; 10.031 ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 10.972 ; 10.972 ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 10.895 ; 10.895 ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 9.853  ; 9.853  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 11.319 ; 11.319 ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 11.410 ; 11.410 ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 11.565 ; 11.565 ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 10.763 ; 10.763 ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 11.106 ; 11.106 ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 11.565 ; 11.565 ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 10.494 ; 10.494 ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 9.602  ; 9.602  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 10.809 ; 10.809 ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 11.167 ; 11.167 ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 10.546 ; 10.546 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 10.575 ; 10.575 ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 10.535 ; 10.535 ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 10.861 ; 10.861 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 10.881 ; 10.881 ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 9.246  ; 9.246  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 11.423 ; 11.423 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 11.159 ; 11.159 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 11.423 ; 11.423 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 11.198 ; 11.198 ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 11.168 ; 11.168 ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 9.482  ; 9.482  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; 1.747  ; 1.747  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; 1.426  ; 1.426  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; 1.395  ; 1.395  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 41.096 ; 41.096 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 41.125 ; 41.125 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 41.085 ; 41.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 41.411 ; 41.411 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 41.431 ; 41.431 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 22.908 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 41.973 ; 41.973 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 41.709 ; 41.709 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 41.973 ; 41.973 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 41.748 ; 41.748 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 41.718 ; 41.718 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 22.908 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]         ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]        ; CLOCK_50   ; 4.598  ; 4.598  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]        ; CLOCK_50   ; 4.711  ; 4.711  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]        ; CLOCK_50   ; 4.494  ; 4.494  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]        ; CLOCK_50   ; 4.455  ; 4.455  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]        ; CLOCK_50   ; 4.743  ; 4.743  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]        ; CLOCK_50   ; 4.762  ; 4.762  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]        ; CLOCK_50   ; 4.782  ; 4.782  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]         ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]        ; CLOCK_50   ; 4.519  ; 4.519  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]        ; CLOCK_50   ; 4.520  ; 4.520  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]        ; CLOCK_50   ; 4.526  ; 4.526  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]        ; CLOCK_50   ; 4.538  ; 4.538  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]        ; CLOCK_50   ; 4.636  ; 4.636  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]         ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]        ; CLOCK_50   ; 4.585  ; 4.585  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]        ; CLOCK_50   ; 4.684  ; 4.684  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]        ; CLOCK_50   ; 5.021  ; 5.021  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]        ; CLOCK_50   ; 4.979  ; 4.979  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]        ; CLOCK_50   ; 4.637  ; 4.637  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]        ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]        ; CLOCK_50   ; 5.301  ; 5.301  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]         ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]        ; CLOCK_50   ; 5.089  ; 5.089  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]        ; CLOCK_50   ; 5.392  ; 5.392  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]        ; CLOCK_50   ; 5.589  ; 5.589  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]        ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]        ; CLOCK_50   ; 4.715  ; 4.715  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]        ; CLOCK_50   ; 5.106  ; 5.106  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]        ; CLOCK_50   ; 5.371  ; 5.371  ; Rise       ; CLOCK_50                                         ;
; VGA_B[*]        ; CLOCK_50   ; 4.357  ; 4.357  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[0]       ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[1]       ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[2]       ; CLOCK_50   ; 4.397  ; 4.397  ; Rise       ; CLOCK_50                                         ;
;  VGA_B[3]       ; CLOCK_50   ; 4.357  ; 4.357  ; Rise       ; CLOCK_50                                         ;
; VGA_G[*]        ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[0]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[1]       ; CLOCK_50   ; 4.500  ; 4.500  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[2]       ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                         ;
;  VGA_G[3]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
; VGA_HS          ; CLOCK_50   ; 4.203  ; 4.203  ; Rise       ; CLOCK_50                                         ;
; VGA_R[*]        ; CLOCK_50   ; 4.615  ; 4.615  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[0]       ; CLOCK_50   ; 4.615  ; 4.615  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[1]       ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[2]       ; CLOCK_50   ; 4.647  ; 4.647  ; Rise       ; CLOCK_50                                         ;
;  VGA_R[3]       ; CLOCK_50   ; 4.617  ; 4.617  ; Rise       ; CLOCK_50                                         ;
; VGA_VS          ; CLOCK_50   ; 4.226  ; 4.226  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]    ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]   ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]   ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]   ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]   ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]   ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11]  ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N      ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N       ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]     ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]     ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]     ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]     ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]     ; CLOCK_50   ; -1.102 ; -1.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]    ; CLOCK_50   ; -1.220 ; -1.220 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]    ; CLOCK_50   ; -1.249 ; -1.249 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N      ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N       ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK        ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; VGA_B[*]        ; CLOCK_50   ; 22.936 ; 22.936 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[0]       ; CLOCK_50   ; 23.100 ; 23.100 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[1]       ; CLOCK_50   ; 22.949 ; 22.949 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[2]       ; CLOCK_50   ; 22.976 ; 22.976 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_B[3]       ; CLOCK_50   ; 22.936 ; 22.936 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_G[*]        ; CLOCK_50   ; 23.079 ; 23.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[0]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[1]       ; CLOCK_50   ; 23.079 ; 23.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[2]       ; CLOCK_50   ; 23.100 ; 23.100 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_G[3]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ; 21.120 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_R[*]        ; CLOCK_50   ; 23.194 ; 23.194 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[0]       ; CLOCK_50   ; 23.194 ; 23.194 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[1]       ; CLOCK_50   ; 23.291 ; 23.291 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[2]       ; CLOCK_50   ; 23.226 ; 23.226 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
;  VGA_R[3]       ; CLOCK_50   ; 23.196 ; 23.196 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
; VGA_PIXEL_CLOCK ; CLOCK_50   ;        ; 21.120 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------+------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 50           ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50                                         ; 40           ; 40       ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 1025         ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 279          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 50           ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; CLOCK_50                                         ; 40           ; 40       ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 1025         ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[2] ; 279          ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1301  ; 1301 ;
; Unconstrained Output Ports      ; 78    ; 78   ;
; Unconstrained Output Port Paths ; 532   ; 532  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jul 28 16:56:12 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -divide_by 2 -phase 180.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[2]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.067      -122.561 CLOCK_50 
    Info (332119):     8.682         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    10.795         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332146): Worst-case hold slack is -2.290
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.290       -38.611 CLOCK_50 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 CLOCK_50 
    Info (332119):     8.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    18.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.593         0.000 CLOCK_50 
    Info (332119):    12.757         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    15.477         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -2.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.008       -36.730 CLOCK_50 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):     9.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
    Info (332119):    19.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[2] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 369 megabytes
    Info: Processing ended: Tue Jul 28 16:56:15 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


