INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/sample_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sample_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spdif_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/spdif_topV2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spdif_topV2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Desktop/FPGA/spdif/spdif/spdif.srcs/sources_1/new/SPDIF_TX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'F8_SPDIF_TX'
