// Seed: 1952003571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output supply1 id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  ;
  logic id_9;
  ;
  assign module_1.id_2 = 0;
  assign id_3 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    output tri1 id_2
    , id_11, id_12,
    input tri id_3,
    input wand id_4,
    output supply0 id_5,
    input wand id_6
    , id_13,
    output wire id_7,
    output wire id_8,
    input supply1 id_9
);
  assign id_0 = id_9;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
endmodule
