@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF104 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":1:7:1:12|Found compile point of type hard on View view:work.top_bf(verilog) 
@N: MF105 |Performing bottom-up mapping of Compile point view:work.top_bf(verilog) 
@N: MF106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":1:7:1:12|Mapping Compile point view:work.top_bf(verilog) because 
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":99:16:99:32|Found ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":97:16:97:32|Found ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) with 1 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v":96:16:96:32|Found ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N: BZ173 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N: MO106 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v":51:12:51:23|Found ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) with 4 words by 3 bits.
@N: MO225 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v":39:4:39:9|There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.
@N: FX493 |Applying initial value "0" on instance state_i[0].
@N: MO231 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Found counter in view:work.sqrt_top_bf(verilog) instance i[4:0] 
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[8] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[9] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[10] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[11] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[12] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[13] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[14] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v":31:0:31:5|Removing sequential instance dout[15] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N: BN362 :"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v":67:0:67:5|Removing sequential instance delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.dx[10] (in view: work.top_bf(verilog)) because it does not drive other instances.
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
