Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat May  4 12:30:49 2019
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BIKE_1_top_timing_summary_routed.rpt -pb BIKE_1_top_timing_summary_routed.pb -rpx BIKE_1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : BIKE_1_top
| Device       : 7a75t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0                 2279        0.058        0.000                      0                 2279        2.050        0.000                       0                  1186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.030}        6.060           165.017         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.051        0.000                      0                 2279        0.058        0.000                      0                 2279        2.050        0.000                       0                  1186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h0_ctrl/entry_num_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.215ns (40.174%)  route 3.298ns (59.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.557 - 6.060 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.800     4.860    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y23         FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.338 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=3, routed)           0.986     6.323    h0_ctrl/dout[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295     6.618 r  h0_ctrl/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    h0_ctrl/i__carry_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.439 f  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.696     8.135    h0_ctrl/done60_out
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.373     8.508 f  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.602     9.110    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.234 f  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=28, routed)          0.374     9.607    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  h0_ctrl/entry_num[6]_i_1/O
                         net (fo=5, routed)           0.642    10.373    h0_ctrl/entry_num[6]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.681    10.557    h0_ctrl/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[0]/C
                         clock pessimism              0.331    10.889    
                         clock uncertainty           -0.035    10.853    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    10.424    h0_ctrl/entry_num_reg[0]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h0_ctrl/entry_num_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.215ns (40.174%)  route 3.298ns (59.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.557 - 6.060 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.800     4.860    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y23         FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.338 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=3, routed)           0.986     6.323    h0_ctrl/dout[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295     6.618 r  h0_ctrl/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    h0_ctrl/i__carry_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.439 f  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.696     8.135    h0_ctrl/done60_out
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.373     8.508 f  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.602     9.110    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.234 f  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=28, routed)          0.374     9.607    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  h0_ctrl/entry_num[6]_i_1/O
                         net (fo=5, routed)           0.642    10.373    h0_ctrl/entry_num[6]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.681    10.557    h0_ctrl/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[1]/C
                         clock pessimism              0.331    10.889    
                         clock uncertainty           -0.035    10.853    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    10.424    h0_ctrl/entry_num_reg[1]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h0_ctrl/entry_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.215ns (40.174%)  route 3.298ns (59.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.557 - 6.060 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.800     4.860    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y23         FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.338 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=3, routed)           0.986     6.323    h0_ctrl/dout[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295     6.618 r  h0_ctrl/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    h0_ctrl/i__carry_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.439 f  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.696     8.135    h0_ctrl/done60_out
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.373     8.508 f  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.602     9.110    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.234 f  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=28, routed)          0.374     9.607    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  h0_ctrl/entry_num[6]_i_1/O
                         net (fo=5, routed)           0.642    10.373    h0_ctrl/entry_num[6]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.681    10.557    h0_ctrl/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[4]/C
                         clock pessimism              0.331    10.889    
                         clock uncertainty           -0.035    10.853    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    10.424    h0_ctrl/entry_num_reg[4]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h0_ctrl/entry_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.215ns (40.174%)  route 3.298ns (59.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.557 - 6.060 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.800     4.860    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y23         FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.338 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=3, routed)           0.986     6.323    h0_ctrl/dout[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295     6.618 r  h0_ctrl/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    h0_ctrl/i__carry_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.439 f  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.696     8.135    h0_ctrl/done60_out
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.373     8.508 f  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.602     9.110    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.234 f  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=28, routed)          0.374     9.607    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  h0_ctrl/entry_num[6]_i_1/O
                         net (fo=5, routed)           0.642    10.373    h0_ctrl/entry_num[6]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.681    10.557    h0_ctrl/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[5]/C
                         clock pessimism              0.331    10.889    
                         clock uncertainty           -0.035    10.853    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    10.424    h0_ctrl/entry_num_reg[5]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h0_ctrl/entry_num_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 2.215ns (40.174%)  route 3.298ns (59.826%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 10.557 - 6.060 ) 
    Source Clock Delay      (SCD):    4.860ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.800     4.860    h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/clk
    SLICE_X10Y23         FDRE                                         r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.478     5.338 r  h0_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/dout_i_reg[4]/Q
                         net (fo=3, routed)           0.986     6.323    h0_ctrl/dout[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.295     6.618 r  h0_ctrl/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.618    h0_ctrl/i__carry_i_3_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  h0_ctrl/done6_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    h0_ctrl/done6_inferred__0/i__carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.439 f  h0_ctrl/done6_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.696     8.135    h0_ctrl/done60_out
    SLICE_X11Y16         LUT5 (Prop_lut5_I4_O)        0.373     8.508 f  h0_ctrl/h_chk_done[0]_i_3/O
                         net (fo=10, routed)          0.602     9.110    h0_ctrl/h_chk_done[0]_i_3_n_0
    SLICE_X12Y16         LUT4 (Prop_lut4_I2_O)        0.124     9.234 f  h0_ctrl/h_douta[13]_i_1/O
                         net (fo=28, routed)          0.374     9.607    h0_ctrl/h_douta[13]_i_1_n_0
    SLICE_X12Y16         LUT3 (Prop_lut3_I0_O)        0.124     9.731 r  h0_ctrl/entry_num[6]_i_1/O
                         net (fo=5, routed)           0.642    10.373    h0_ctrl/entry_num[6]_i_1_n_0
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.681    10.557    h0_ctrl/clk_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  h0_ctrl/entry_num_reg[6]/C
                         clock pessimism              0.331    10.889    
                         clock uncertainty           -0.035    10.853    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    10.424    h0_ctrl/entry_num_reg[6]
  -------------------------------------------------------------------
                         required time                         10.424    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 psbram_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            mul1_ctrl/rotate_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.880ns  (logic 2.315ns (39.372%)  route 3.565ns (60.628%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 10.558 - 6.060 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.884     4.944    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  psbram_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.462 r  psbram_10/Q
                         net (fo=5, routed)           0.680     6.142    h1_douta[2]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  offset_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.816    offset_reg_reg[3]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  offset_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.930    offset_reg_reg[5]_i_7_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 f  g_addra_reg[6]_i_3/O[1]
                         net (fo=7, routed)           0.945     8.208    mul1_ctrl/data0[9]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.303     8.511 r  mul1_ctrl/g_addra[1]_i_8/O
                         net (fo=3, routed)           0.448     8.960    mul1_ctrl/g_addra[1]_i_8_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mul1_ctrl/rotate[12]_i_5__0/O
                         net (fo=84, routed)          0.850     9.934    mul1_ctrl/rotate[12]_i_5__0_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.124    10.058 r  mul1_ctrl/rotate[18]_i_4__0/O
                         net (fo=1, routed)           0.642    10.699    mul1_ctrl/rotate[18]_i_4__0_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  mul1_ctrl/rotate[18]_i_1__0/O
                         net (fo=1, routed)           0.000    10.823    mul1_ctrl/rotate[18]_i_1__0_n_0
    SLICE_X13Y33         FDRE                                         r  mul1_ctrl/rotate_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.682    10.558    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  mul1_ctrl/rotate_reg[18]/C
                         clock pessimism              0.331    10.890    
                         clock uncertainty           -0.035    10.854    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.032    10.886    mul1_ctrl/rotate_reg[18]
  -------------------------------------------------------------------
                         required time                         10.886    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 psbram_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            mul1_ctrl/rotate_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 2.315ns (39.471%)  route 3.550ns (60.529%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 10.548 - 6.060 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.884     4.944    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  psbram_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.462 r  psbram_10/Q
                         net (fo=5, routed)           0.680     6.142    h1_douta[2]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  offset_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.816    offset_reg_reg[3]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  offset_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.930    offset_reg_reg[5]_i_7_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 f  g_addra_reg[6]_i_3/O[1]
                         net (fo=7, routed)           0.945     8.208    mul1_ctrl/data0[9]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.303     8.511 r  mul1_ctrl/g_addra[1]_i_8/O
                         net (fo=3, routed)           0.448     8.960    mul1_ctrl/g_addra[1]_i_8_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mul1_ctrl/rotate[12]_i_5__0/O
                         net (fo=84, routed)          0.993    10.077    mul1_ctrl/rotate[12]_i_5__0_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.201 r  mul1_ctrl/rotate[58]_i_3__0/O
                         net (fo=1, routed)           0.484    10.685    mul1_ctrl/rotate[58]_i_3__0_n_0
    SLICE_X17Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.809 r  mul1_ctrl/rotate[58]_i_1__0/O
                         net (fo=1, routed)           0.000    10.809    mul1_ctrl/rotate[58]_i_1__0_n_0
    SLICE_X17Y27         FDRE                                         r  mul1_ctrl/rotate_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.672    10.548    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X17Y27         FDRE                                         r  mul1_ctrl/rotate_reg[58]/C
                         clock pessimism              0.331    10.880    
                         clock uncertainty           -0.035    10.844    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)        0.029    10.873    mul1_ctrl/rotate_reg[58]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 psbram_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            mul1_ctrl/rotate_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 2.315ns (39.768%)  route 3.506ns (60.232%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 10.560 - 6.060 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.884     4.944    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  psbram_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.462 r  psbram_10/Q
                         net (fo=5, routed)           0.680     6.142    h1_douta[2]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  offset_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.816    offset_reg_reg[3]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  offset_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.930    offset_reg_reg[5]_i_7_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 f  g_addra_reg[6]_i_3/O[1]
                         net (fo=7, routed)           0.945     8.208    mul1_ctrl/data0[9]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.303     8.511 r  mul1_ctrl/g_addra[1]_i_8/O
                         net (fo=3, routed)           0.448     8.960    mul1_ctrl/g_addra[1]_i_8_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mul1_ctrl/rotate[12]_i_5__0/O
                         net (fo=84, routed)          0.885     9.968    mul1_ctrl/rotate[12]_i_5__0_n_0
    SLICE_X15Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.092 r  mul1_ctrl/rotate[23]_i_3__0/O
                         net (fo=1, routed)           0.548    10.641    mul1_ctrl/rotate[23]_i_3__0_n_0
    SLICE_X13Y36         LUT5 (Prop_lut5_I4_O)        0.124    10.765 r  mul1_ctrl/rotate[23]_i_1__0/O
                         net (fo=1, routed)           0.000    10.765    mul1_ctrl/rotate[23]_i_1__0_n_0
    SLICE_X13Y36         FDRE                                         r  mul1_ctrl/rotate_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.684    10.560    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  mul1_ctrl/rotate_reg[23]/C
                         clock pessimism              0.331    10.892    
                         clock uncertainty           -0.035    10.856    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)        0.029    10.885    mul1_ctrl/rotate_reg[23]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 psbram_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            mul1_ctrl/rotate_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.315ns (39.828%)  route 3.497ns (60.172%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 10.560 - 6.060 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.884     4.944    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  psbram_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.462 r  psbram_10/Q
                         net (fo=5, routed)           0.680     6.142    h1_douta[2]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  offset_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.816    offset_reg_reg[3]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  offset_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.930    offset_reg_reg[5]_i_7_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 f  g_addra_reg[6]_i_3/O[1]
                         net (fo=7, routed)           0.945     8.208    mul1_ctrl/data0[9]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.303     8.511 r  mul1_ctrl/g_addra[1]_i_8/O
                         net (fo=3, routed)           0.448     8.960    mul1_ctrl/g_addra[1]_i_8_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mul1_ctrl/rotate[12]_i_5__0/O
                         net (fo=84, routed)          0.865     9.949    mul1_ctrl/rotate[12]_i_5__0_n_0
    SLICE_X19Y34         LUT6 (Prop_lut6_I4_O)        0.124    10.073 r  mul1_ctrl/rotate[49]_i_3__0/O
                         net (fo=1, routed)           0.559    10.632    mul1_ctrl/rotate[49]_i_3__0_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I4_O)        0.124    10.756 r  mul1_ctrl/rotate[49]_i_1__0/O
                         net (fo=1, routed)           0.000    10.756    mul1_ctrl/rotate[49]_i_1__0_n_0
    SLICE_X15Y35         FDRE                                         r  mul1_ctrl/rotate_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.684    10.560    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  mul1_ctrl/rotate_reg[49]/C
                         clock pessimism              0.331    10.892    
                         clock uncertainty           -0.035    10.856    
    SLICE_X15Y35         FDRE (Setup_fdre_C_D)        0.029    10.885    mul1_ctrl/rotate_reg[49]
  -------------------------------------------------------------------
                         required time                         10.885    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 psbram_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            mul1_ctrl/rotate_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (clk rise@6.060ns - clk rise@0.000ns)
  Data Path Delay:        5.855ns  (logic 2.315ns (39.537%)  route 3.540ns (60.463%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 10.551 - 6.060 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.884     4.944    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  psbram_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.518     5.462 r  psbram_10/Q
                         net (fo=5, routed)           0.680     6.142    h1_douta[2]
    SLICE_X11Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.816 r  offset_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.816    offset_reg_reg[3]_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.930 r  offset_reg_reg[5]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.930    offset_reg_reg[5]_i_7_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.264 f  g_addra_reg[6]_i_3/O[1]
                         net (fo=7, routed)           0.945     8.208    mul1_ctrl/data0[9]
    SLICE_X15Y28         LUT4 (Prop_lut4_I0_O)        0.303     8.511 r  mul1_ctrl/g_addra[1]_i_8/O
                         net (fo=3, routed)           0.448     8.960    mul1_ctrl/g_addra[1]_i_8_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.084 r  mul1_ctrl/rotate[12]_i_5__0/O
                         net (fo=84, routed)          0.974    10.057    mul1_ctrl/rotate[12]_i_5__0_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.124    10.181 r  mul1_ctrl/rotate[75]_i_3__0/O
                         net (fo=1, routed)           0.493    10.675    mul1_ctrl/rotate[75]_i_3__0_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.799 r  mul1_ctrl/rotate[75]_i_1__0/O
                         net (fo=1, routed)           0.000    10.799    mul1_ctrl/rotate[75]_i_1__0_n_0
    SLICE_X14Y27         FDRE                                         r  mul1_ctrl/rotate_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.060     6.060 r  
    N15                                               0.000     6.060 r  clk (IN)
                         net (fo=0)                   0.000     6.060    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     6.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     8.785    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        1.675    10.551    mul1_ctrl/clk_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  mul1_ctrl/rotate_reg[75]/C
                         clock pessimism              0.331    10.883    
                         clock uncertainty           -0.035    10.847    
    SLICE_X14Y27         FDRE (Setup_fdre_C_D)        0.081    10.928    mul1_ctrl/rotate_reg[75]
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 g_dina_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.476%)  route 0.293ns (67.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.636     1.479    clk_IBUF_BUFG
    SLICE_X15Y37         FDRE                                         r  g_dina_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  g_dina_reg[28]/Q
                         net (fo=2, routed)           0.293     1.913    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB36_X0Y7          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.954     2.043    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.559    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.296     1.855    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 f0_dina_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.853%)  route 0.258ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.635     1.478    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  f0_dina_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  f0_dina_reg[0]/Q
                         net (fo=1, routed)           0.258     1.900    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.535    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.831    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 f0_dina_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.853%)  route 0.258ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.635     1.478    clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  f0_dina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  f0_dina_reg[1]/Q
                         net (fo=1, routed)           0.258     1.900    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     1.535    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.831    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 f0_dina_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.922%)  route 0.315ns (69.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.634     1.477    clk_IBUF_BUFG
    SLICE_X16Y13         FDRE                                         r  f0_dina_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  f0_dina_reg[14]/Q
                         net (fo=1, routed)           0.315     1.933    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.556    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.852    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 g_dina_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.445%)  route 0.299ns (64.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.637     1.480    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  g_dina_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  g_dina_reg[51]/Q
                         net (fo=2, routed)           0.299     1.943    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[15]
    RAMB36_X0Y8          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.956     2.045    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.561    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.857    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 g_dina_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.192%)  route 0.302ns (64.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.637     1.480    clk_IBUF_BUFG
    SLICE_X12Y38         FDRE                                         r  g_dina_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  g_dina_reg[60]/Q
                         net (fo=2, routed)           0.302     1.946    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[24]
    RAMB36_X0Y8          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.956     2.045    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.561    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.857    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 f0_dina_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.309%)  route 0.324ns (69.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.634     1.477    clk_IBUF_BUFG
    SLICE_X16Y13         FDRE                                         r  f0_dina_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y13         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  f0_dina_reg[16]/Q
                         net (fo=1, routed)           0.324     1.942    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.951     2.040    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.556    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.852    f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 g_dina_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.026%)  route 0.329ns (69.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.635     1.478    clk_IBUF_BUFG
    SLICE_X17Y37         FDRE                                         r  g_dina_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  g_dina_reg[16]/Q
                         net (fo=2, routed)           0.329     1.948    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y7          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.954     2.043    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.484     1.559    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.855    g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 h1_dinb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.217%)  route 0.257ns (66.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.661     1.504    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  h1_dinb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  h1_dinb_reg[1]/Q
                         net (fo=1, routed)           0.257     1.889    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB18_X0Y12         RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.947     2.036    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y12         RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.552    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.243     1.795    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 h1_dinb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Destination:            h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@3.030ns period=6.060ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (33.014%)  route 0.260ns (66.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.660     1.503    clk_IBUF_BUFG
    SLICE_X7Y31          FDRE                                         r  h1_dinb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.128     1.631 r  h1_dinb_reg[6]/Q
                         net (fo=1, routed)           0.260     1.891    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB18_X0Y12         RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=1185, routed)        0.947     2.036    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y12         RAMB18E1                                     r  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484     1.552    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.243     1.795    h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB18_X0Y12  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB18_X0Y12  h1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y5   g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y5   g/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y7   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y7   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y8   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y8   g1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y2   f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.060       3.484      RAMB36_X0Y2   f0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[24].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[25].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[26].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[27].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[28].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X10Y32  h1_rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[29].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y39  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[32].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y39  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[33].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y39  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[34].gv4.srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y39  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[35].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[0].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[10].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[11].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[12].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[13].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[14].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X30Y34  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[15].gv4.srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y36  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.030       2.050      SLICE_X14Y36  rng/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gsm.sm/gsm1.sm1/gram.gsms[16].gv4.srl16/CLK



