*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    +incdir+/include
    /home/host/Project/finish/RV32IM/verify/core/decoder.v
    /home/host/Project/finish/RV32IM/verify/core/decode.v
    /home/host/Project/finish/RV32IM/verify/core/frontend.v
    /home/host/Project/finish/RV32IM/verify/core/fetch.v
    /home/host/Project/finish/RV32IM/verify/core/define.v
    /home/host/Project/finish/RV32IM/verify/core/issue.v
    /home/host/Project/finish/RV32IM/verify/core/pipe_ctrl.v
    /home/host/Project/finish/RV32IM/verify/core/regfile.v
    /home/host/Project/finish/RV32IM/verify/core/core.v
    /home/host/Project/finish/RV32IM/verify/core/exec.v
    /home/host/Project/finish/RV32IM/verify/core/alu.v
    /home/host/Project/finish/RV32IM/verify/core/lsu.v
    /home/host/Project/finish/RV32IM/verify/core/multiplier.v
    /home/host/Project/finish/RV32IM/verify/core/divider.v
    /home/host/Project/finish/RV32IM/verify/core/bpu.v
    /home/host/Project/finish/RV32IM/verify/core/csr.v
    /home/host/Project/finish/RV32IM/verify/core/csr_regfile.v
    /home/host/Project/finish/RV32IM/verify/core/tcm_mem_ram.v
    /home/host/Project/finish/RV32IM/verify/core/tcm_mem.v
    /home/host/Project/finish/RV32IM/verify/perip/icache/icache_data_ram.v
    /home/host/Project/finish/RV32IM/verify/perip/icache/icache_tag_ram.v
    /home/host/Project/finish/RV32IM/verify/perip/icache/icache.v
    /home/host/Project/finish/RV32IM/verify/perip/mem/sram.v
    /home/host/Project/finish/RV32IM/verify/perip/mem/axi_if.v
    /home/host/Project/finish/RV32IM/verify/perip/mem/axi2mem.v
    /home/host/Project/finish/RV32IM/verify/top_tb.v
    /home/host/Project/finish/RV32IM/verify/top/top.v

Highest level modules:
top_tb


*Warning* port sizes differ (32 vs 0) in port connection (port cpu_id_i)
"/home/host/Project/finish/RV32IM/verify/top/top.v", 54: 
Total	0 error(s),   1 warning(s)
