Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu Mar 21 14:04:14 2024
| Host         : Amh2 running 64-bit major release  (build 9200)
| Command      : report_methodology -file pwm_block_wrapper_methodology_drc_routed.rpt -pb pwm_block_wrapper_methodology_drc_routed.pb -rpx pwm_block_wrapper_methodology_drc_routed.rpx
| Design       : pwm_block_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 52
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 48         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/clk_temp_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/clk_divider_0/U0/counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/counter_0/U0/cnt_int_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin pwm_block_i/d_latch_0/U0/o_temp_reg/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net btn2_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): btn2_IBUF_inst/O, pwm_block_i/btn2
Related violations: <none>

CKLD-2#2 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net btn_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): btn_IBUF_inst/O, pwm_block_i/btn
Related violations: <none>

CKLD-2#3 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): clk_IBUF_inst/O, pwm_block_i/clk
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell pwm_block_i/btn_pwn_inc_0/U0/output_temp[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[1]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[2]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[3]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[4]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[5]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[6]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[7]/CLR,
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[8]/CLR
pwm_block_i/btn_pwn_inc_0/U0/output_temp_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


