--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml experiment2.twx experiment2.ncd -o experiment2.twr
experiment2.pcf -ucf experiment2.ucf

Design file:              experiment2.ncd
Physical constraint file: experiment2.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
hexD<0>        |XLXN_11<0>     |    8.365|
hexD<0>        |XLXN_11<1>     |    8.778|
hexD<0>        |XLXN_11<2>     |    8.935|
hexD<0>        |XLXN_11<3>     |    8.225|
hexD<0>        |XLXN_11<4>     |    8.670|
hexD<0>        |XLXN_11<5>     |    8.659|
hexD<0>        |XLXN_11<6>     |    8.020|
hexD<1>        |XLXN_11<0>     |    8.386|
hexD<1>        |XLXN_11<1>     |    8.978|
hexD<1>        |XLXN_11<2>     |    9.108|
hexD<1>        |XLXN_11<3>     |    8.425|
hexD<1>        |XLXN_11<4>     |    8.691|
hexD<1>        |XLXN_11<5>     |    8.685|
hexD<1>        |XLXN_11<6>     |    8.193|
hexD<2>        |XLXN_11<0>     |    9.341|
hexD<2>        |XLXN_11<1>     |    9.923|
hexD<2>        |XLXN_11<2>     |   10.118|
hexD<2>        |XLXN_11<3>     |    9.370|
hexD<2>        |XLXN_11<4>     |    9.646|
hexD<2>        |XLXN_11<5>     |    9.575|
hexD<2>        |XLXN_11<6>     |    9.203|
hexD<3>        |XLXN_11<0>     |    7.043|
hexD<3>        |XLXN_11<1>     |    7.468|
hexD<3>        |XLXN_11<2>     |    7.656|
hexD<3>        |XLXN_11<3>     |    6.915|
hexD<3>        |XLXN_11<4>     |    7.348|
hexD<3>        |XLXN_11<5>     |    7.302|
hexD<3>        |XLXN_11<6>     |    6.741|
---------------+---------------+---------+


Analysis completed Tue Feb 28 09:49:02 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 162 MB



