INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:45:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 load0/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Destination:            load0/data_tehb/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.250ns period=4.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.500ns  (clk rise@4.500ns - clk rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 1.016ns (24.157%)  route 3.190ns (75.843%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.983 - 4.500 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1375, unset)         0.508     0.508    load0/data_tehb/control/clk
    SLICE_X11Y131        FDRE                                         r  load0/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/control/fullReg_reg/Q
                         net (fo=53, routed)          0.435     1.159    mem_controller4/read_arbiter/data/fullReg
    SLICE_X11Y128        LUT5 (Prop_lut5_I4_O)        0.043     1.202 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[8]_INST_0_i_1/O
                         net (fo=14, routed)          0.503     1.705    cmpi2/load0_dataOut[8]
    SLICE_X8Y129         LUT6 (Prop_lut6_I3_O)        0.043     1.748 r  cmpi2/Memory[1][0]_i_13/O
                         net (fo=1, routed)           0.000     1.748    cmpi2/Memory[1][0]_i_13_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.925 r  cmpi2/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.925    cmpi2/Memory_reg[1][0]_i_7_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.975 r  cmpi2/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.975    cmpi2/Memory_reg[1][0]_i_3_n_0
    SLICE_X8Y131         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.082 f  cmpi2/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=9, routed)           0.325     2.408    buffer39/fifo/result[0]
    SLICE_X8Y133         LUT5 (Prop_lut5_I0_O)        0.122     2.530 f  buffer39/fifo/hist_loadEn_INST_0_i_12/O
                         net (fo=6, routed)           0.199     2.729    buffer19/control/buffer39_outs
    SLICE_X8Y135         LUT6 (Prop_lut6_I4_O)        0.043     2.772 f  buffer19/control/Head[0]_i_2/O
                         net (fo=7, routed)           0.273     3.044    fork12/control/generateBlocks[0].regblock/buffer39_outs_ready
    SLICE_X8Y135         LUT6 (Prop_lut6_I4_O)        0.043     3.087 r  fork12/control/generateBlocks[0].regblock/transmitValue_i_3__18/O
                         net (fo=5, routed)           0.340     3.427    buffer19/control/anyBlockStop_28
    SLICE_X10Y134        LUT5 (Prop_lut5_I1_O)        0.043     3.470 r  buffer19/control/transmitValue_i_3__5/O
                         net (fo=7, routed)           0.189     3.659    fork9/control/generateBlocks[1].regblock/anyBlockStop_4
    SLICE_X11Y132        LUT5 (Prop_lut5_I1_O)        0.043     3.702 r  fork9/control/generateBlocks[1].regblock/fullReg_i_3/O
                         net (fo=3, routed)           0.413     4.115    fork9/control/generateBlocks[3].regblock/transmitValue_reg_5
    SLICE_X10Y128        LUT6 (Prop_lut6_I5_O)        0.043     4.158 r  fork9/control/generateBlocks[3].regblock/dataReg[31]_i_3/O
                         net (fo=1, routed)           0.177     4.336    mem_controller4/read_arbiter/data/anyBlockStop
    SLICE_X11Y130        LUT3 (Prop_lut3_I1_O)        0.043     4.379 r  mem_controller4/read_arbiter/data/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.335     4.714    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X10Y128        FDRE                                         r  load0/data_tehb/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.500     4.500 r  
                                                      0.000     4.500 r  clk (IN)
                         net (fo=1375, unset)         0.483     4.983    load0/data_tehb/clk
    SLICE_X10Y128        FDRE                                         r  load0/data_tehb/dataReg_reg[2]/C
                         clock pessimism              0.000     4.983    
                         clock uncertainty           -0.035     4.947    
    SLICE_X10Y128        FDRE (Setup_fdre_C_CE)      -0.169     4.778    load0/data_tehb/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.778    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.064    




