#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:10 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22635
#Hostname: shxuuer
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Tue Apr  9 22:50:56 2024
Parse module hierarchy of project 'C:/Users/a2711/Desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'C:/Users/a2711/Desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v". 
Parse module hierarchy of project 'C:/Users/a2711/Desktop/voice_loop_50/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v". 


Process "Compile" started.
Current time: Tue Apr  9 23:09:15 2024
Compiling architecture definition.
Analyzing project file 'C:/Users/a2711/Desktop/voice_loop_50/voice.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Analyzing module ES7243E_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Analyzing module ES8156_reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Analyzing module i2s_loop (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Analyzing module pgr_i2s_rx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Analyzing module pgr_i2s_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Analyzing module voice_loop_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0001: Analyzing file C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v
I: Verilog-0002: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Analyzing module PLL (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/a2711/Desktop/voice_loop_50} C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v successfully.
I: Module "voice_loop_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 5.099s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 7)] Elaborating module voice_loop_test
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 44)] Elaborating instance u_pll
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 20)] Elaborating module PLL
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 117)] Net clkfb in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 120)] Net pfden in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 121)] Net clkout0_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 122)] Net clkout0_2pad_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 123)] Net clkout1_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 124)] Net clkout2_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 125)] Net clkout3_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 126)] Net clkout4_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 127)] Net clkout5_gate in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 128)] Net dyn_idiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 129)] Net dyn_odiv0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 130)] Net dyn_odiv1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 131)] Net dyn_odiv2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 132)] Net dyn_odiv3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 133)] Net dyn_odiv4 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 134)] Net dyn_fdiv in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 135)] Net dyn_duty0 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 136)] Net dyn_duty1 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 137)] Net dyn_duty2 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 138)] Net dyn_duty3 in PLL(original module PLL) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/a2711/Desktop/voice_loop_50/ipcore/PLL/PLL.v(line number: 139)] Net dyn_duty4 in PLL(original module PLL) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 99)] Elaborating instance ES7243E_reg_config
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 6)] Elaborating module ES7243E_reg_config
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/ES7243E_reg_config.v(line number: 24)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
W: Verilog-2048: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 35)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 107)] Elaborating instance ES8156_reg_config
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 6)] Elaborating module ES8156_reg_config
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/ES8156_reg_config.v(line number: 23)] Elaborating instance u_i2c_com
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2c_com.v(line number: 5)] Elaborating module i2c_com
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 126)] Elaborating instance ES7243_i2s_rx
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_rx.v(line number: 5)] Elaborating module pgr_i2s_rx
I: Module instance {voice_loop_test/ES7243_i2s_rx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 140)] Elaborating instance ES8156_i2s_tx
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/pgr_i2s_tx.v(line number: 5)] Elaborating module pgr_i2s_tx
I: Module instance {voice_loop_test/ES8156_i2s_tx} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/a2711/Desktop/voice_loop_50/source/voice_loop.v(line number: 155)] Elaborating instance i2s_loop
I: Verilog-0003: [C:/Users/a2711/Desktop/voice_loop_50/source/i2s_loop.v(line number: 5)] Elaborating module i2s_loop
I: Module instance {voice_loop_test/i2s_loop} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000010000
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (94.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.016s wall, 0.031s user + 0.000s system = 0.031s CPU (198.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.140s wall, 0.094s user + 0.031s system = 0.125s CPU (89.6%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.010s wall, 0.016s user + 0.000s system = 0.016s CPU (161.2%)

Start FSM inference.
I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

I: FSM config_step_fsm[1:0] inferred.
FSM config_step_fsm[1:0] STG:
Number of reachable states: 3
Input nets: tr_end 
S0(00)-->S1(01): x
S1(01)-->S2(10): 1
S2(10)-->S0(00): x

Executing : FSM inference successfully. Time elapsed: 0.016s wall, 0.000s user + 0.016s system = 0.016s CPU (97.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N231_1 (bmsWIDEMUX).
I: Constant propagation done on N20[0] (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (69.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:3s
Action compile: Process CPU time elapsed is 0h:0m:3s
Current time: Tue Apr  9 23:09:24 2024
Action compile: Peak memory pool usage is 190 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:8s
Action from compile to compile: Total CPU time elapsed is 0h:0m:3s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:3s
Process "Compile" done.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:07
Loading the device ...
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 37)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 87)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 102)] | Port key has been placed at location K18, whose type is share pin.
C: ConstraintEditor-2002: [C:/Users/a2711/Desktop/voice_loop_50/voice.fdc(line number: 107)] | Port lin_test has been placed at location Y13, whose type is share pin.
Open UCE successfully.
Current device : PGL50H-6FBG484
