$date
	Sat Oct 22 21:02:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#893002
b1111 &
b1111 %
1$
b1111 !
1"
#893003
0"
#893006
b101110 &
b101110 %
#893010
b10111 &
b10111 %
#893014
b1000110 &
b1000110 %
#893018
b100011 &
b100011 %
#893022
b1101010 &
b1101010 %
#893026
b110101 &
b110101 %
#893030
b10100000 &
b10100000 %
#893034
b1010000 &
b1010000 %
#893038
b101000 &
b101000 %
#893042
b10100 &
b10100 %
#893046
b1010 &
b1010 %
#893050
b101 &
b101 %
#893054
b10000 &
b10000 %
#893058
b1000 &
b1000 %
#893062
b100 &
b100 %
#893066
b10 &
b10 %
#893070
b1 &
1#
b1 %
#893074
b0 &
b0 %
0#
0$
#1860794
b101 &
b101 %
1$
b101 !
1"
#1860795
0"
#1860798
b10000 &
b10000 %
#1860802
b1000 &
b1000 %
#1860806
b100 &
b100 %
#1860810
b10 &
b10 %
#1860814
b1 &
1#
b1 %
#1860818
b0 &
b0 %
0#
0$
#2896818
b1101 &
b1101 %
1$
b1101 !
1"
#2896819
0"
#2896822
b101000 &
b101000 %
#2896826
b10100 &
b10100 %
#2896830
b1010 &
b1010 %
#2896834
b101 &
b101 %
#2896838
b10000 &
b10000 %
#2896842
b1000 &
b1000 %
#2896846
b100 &
b100 %
#2896850
b10 &
b10 %
#2896854
b1 &
1#
b1 %
#2896858
b0 &
b0 %
0#
0$
#4500012
