-- Project:   6.115-final-project
-- Generated: 05/10/2017 15:52:55
-- PSoC Creator  4.0 Update 1

ENTITY \6.115-final-project\ IS
    PORT(
        LCD_CS(0)_PAD : OUT std_ulogic;
        LCD_SCK(0)_PAD : OUT std_ulogic;
        LCD_MOSI(0)_PAD : OUT std_ulogic;
        LCD_MISO(0)_PAD : IN std_ulogic;
        LCD_DC(0)_PAD : OUT std_ulogic;
        LCD_RST(0)_PAD : OUT std_ulogic;
        \LCD_Char:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD_Char:LCDPort(6)_PAD\ : OUT std_ulogic;
        \ResistiveTouch:xm(0)_PAD\ : OUT std_ulogic;
        \ResistiveTouch:ym(0)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \6.115-final-project\;

ARCHITECTURE __DEFAULT__ OF \6.115-final-project\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL LCD_CS(0)__PA : bit;
    SIGNAL LCD_DC(0)__PA : bit;
    SIGNAL LCD_MISO(0)__PA : bit;
    SIGNAL LCD_MOSI(0)__PA : bit;
    SIGNAL LCD_RST(0)__PA : bit;
    SIGNAL LCD_SCK(0)__PA : bit;
    SIGNAL Net_295 : bit;
    SIGNAL Net_298 : bit;
    SIGNAL Net_300 : bit;
    SIGNAL Net_310 : bit;
    ATTRIBUTE placement_force OF Net_310 : SIGNAL IS "U(0,0,A)1";
    SIGNAL Net_313 : bit;
    ATTRIBUTE placement_force OF Net_313 : SIGNAL IS "U(0,0,B)2";
    SIGNAL Net_315 : bit;
    ATTRIBUTE placement_force OF Net_315 : SIGNAL IS "U(0,0,A)3";
    SIGNAL Net_482 : bit;
    SIGNAL \\\LCD_Char:LCDPort(0)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(1)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(2)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(3)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(4)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(5)\\__PA\ : bit;
    SIGNAL \\\LCD_Char:LCDPort(6)\\__PA\ : bit;
    SIGNAL \LCD_SPI:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:cnt_enable\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \LCD_SPI:BSPIM:cnt_tc\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_0\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_1\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_2\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_3\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_4\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_5\ : bit;
    SIGNAL \LCD_SPI:BSPIM:count_6\ : bit;
    SIGNAL \LCD_SPI:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:ld_ident\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \LCD_SPI:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:load_cond\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \LCD_SPI:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:load_rx_data\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \LCD_SPI:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \LCD_SPI:BSPIM:mosi_from_dp_reg\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:mosi_from_dp_reg\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \LCD_SPI:BSPIM:mosi_hs_reg\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:mosi_hs_reg\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \LCD_SPI:BSPIM:mosi_pre_reg\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:mosi_pre_reg\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \LCD_SPI:BSPIM:mosi_pre_reg_split\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:mosi_pre_reg_split\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \LCD_SPI:BSPIM:mosi_pre_reg_split_1\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:mosi_pre_reg_split_1\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \LCD_SPI:BSPIM:rx_status_4\ : bit;
    SIGNAL \LCD_SPI:BSPIM:rx_status_5\ : bit;
    SIGNAL \LCD_SPI:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:rx_status_6\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \LCD_SPI:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:state_0\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \LCD_SPI:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:state_1\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \LCD_SPI:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:state_2\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \LCD_SPI:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:tx_status_0\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \LCD_SPI:BSPIM:tx_status_1\ : bit;
    SIGNAL \LCD_SPI:BSPIM:tx_status_2\ : bit;
    SIGNAL \LCD_SPI:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \LCD_SPI:BSPIM:tx_status_4\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \LCD_SPI:Net_276\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD_SPI:Net_276\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD_SPI:Net_276\ : SIGNAL IS true;
    SIGNAL \LCD_SPI:Net_276_local\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_0\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_1\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_2\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_3\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_4\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_5\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_6\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_245_7\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ResistiveTouch:ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ResistiveTouch:ADC:Net_488_adig\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_488_adig_local\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_488_local\ : bit;
    SIGNAL \ResistiveTouch:ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ResistiveTouch:ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ResistiveTouch:ADC:Net_93_local\ : bit;
    SIGNAL \ResistiveTouch:ADC:aclock\ : bit;
    SIGNAL \ResistiveTouch:ADC:mod_dat_0\ : bit;
    SIGNAL \ResistiveTouch:ADC:mod_dat_1\ : bit;
    SIGNAL \ResistiveTouch:ADC:mod_dat_2\ : bit;
    SIGNAL \ResistiveTouch:ADC:mod_dat_3\ : bit;
    SIGNAL \ResistiveTouch:ADC:mod_reset\ : bit;
    SIGNAL \ResistiveTouch:Net_186\ : bit;
    SIGNAL \\\ResistiveTouch:xm(0)\\__PA\ : bit;
    SIGNAL \\\ResistiveTouch:xp(0)\\__PA\ : bit;
    SIGNAL \\\ResistiveTouch:ym(0)\\__PA\ : bit;
    SIGNAL \\\ResistiveTouch:yp(0)\\__PA\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_0\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_1\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_2\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_3\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_4\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_5\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_6\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:control_7\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(3,0,A)0";
    SIGNAL \Systick_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \Systick_Counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \Systick_Counter:CounterUDB:per_equal\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:status_0\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \Systick_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Systick_Counter:CounterUDB:status_2\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \Systick_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Systick_Timer:Net_261\ : bit;
    SIGNAL \Systick_Timer:Net_57\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(0,2,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Systick_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:mosi_pre_reg_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:mosi_pre_reg_split\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LCD_CS(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LCD_CS(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF LCD_SCK(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LCD_SCK(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF LCD_MOSI(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF LCD_MOSI(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF LCD_MISO(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF LCD_MISO(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF LCD_DC(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF LCD_DC(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF LCD_RST(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LCD_RST(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(0)\ : LABEL IS "iocell7";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(1)\ : LABEL IS "iocell8";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(2)\ : LABEL IS "iocell9";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(3)\ : LABEL IS "iocell10";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(4)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(5)\ : LABEL IS "iocell12";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \LCD_Char:LCDPort(6)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \LCD_Char:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF \ResistiveTouch:xm(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \ResistiveTouch:xm(0)\ : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF \ResistiveTouch:xp(0)\ : LABEL IS "iocell15";
    ATTRIBUTE Location OF \ResistiveTouch:xp(0)\ : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF \ResistiveTouch:ym(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \ResistiveTouch:ym(0)\ : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF \ResistiveTouch:yp(0)\ : LABEL IS "iocell17";
    ATTRIBUTE Location OF \ResistiveTouch:yp(0)\ : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:load_rx_data\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:load_rx_data\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_310 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_310 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:tx_status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:tx_status_4\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:tx_status_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:rx_status_6\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:rx_status_6\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:status_0\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:status_2\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:count_enable\ : LABEL IS "U(3,0)";
    ATTRIBUTE Location OF \LCD_SPI:RxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:BitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:mosi_pre_reg_split_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:TxStsReg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:RxStsReg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:sR8:Dp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \LCD_SPI:TxInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(2,1)";
    ATTRIBUTE Location OF \Systick_Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \ResistiveTouch:ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ResistiveTouch:ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ResistiveTouch:ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:state_2\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:state_1\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:state_1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:state_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_313 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_313 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:mosi_hs_reg\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:mosi_hs_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:mosi_pre_reg\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:mosi_pre_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:load_cond\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:load_cond\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:mosi_from_dp_reg\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:mosi_from_dp_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:ld_ident\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:ld_ident\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_SPI:BSPIM:cnt_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \LCD_SPI:BSPIM:cnt_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_315 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Net_315 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:prevCompare\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \Systick_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \Systick_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(3,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
BEGIN

    \LCD_SPI:BSPIM:mosi_pre_reg_split\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_2 * main_3 * main_5) + (!main_0 * main_1 * !main_2 * main_3 * main_6) + (!main_0 * main_1 * !main_2 * main_3 * main_7) + (!main_0 * main_1 * !main_2 * main_3 * !main_8) + (main_0 * main_1 * !main_2 * main_9) + (main_1 * !main_2 * !main_4 * !main_5 * !main_6 * !main_7 * main_8 * main_9) + (main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6 * !main_7 * !main_8 * !main_10)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:mosi_pre_reg_split\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:mosi_from_dp\,
            main_4 => \LCD_SPI:BSPIM:count_4\,
            main_5 => \LCD_SPI:BSPIM:count_3\,
            main_6 => \LCD_SPI:BSPIM:count_2\,
            main_7 => \LCD_SPI:BSPIM:count_1\,
            main_8 => \LCD_SPI:BSPIM:count_0\,
            main_9 => \LCD_SPI:BSPIM:mosi_pre_reg\,
            main_10 => \LCD_SPI:BSPIM:ld_ident\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ResistiveTouch:ADC:Net_93\,
            dclk_0 => \ResistiveTouch:ADC:Net_93_local\,
            dclk_glb_1 => \LCD_SPI:Net_276\,
            dclk_1 => \LCD_SPI:Net_276_local\,
            aclk_glb_0 => \ResistiveTouch:ADC:Net_488\,
            aclk_0 => \ResistiveTouch:ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ResistiveTouch:ADC:Net_488_adig\,
            clk_a_dig_0 => \ResistiveTouch:ADC:Net_488_adig_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    LCD_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4dc06cf1-ffbb-4f3a-bbc8-b5aca94af942",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_CS(0)__PA,
            oe => open,
            pin_input => Net_313,
            pad_out => LCD_CS(0)_PAD,
            pad_in => LCD_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_SCK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "48c12331-7c0a-4f17-91aa-ca96ef8e55fc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_SCK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_SCK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_SCK(0)__PA,
            oe => open,
            pin_input => Net_315,
            pad_out => LCD_SCK(0)_PAD,
            pad_in => LCD_SCK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_MOSI(0)__PA,
            oe => open,
            pin_input => Net_310,
            pad_out => LCD_MOSI(0)_PAD,
            pad_in => LCD_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_MISO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e6e09212-c5f5-4c32-97ab-7761e6b539e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_MISO(0)__PA,
            oe => open,
            fb => Net_295,
            pad_in => LCD_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_DC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9390bfd7-688d-409f-9033-0ce6754e1f21",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_DC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_DC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_DC(0)__PA,
            oe => open,
            pad_in => LCD_DC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_RST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3aa309fc-cd1c-4d85-8577-1585a44d2059",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_RST(0)__PA,
            oe => open,
            pad_in => LCD_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "ca69ad1e-bf0c-4d54-b253-0682649f081d/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_buffer_sel => "00000000000000",
            input_clk_en => 0,
            input_sync => "1111111",
            input_sync_mode => "0000000",
            intr_mode => "00000000000000",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => ",,,,,,",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            oe_reset => 0,
            oe_sync => "0000000",
            output_clk_en => 0,
            output_clock_mode => "0000000",
            output_conn => "0000000",
            output_mode => "0000000",
            output_reset => 0,
            output_sync => "0000000",
            ovt_hyst_trim => "0000000",
            ovt_needed => "0000000",
            ovt_slew_control => "00000000000000",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1111111",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \LCD_Char:LCDPort(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(0)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(1)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(1)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(1)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(2)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(2)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(2)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(3)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(3)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(3)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(4)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(4)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(4)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(5)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(5)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(5)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_Char:LCDPort(6)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\LCD_Char:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\LCD_Char:LCDPort(6)\\__PA\,
            oe => open,
            pad_in => \LCD_Char:LCDPort(6)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ResistiveTouch:xm\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a87eb151-ecae-4c3e-89b7-e6109c8a27c8/610968b3-67fb-4685-8915-5e2cfb8dc1ab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ResistiveTouch:xm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ResistiveTouch:xm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\ResistiveTouch:xm(0)\\__PA\,
            oe => open,
            pad_in => \ResistiveTouch:xm(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ResistiveTouch:xp\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a87eb151-ecae-4c3e-89b7-e6109c8a27c8/cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ResistiveTouch:xp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ResistiveTouch:xp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ResistiveTouch:xp(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ResistiveTouch:ym\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a87eb151-ecae-4c3e-89b7-e6109c8a27c8/91aa62e6-33b1-4270-8506-d74f01f597ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ResistiveTouch:ym(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ResistiveTouch:ym\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\ResistiveTouch:ym(0)\\__PA\,
            oe => open,
            pad_in => \ResistiveTouch:ym(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ResistiveTouch:yp\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a87eb151-ecae-4c3e-89b7-e6109c8a27c8/61ba0d4a-fea9-4b6e-95f3-8c7abcc27aa6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ResistiveTouch:yp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ResistiveTouch:yp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ResistiveTouch:yp(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \LCD_SPI:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:load_rx_data\,
            main_0 => \LCD_SPI:BSPIM:count_4\,
            main_1 => \LCD_SPI:BSPIM:count_3\,
            main_2 => \LCD_SPI:BSPIM:count_2\,
            main_3 => \LCD_SPI:BSPIM:count_1\,
            main_4 => \LCD_SPI:BSPIM:count_0\);

    Net_310:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * main_4) + (main_1 * !main_3 * main_4) + (!main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_310,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => Net_313,
            main_4 => \LCD_SPI:BSPIM:mosi_hs_reg\);

    \LCD_SPI:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:tx_status_0\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\);

    \LCD_SPI:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:tx_status_4\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\);

    \LCD_SPI:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:rx_status_6\,
            main_0 => \LCD_SPI:BSPIM:count_4\,
            main_1 => \LCD_SPI:BSPIM:count_3\,
            main_2 => \LCD_SPI:BSPIM:count_2\,
            main_3 => \LCD_SPI:BSPIM:count_1\,
            main_4 => \LCD_SPI:BSPIM:count_0\,
            main_5 => \LCD_SPI:BSPIM:rx_status_4\);

    \Systick_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:status_0\,
            main_0 => \Systick_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Systick_Counter:CounterUDB:prevCompare\);

    \Systick_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:status_2\,
            main_0 => \Systick_Counter:CounterUDB:per_equal\,
            main_1 => \Systick_Counter:CounterUDB:overflow_reg_i\);

    \Systick_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:count_enable\,
            main_0 => \Systick_Counter:CounterUDB:control_7\,
            main_1 => \Systick_Counter:CounterUDB:count_stored_i\,
            main_2 => Net_482);

    \LCD_SPI:RxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_298,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \LCD_SPI:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_SPI:Net_276\,
            load => open,
            enable => \LCD_SPI:BSPIM:cnt_enable\,
            count_6 => \LCD_SPI:BSPIM:count_6\,
            count_5 => \LCD_SPI:BSPIM:count_5\,
            count_4 => \LCD_SPI:BSPIM:count_4\,
            count_3 => \LCD_SPI:BSPIM:count_3\,
            count_2 => \LCD_SPI:BSPIM:count_2\,
            count_1 => \LCD_SPI:BSPIM:count_1\,
            count_0 => \LCD_SPI:BSPIM:count_0\,
            tc => \LCD_SPI:BSPIM:cnt_tc\);

    \LCD_SPI:BSPIM:mosi_pre_reg_split_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7 * !main_9) + (!main_0 * !main_2) + (!main_0 * !main_8) + (main_0 * !main_1 * main_2) + (main_0 * !main_3) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:mosi_pre_reg_split_1\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:mosi_from_dp\,
            main_4 => \LCD_SPI:BSPIM:count_4\,
            main_5 => \LCD_SPI:BSPIM:count_3\,
            main_6 => \LCD_SPI:BSPIM:count_2\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:mosi_pre_reg\,
            main_9 => \LCD_SPI:BSPIM:ld_ident\);

    \LCD_SPI:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_SPI:Net_276\,
            status_6 => open,
            status_5 => open,
            status_4 => \LCD_SPI:BSPIM:tx_status_4\,
            status_3 => \LCD_SPI:BSPIM:load_rx_data\,
            status_2 => \LCD_SPI:BSPIM:tx_status_2\,
            status_1 => \LCD_SPI:BSPIM:tx_status_1\,
            status_0 => \LCD_SPI:BSPIM:tx_status_0\,
            interrupt => Net_300);

    \LCD_SPI:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_SPI:Net_276\,
            status_6 => \LCD_SPI:BSPIM:rx_status_6\,
            status_5 => \LCD_SPI:BSPIM:rx_status_5\,
            status_4 => \LCD_SPI:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_298);

    \LCD_SPI:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_SPI:Net_276\,
            cs_addr_2 => \LCD_SPI:BSPIM:state_2\,
            cs_addr_1 => \LCD_SPI:BSPIM:state_1\,
            cs_addr_0 => \LCD_SPI:BSPIM:state_0\,
            route_si => Net_295,
            f1_load => \LCD_SPI:BSPIM:load_rx_data\,
            so_comb => \LCD_SPI:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \LCD_SPI:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \LCD_SPI:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \LCD_SPI:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \LCD_SPI:BSPIM:rx_status_4\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_SPI:TxInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_300,
            clock => ClockBlock_BUS_CLK);

    \Systick_Counter:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Systick_Counter:CounterUDB:control_7\,
            control_6 => \Systick_Counter:CounterUDB:control_6\,
            control_5 => \Systick_Counter:CounterUDB:control_5\,
            control_4 => \Systick_Counter:CounterUDB:control_4\,
            control_3 => \Systick_Counter:CounterUDB:control_3\,
            control_2 => \Systick_Counter:CounterUDB:control_2\,
            control_1 => \Systick_Counter:CounterUDB:control_1\,
            control_0 => \Systick_Counter:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Systick_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Systick_Counter:CounterUDB:status_6\,
            status_5 => \Systick_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Systick_Counter:CounterUDB:status_2\,
            status_1 => \Systick_Counter:CounterUDB:status_1\,
            status_0 => \Systick_Counter:CounterUDB:status_0\);

    \Systick_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Systick_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Systick_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Systick_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Systick_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Systick_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Systick_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Systick_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Systick_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Systick_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Systick_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Systick_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Systick_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Systick_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Systick_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Systick_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Systick_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Systick_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Systick_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Systick_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Systick_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Systick_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Systick_Counter:CounterUDB:count_enable\,
            ce0_comb => \Systick_Counter:CounterUDB:per_equal\,
            z0_comb => \Systick_Counter:CounterUDB:status_1\,
            cl1_comb => \Systick_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Systick_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Systick_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Systick_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Systick_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Systick_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Systick_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Systick_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Systick_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Systick_Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_482,
            cmp => \Systick_Timer:Net_261\,
            irq => \Systick_Timer:Net_57\);

    \ResistiveTouch:ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 12)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ResistiveTouch:ADC:mod_reset\,
            extclk_cp_udb => \ResistiveTouch:ADC:Net_93_local\,
            dec_clock => \ResistiveTouch:ADC:aclock\,
            mod_dat_3 => \ResistiveTouch:ADC:mod_dat_3\,
            mod_dat_2 => \ResistiveTouch:ADC:mod_dat_2\,
            mod_dat_1 => \ResistiveTouch:ADC:mod_dat_1\,
            mod_dat_0 => \ResistiveTouch:ADC:mod_dat_0\,
            dout_udb_7 => \ResistiveTouch:ADC:Net_245_7\,
            dout_udb_6 => \ResistiveTouch:ADC:Net_245_6\,
            dout_udb_5 => \ResistiveTouch:ADC:Net_245_5\,
            dout_udb_4 => \ResistiveTouch:ADC:Net_245_4\,
            dout_udb_3 => \ResistiveTouch:ADC:Net_245_3\,
            dout_udb_2 => \ResistiveTouch:ADC:Net_245_2\,
            dout_udb_1 => \ResistiveTouch:ADC:Net_245_1\,
            dout_udb_0 => \ResistiveTouch:ADC:Net_245_0\);

    \ResistiveTouch:ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \ResistiveTouch:Net_186\,
            clock => ClockBlock_BUS_CLK);

    \ResistiveTouch:ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ResistiveTouch:ADC:aclock\,
            mod_dat_3 => \ResistiveTouch:ADC:mod_dat_3\,
            mod_dat_2 => \ResistiveTouch:ADC:mod_dat_2\,
            mod_dat_1 => \ResistiveTouch:ADC:mod_dat_1\,
            mod_dat_0 => \ResistiveTouch:ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ResistiveTouch:ADC:mod_reset\,
            interrupt => \ResistiveTouch:Net_186\);

    \LCD_SPI:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * main_1 * main_2) + (main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:state_2\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:count_4\,
            main_4 => \LCD_SPI:BSPIM:count_3\,
            main_5 => \LCD_SPI:BSPIM:count_2\,
            main_6 => \LCD_SPI:BSPIM:count_1\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:tx_status_1\,
            main_9 => \LCD_SPI:BSPIM:ld_ident\);

    \LCD_SPI:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6 * !main_7 * !main_8) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:state_1\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:count_4\,
            main_4 => \LCD_SPI:BSPIM:count_3\,
            main_5 => \LCD_SPI:BSPIM:count_2\,
            main_6 => \LCD_SPI:BSPIM:count_1\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:tx_status_1\,
            main_9 => \LCD_SPI:BSPIM:ld_ident\);

    \LCD_SPI:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * main_8) + (!main_0 * main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:state_0\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:count_4\,
            main_4 => \LCD_SPI:BSPIM:count_3\,
            main_5 => \LCD_SPI:BSPIM:count_2\,
            main_6 => \LCD_SPI:BSPIM:count_1\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:tx_status_1\,
            main_9 => \LCD_SPI:BSPIM:ld_ident\);

    Net_313:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (main_0 * !main_2 * !main_3) + (main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_313,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => Net_313);

    \LCD_SPI:BSPIM:mosi_hs_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_5) + (main_0 * main_1 * main_2 * main_3) + (!main_1 * main_4) + (!main_2 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:mosi_hs_reg\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:mosi_from_dp\,
            main_4 => \LCD_SPI:BSPIM:mosi_hs_reg\,
            main_5 => \LCD_SPI:BSPIM:mosi_from_dp_reg\);

    \LCD_SPI:BSPIM:mosi_pre_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:mosi_pre_reg\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:mosi_pre_reg_split\,
            main_1 => \LCD_SPI:BSPIM:mosi_pre_reg_split_1\);

    \LCD_SPI:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:load_cond\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:count_4\,
            main_4 => \LCD_SPI:BSPIM:count_3\,
            main_5 => \LCD_SPI:BSPIM:count_2\,
            main_6 => \LCD_SPI:BSPIM:count_1\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:load_cond\);

    \LCD_SPI:BSPIM:mosi_from_dp_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:mosi_from_dp_reg\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:mosi_from_dp\);

    \LCD_SPI:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6 * main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:ld_ident\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:count_4\,
            main_4 => \LCD_SPI:BSPIM:count_3\,
            main_5 => \LCD_SPI:BSPIM:count_2\,
            main_6 => \LCD_SPI:BSPIM:count_1\,
            main_7 => \LCD_SPI:BSPIM:count_0\,
            main_8 => \LCD_SPI:BSPIM:ld_ident\);

    \LCD_SPI:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_SPI:BSPIM:cnt_enable\,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => \LCD_SPI:BSPIM:cnt_enable\);

    Net_315:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_315,
            clock_0 => \LCD_SPI:Net_276\,
            main_0 => \LCD_SPI:BSPIM:state_2\,
            main_1 => \LCD_SPI:BSPIM:state_1\,
            main_2 => \LCD_SPI:BSPIM:state_0\,
            main_3 => Net_315);

    \Systick_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Systick_Counter:CounterUDB:per_equal\);

    \Systick_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:prevCompare\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Systick_Counter:CounterUDB:cmp_out_i\);

    \Systick_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Systick_Counter:CounterUDB:count_stored_i\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_482);

END __DEFAULT__;
