// Seed: 73856945
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    output tri id_2,
    output tri id_3,
    output tri1 id_4,
    output wire id_5
    , id_26,
    input tri id_6,
    input wire id_7,
    output wand id_8,
    output supply1 id_9,
    output tri1 id_10
    , id_27,
    input uwire id_11,
    output supply0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri0 id_15,
    output wor id_16,
    input supply0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output wand id_20,
    input wor id_21,
    input tri id_22,
    input tri0 id_23,
    input tri id_24
);
  logic id_28;
  ;
  module_0 modCall_1 (
      id_22,
      id_22
  );
  assign modCall_1.id_0 = 0;
endmodule
