A VHDL code for a Half-adder with inputs a,b and outputs sum,carry
