//==================================================
// This file contains the Excluded objects
// Generated By User: vijayaga
// Format Version: 2
// Date: Fri Oct  5 04:36:52 2018
// ExclMode: default
//==================================================
CHECKSUM: "1614552537"
INSTANCE:hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_AW_cfg_sc
CHECKSUM: "3940672970 2989425059"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_clk_throttle_unit
Block 24 "4136793254" "hqm_clk_throttle_en = '0;"
CHECKSUM: "3940672970 870193271"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_clk_throttle_unit
Toggle master_ctl [8:0] "logic master_ctl[31:0]"
Toggle master_ctl [31:12] "logic master_ctl[31:0]"
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle master_ctl_pnc "logic master_ctl_pnc[31:0]"
Toggle master_ctl_clk_switch.OVERRIDE_PMC_PGCB_ACK_B "logic master_ctl_clk_switch.OVERRIDE_PMC_PGCB_ACK_B[1:0]"
Toggle master_ctl_clk_switch.OVERRIDE_FET_EN_B "logic master_ctl_clk_switch.OVERRIDE_FET_EN_B[1:0]"
Toggle master_ctl_clk_switch.OVERRIDE_PM_CFG_CONTROL "logic master_ctl_clk_switch.OVERRIDE_PM_CFG_CONTROL[2:0]"
Toggle master_ctl_clk_switch.OVERRIDE_PMSM_PGCB_REQ_B "logic master_ctl_clk_switch.OVERRIDE_PMSM_PGCB_REQ_B[1:0]"
Toggle master_ctl_clk_switch.RSVD1 "logic master_ctl_clk_switch.RSVD1[2:0]"
Toggle master_ctl_clk_switch.PWRGATE_PMC_WAKE "logic master_ctl_clk_switch.PWRGATE_PMC_WAKE"
Toggle master_ctl_clk_switch.RSVD0 "logic master_ctl_clk_switch.RSVD0[14:0]"
CHECKSUM: "3393251248 3535659325"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_async_one_pulse_reg_cfg_req_up.i_in_v_sync.u_data_sync_q
Toggle data "logic data[0:0]"
Toggle data_sync "logic data_sync[0:0]"
CHECKSUM: "3393251248 3535659325"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_async_one_pulse_reg_cfg_req_up.i_in_v_sync.u_data_reset_q
Toggle data "logic data[0:0]"
Toggle data_sync "logic data_sync[0:0]"
CHECKSUM: "1154172248 2603013088"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_async_one_pulse_reg_cfg_req_up.i_in_v_sync
Toggle data "net data"
Toggle data_sync "net data_sync"
Toggle data_q "reg data_q"
Toggle data_sync_q "net data_sync_q"
Toggle data_sync_last_q "reg data_sync_last_q"
Toggle data_reset_q "net data_reset_q"
Toggle data_reset_last_q "reg data_reset_last_q"
Toggle data_reset "net data_reset"
CHECKSUM: "1154172248 2603013088"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_async_one_pulse_reg_cfg_req_up.i_in_v_ack
Toggle data "net data"
Toggle data_sync "net data_sync"
Toggle data_q "reg data_q"
Toggle data_sync_q "net data_sync_q"
Toggle data_sync_last_q "reg data_sync_last_q"
Toggle data_reset_q "net data_reset_q"
Toggle data_reset_last_q "reg data_reset_last_q"
Toggle data_reset "net data_reset"
CHECKSUM: "1813022483 1558218743"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_async_one_pulse_reg_cfg_req_up
Toggle in_v "logic in_v"
Toggle in_data "logic in_data[94:0]"
Toggle out_v "logic out_v"
Toggle out_data "logic out_data[94:0]"
Toggle in_v_sync "logic in_v_sync"
Toggle in_v_ack "logic in_v_ack"
Toggle in_v_active_f "logic in_v_active_f"
Toggle in_v_active_nxt "logic in_v_active_nxt"
Toggle in_data_f "logic in_data_f[94:0]"
Toggle in_data_nxt "logic in_data_nxt[94:0]"
Toggle in_v_ack_error "logic in_v_ack_error"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_hqm_prim_gated_prim_gated_rst_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_hqm_prim_gated_prim_gated_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1229233222 1805679958"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.g_if_prot[9].i_unit_pipeidle_if_prot_h
Toggle in_data "logic in_data"
Toggle out_data "logic out_data"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_gated_rst_b_sync_prim
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_gated_rst_b_sync_prim.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_pgcb_prim_gated_rst_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_pgcb_prim_gated_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_proc_hqm_clkreq_hqm_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_proc_hqm_clkreq_hqm_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_prim_free_prim_gated_rst_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_prim_free_prim_gated_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_chp_hqm_clk_rptr_rst_sync_n.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cdc_hqm_gated_rst_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "1516524284 3198847700"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cdc_pgcb_force_rst_b_sync.i_hqm_rcfwl_dft_reset_sync
Toggle fscan_rstbyp_sel "logic fscan_rstbyp_sel"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle buf_fscan_rstbyp_sel "logic buf_fscan_rstbyp_sel"
Toggle buf_fscan_byprst_b "logic buf_fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cdc_pgcb_force_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_chp_hqm_clk_rptr_rst_sync_n
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cdc_hqm_gated_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "366583062 1805679958"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master.i_cfg_req_up_pulse_if_prot_l
Toggle in_data "logic in_data"
Toggle out_data "logic out_data"
CHECKSUM: "104861850 3424272721"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_clk_throttle_unit.i_prim_gated_side_rst_b_sync
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
CHECKSUM: "1367568394 1537247536"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_pm_unit.i_hqm_pm_flr_unit
Toggle cfg_flr_count [63:2] "logic cfg_flr_count[63:0]"
Toggle cfg_pm_pmcsr_disable.RSVD "logic cfg_pm_pmcsr_disable.RSVD[30:0]"
Toggle flrsm_clk_cnt_f [15:6] "logic flrsm_clk_cnt_f[15:0]"
Toggle flrsm_clk_cnt_nxt [15:6] "logic flrsm_clk_cnt_nxt[15:0]"
Toggle cfg_flr_count_f [63:2] "logic cfg_flr_count_f[63:0]"
Toggle cfg_flr_count_nxt [63:2] "logic cfg_flr_count_nxt[63:0]"
CHECKSUM: "1367568394 1086218351"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_pm_unit.i_hqm_pm_flr_unit
Fsm flrsm_state_f "2017243858"
Transition HQM_FLRSM_ACTIVE->HQM_FLRSM_INACTIVE "16->1"
Transition HQM_FLRSM_CLK_EN_OFF->HQM_FLRSM_INACTIVE "4->1"
Transition HQM_FLRSM_CLK_EN_ON->HQM_FLRSM_INACTIVE "32->1"
Transition HQM_FLRSM_PREP_ON->HQM_FLRSM_INACTIVE "2->1"
Transition HQM_FLRSM_PWRGOOD_RST_ACTIVE->HQM_FLRSM_INACTIVE "8->1"
CHECKSUM: "2460911393 76826329"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_pm_unit
Toggle cfg_pm_status.reserved0 "logic cfg_pm_status.reserved0"
Toggle cfg_pm_status.reserved1 "logic cfg_pm_status.reserved1"
Toggle cfg_pm_status.reserved2 "logic cfg_pm_status.reserved2"
Toggle cfg_pm_status.reserved3 "logic cfg_pm_status.reserved3"
Toggle cfg_pm_status.reserved4 "logic cfg_pm_status.reserved4[6:0]"
CHECKSUM: "2517981172 4005956392"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_proc_master
Toggle cfg_req_up_write "logic cfg_req_up_write"
Toggle cfg_req_up_read "logic cfg_req_up_read"
Toggle cfg_req_up.wdata "logic cfg_req_up.wdata[31:0]"
Toggle cfg_req_up.wdata_par "logic cfg_req_up.wdata_par"
Toggle cfg_req_up.addr.offset "logic cfg_req_up.addr.offset[15:0]"
Toggle cfg_req_up.addr.target "logic cfg_req_up.addr.target[15:0]"
Toggle cfg_req_up.addr.node "logic cfg_req_up.addr.node[3:0]"
Toggle cfg_req_up.addr.mode "logic cfg_req_up.addr.mode[1:0]"
Toggle cfg_req_up.addr_par "logic cfg_req_up.addr_par"
Toggle cfg_req_up.user.addr_decode_err "logic cfg_req_up.user.addr_decode_err"
Toggle cfg_req_up.user.disable_ring_parity_check "logic cfg_req_up.user.disable_ring_parity_check"
Toggle cfg_req_up.user.rsvd "logic cfg_req_up.user.rsvd[17:0]"
Toggle cfg_req_up.cfg_ignore_pipe_busy "logic cfg_req_up.cfg_ignore_pipe_busy"
Toggle mstr_cfg_rsp_down.uid "logic mstr_cfg_rsp_down.uid[3:0]"
Toggle mstr_cfg_rsp_down.rdata "logic mstr_cfg_rsp_down.rdata[31:0]"
Toggle mstr_cfg_rsp_down.rdata_par "logic mstr_cfg_rsp_down.rdata_par"
Toggle mstr_cfg_rsp_down.err_slv_par "logic mstr_cfg_rsp_down.err_slv_par"
Toggle mstr_cfg_rsp_down.err "logic mstr_cfg_rsp_down.err"
Toggle mstr_cfg_req_up_write "logic mstr_cfg_req_up_write"
Toggle mstr_cfg_req_up_read "logic mstr_cfg_req_up_read"
Toggle mstr_cfg_req_up.wdata "logic mstr_cfg_req_up.wdata[31:0]"
Toggle mstr_cfg_req_up.wdata_par "logic mstr_cfg_req_up.wdata_par"
Toggle mstr_cfg_req_up.addr.offset "logic mstr_cfg_req_up.addr.offset[15:0]"
Toggle mstr_cfg_req_up.addr.target "logic mstr_cfg_req_up.addr.target[15:0]"
Toggle mstr_cfg_req_up.addr.node "logic mstr_cfg_req_up.addr.node[3:0]"
Toggle mstr_cfg_req_up.addr.mode "logic mstr_cfg_req_up.addr.mode[1:0]"
Toggle mstr_cfg_req_up.addr_par "logic mstr_cfg_req_up.addr_par"
Toggle mstr_cfg_req_up.user.addr_decode_err "logic mstr_cfg_req_up.user.addr_decode_err"
Toggle mstr_cfg_req_up.user.disable_ring_parity_check "logic mstr_cfg_req_up.user.disable_ring_parity_check"
Toggle mstr_cfg_req_up.user.rsvd "logic mstr_cfg_req_up.user.rsvd[17:0]"
Toggle mstr_cfg_req_up.cfg_ignore_pipe_busy "logic mstr_cfg_req_up.cfg_ignore_pipe_busy"
Toggle mstr_proc_idle_status.SYS_UNIT_PIPEIDLE "logic mstr_proc_idle_status.SYS_UNIT_PIPEIDLE"
Toggle mstr_proc_lcb_status.NALB_LCB_ENABLE "logic mstr_proc_lcb_status.NALB_LCB_ENABLE"
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle mstr_proc_idle_status_f.SYS_UNIT_PIPEIDLE "logic mstr_proc_idle_status_f.SYS_UNIT_PIPEIDLE"
Toggle mstr_proc_idle_status_nxt.SYS_UNIT_PIPEIDLE "logic mstr_proc_idle_status_nxt.SYS_UNIT_PIPEIDLE"
Toggle cfg_req_up_pulse_pre_prot "logic cfg_req_up_pulse_pre_prot"
Toggle cfg_req_up_pulse "logic cfg_req_up_pulse"
Toggle mstr_cfg_req_up_pulse "logic mstr_cfg_req_up_pulse"
Toggle cfg_req_up_data_wctrl.req.wdata "logic cfg_req_up_data_wctrl.req.wdata[31:0]"
Toggle cfg_req_up_data_wctrl.req.wdata_par "logic cfg_req_up_data_wctrl.req.wdata_par"
Toggle cfg_req_up_data_wctrl.req.addr.offset "logic cfg_req_up_data_wctrl.req.addr.offset[15:0]"
Toggle cfg_req_up_data_wctrl.req.addr.target "logic cfg_req_up_data_wctrl.req.addr.target[15:0]"
Toggle cfg_req_up_data_wctrl.req.addr.node "logic cfg_req_up_data_wctrl.req.addr.node[3:0]"
Toggle cfg_req_up_data_wctrl.req.addr.mode "logic cfg_req_up_data_wctrl.req.addr.mode[1:0]"
Toggle cfg_req_up_data_wctrl.req.addr_par "logic cfg_req_up_data_wctrl.req.addr_par"
Toggle cfg_req_up_data_wctrl.req.user.addr_decode_err "logic cfg_req_up_data_wctrl.req.user.addr_decode_err"
Toggle cfg_req_up_data_wctrl.req.user.disable_ring_parity_check "logic cfg_req_up_data_wctrl.req.user.disable_ring_parity_check"
Toggle cfg_req_up_data_wctrl.req.user.rsvd "logic cfg_req_up_data_wctrl.req.user.rsvd[17:0]"
Toggle cfg_req_up_data_wctrl.req.cfg_ignore_pipe_busy "logic cfg_req_up_data_wctrl.req.cfg_ignore_pipe_busy"
Toggle cfg_req_up_data_wctrl.rd "logic cfg_req_up_data_wctrl.rd"
Toggle cfg_req_up_data_wctrl.wr "logic cfg_req_up_data_wctrl.wr"
Toggle mstr_cfg_req_up_data_wctrl.req.wdata "logic mstr_cfg_req_up_data_wctrl.req.wdata[31:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.wdata_par "logic mstr_cfg_req_up_data_wctrl.req.wdata_par"
Toggle mstr_cfg_req_up_data_wctrl.req.addr.offset "logic mstr_cfg_req_up_data_wctrl.req.addr.offset[15:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.addr.target "logic mstr_cfg_req_up_data_wctrl.req.addr.target[15:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.addr.node "logic mstr_cfg_req_up_data_wctrl.req.addr.node[3:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.addr.mode "logic mstr_cfg_req_up_data_wctrl.req.addr.mode[1:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.addr_par "logic mstr_cfg_req_up_data_wctrl.req.addr_par"
Toggle mstr_cfg_req_up_data_wctrl.req.user.addr_decode_err "logic mstr_cfg_req_up_data_wctrl.req.user.addr_decode_err"
Toggle mstr_cfg_req_up_data_wctrl.req.user.disable_ring_parity_check "logic mstr_cfg_req_up_data_wctrl.req.user.disable_ring_parity_check"
Toggle mstr_cfg_req_up_data_wctrl.req.user.rsvd "logic mstr_cfg_req_up_data_wctrl.req.user.rsvd[17:0]"
Toggle mstr_cfg_req_up_data_wctrl.req.cfg_ignore_pipe_busy "logic mstr_cfg_req_up_data_wctrl.req.cfg_ignore_pipe_busy"
Toggle mstr_cfg_req_up_data_wctrl.rd "logic mstr_cfg_req_up_data_wctrl.rd"
Toggle mstr_cfg_req_up_data_wctrl.wr "logic mstr_cfg_req_up_data_wctrl.wr"
CHECKSUM: "3902481817 1961229609"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_AW_cfg2cfg
Toggle up_cfg_req.wdata [6:0] "logic up_cfg_req.wdata[31:0]"
Toggle up_cfg_req.wdata [15:8] "logic up_cfg_req.wdata[31:0]"
Toggle up_cfg_req.wdata [27:17] "logic up_cfg_req.wdata[31:0]"
Toggle up_cfg_req.wdata [31:30] "logic up_cfg_req.wdata[31:0]"
Toggle up_cfg_req.addr.offset "logic up_cfg_req.addr.offset[15:0]"
Toggle up_cfg_rsp.uid "logic up_cfg_rsp.uid[3:0]"
Toggle down_cfg_req.wdata [6:0] "logic down_cfg_req.wdata[31:0]"
Toggle down_cfg_req.wdata [15:8] "logic down_cfg_req.wdata[31:0]"
Toggle down_cfg_req.wdata [27:17] "logic down_cfg_req.wdata[31:0]"
Toggle down_cfg_req.wdata [31:30] "logic down_cfg_req.wdata[31:0]"
Toggle down_cfg_req.addr.offset "logic down_cfg_req.addr.offset[15:0]"
Toggle down_cfg_req.addr.target "logic down_cfg_req.addr.target[15:0]"
Toggle down_cfg_req.addr.node "logic down_cfg_req.addr.node[3:0]"
Toggle down_cfg_req.addr.mode "logic down_cfg_req.addr.mode[1:0]"
Toggle up_cfg_req_f.addr.offset "logic up_cfg_req_f.addr.offset[15:0]"
Toggle up_cfg_req_f.addr.mode [0] "logic up_cfg_req_f.addr.mode[1:0]"
Toggle down_cfg_req_f.addr.offset "logic down_cfg_req_f.addr.offset[15:0]"
Toggle down_cfg_req_f.addr.target "logic down_cfg_req_f.addr.target[15:0]"
Toggle down_cfg_req_f.addr.node "logic down_cfg_req_f.addr.node[3:0]"
Toggle down_cfg_req_f.addr.mode "logic down_cfg_req_f.addr.mode[1:0]"
Toggle addr_masked.offset "logic addr_masked.offset[15:0]"
Toggle addr_masked.target "logic addr_masked.target[15:0]"
Toggle addr_masked.node "logic addr_masked.node[3:0]"
Toggle addr_masked.mode "logic addr_masked.mode[1:0]"
CHECKSUM: "495026436 595848224"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_cfg_master.i_hqm_cfg_master_register_prim
Toggle cfg_req.wdata [6:0] "logic cfg_req.wdata[31:0]"
Toggle cfg_req.wdata [27:8] "logic cfg_req.wdata[31:0]"
Toggle cfg_req.wdata [31:30] "logic cfg_req.wdata[31:0]"
Toggle cfg_req.addr.offset "logic cfg_req.addr.offset[15:0]"
Toggle cfg_req.addr.target "logic cfg_req.addr.target[15:0]"
Toggle cfg_req.addr.node "logic cfg_req.addr.node[3:0]"
Toggle cfg_req.addr.mode "logic cfg_req.addr.mode[1:0]"
Toggle prim_shadow_nxt "net prim_shadow_nxt"
Toggle prim_shadow_f "net prim_shadow_f"
Toggle hqm_mstr_target_cfg_clk_cnt_disable_reg_nxt "logic hqm_mstr_target_cfg_clk_cnt_disable_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_clk_cnt_disable_reg_f "logic hqm_mstr_target_cfg_clk_cnt_disable_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_clk_on_cnt_count [63:23] "logic hqm_mstr_target_cfg_clk_on_cnt_count[63:0]"
Toggle hqm_mstr_target_cfg_control_general_reg_nxt [29:0] "logic hqm_mstr_target_cfg_control_general_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_control_general_reg_nxt [31] "logic hqm_mstr_target_cfg_control_general_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_control_general_reg_f [29:0] "logic hqm_mstr_target_cfg_control_general_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_control_general_reg_f [31] "logic hqm_mstr_target_cfg_control_general_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_d3tod0_event_cnt_count [63:2] "logic hqm_mstr_target_cfg_d3tod0_event_cnt_count[63:0]"
Toggle hqm_mstr_target_cfg_diagnostic_proc_lcb_status_status [31:10] "logic hqm_mstr_target_cfg_diagnostic_proc_lcb_status_status[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_reset_status_status [30:18] "logic hqm_mstr_target_cfg_diagnostic_reset_status_status[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt [4:0] "logic hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt [18:16] "logic hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt [20] "logic hqm_mstr_target_cfg_diagnostic_status_1_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_status_1_reg_f "logic hqm_mstr_target_cfg_diagnostic_status_1_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_diagnostic_syndrome_capture_v "logic hqm_mstr_target_cfg_diagnostic_syndrome_capture_v"
Toggle hqm_mstr_target_cfg_diagnostic_syndrome_capture_data "logic hqm_mstr_target_cfg_diagnostic_syndrome_capture_data[30:0]"
Toggle hqm_mstr_target_cfg_diagnostic_syndrome_syndrome_data "logic hqm_mstr_target_cfg_diagnostic_syndrome_syndrome_data[31:0]"
Toggle hqm_mstr_target_cfg_flr_count_h_reg_nxt "logic hqm_mstr_target_cfg_flr_count_h_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_flr_count_h_reg_f "logic hqm_mstr_target_cfg_flr_count_h_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_flr_count_l_reg_nxt [31:2] "logic hqm_mstr_target_cfg_flr_count_l_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_flr_count_l_reg_f [31:2] "logic hqm_mstr_target_cfg_flr_count_l_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_hqm_cdc_control_reg_nxt "logic hqm_mstr_target_cfg_hqm_cdc_control_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_hqm_cdc_control_reg_f "logic hqm_mstr_target_cfg_hqm_cdc_control_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_hqm_pgcb_control_reg_nxt "logic hqm_mstr_target_cfg_hqm_pgcb_control_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_hqm_pgcb_control_reg_f "logic hqm_mstr_target_cfg_hqm_pgcb_control_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_mstr_internal_timeout_reg_nxt [31:5] "logic hqm_mstr_target_cfg_mstr_internal_timeout_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_mstr_internal_timeout_reg_f "logic hqm_mstr_target_cfg_mstr_internal_timeout_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_pm_override_reg_nxt [0] "logic hqm_mstr_target_cfg_pm_override_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_pm_override_reg_f "logic hqm_mstr_target_cfg_pm_override_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_pm_pmcsr_disable_reg_f [31:1] "logic hqm_mstr_target_cfg_pm_pmcsr_disable_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_prochot_cnt_count [63:15] "logic hqm_mstr_target_cfg_prochot_cnt_count[63:0]"
Toggle hqm_mstr_target_cfg_prochot_event_cnt_count [63:8] "logic hqm_mstr_target_cfg_prochot_event_cnt_count[63:0]"
Toggle hqm_mstr_target_cfg_proc_on_cnt_count [63:23] "logic hqm_mstr_target_cfg_proc_on_cnt_count[63:0]"
Toggle hqm_mstr_target_cfg_ts_control_reg_nxt "logic hqm_mstr_target_cfg_ts_control_reg_nxt[31:0]"
Toggle hqm_mstr_target_cfg_ts_control_reg_f "logic hqm_mstr_target_cfg_ts_control_reg_f[31:0]"
Toggle hqm_mstr_target_cfg_unit_version_status "logic hqm_mstr_target_cfg_unit_version_status[31:0]"
Toggle prim_shadow_reg_f "logic prim_shadow_reg_f"
Toggle mux_cfg_req_write "logic mux_cfg_req_write[28:0]"
Toggle mux_cfg_req_read "logic mux_cfg_req_read[28:0]"
Toggle mux_cfg_req.wdata [6:0] "logic mux_cfg_req.wdata[31:0]"
Toggle mux_cfg_req.wdata [27:8] "logic mux_cfg_req.wdata[31:0]"
Toggle mux_cfg_req.wdata [31:30] "logic mux_cfg_req.wdata[31:0]"
Toggle mux_cfg_req.addr.offset "logic mux_cfg_req.addr.offset[15:0]"
Toggle mux_cfg_req.addr.target "logic mux_cfg_req.addr.target[15:0]"
Toggle mux_cfg_req.addr.node "logic mux_cfg_req.addr.node[3:0]"
Toggle mux_cfg_req.addr.mode "logic mux_cfg_req.addr.mode[1:0]"
Toggle mux_cfg_rsp_ack_pnc "logic mux_cfg_rsp_ack_pnc[28:0]"
Toggle mux_cfg_rsp_err_pnc "logic mux_cfg_rsp_err_pnc[28:0]"
Toggle mux_cfg_rsp_rdata_pnc "logic mux_cfg_rsp_rdata_pnc[927:0]"
CHECKSUM: "3538553420 2645990890"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core
Toggle master_ctl.OVERRIDE_PMC_PGCB_ACK_B "logic master_ctl.OVERRIDE_PMC_PGCB_ACK_B[1:0]"
Toggle master_ctl.OVERRIDE_FET_EN_B "logic master_ctl.OVERRIDE_FET_EN_B[1:0]"
Toggle master_ctl.OVERRIDE_PM_CFG_CONTROL "logic master_ctl.OVERRIDE_PM_CFG_CONTROL[2:0]"
Toggle master_ctl.OVERRIDE_PMSM_PGCB_REQ_B "logic master_ctl.OVERRIDE_PMSM_PGCB_REQ_B[1:0]"
Toggle master_ctl.RSVD1 "logic master_ctl.RSVD1[2:0]"
Toggle master_ctl.PWRGATE_PMC_WAKE "logic master_ctl.PWRGATE_PMC_WAKE"
Toggle master_ctl.RSVD0 "logic master_ctl.RSVD0[14:0]"
Toggle master_trigger_ctl_load "logic master_trigger_ctl_load"
Toggle master_trigger_ctl.VEC_IOSF_MASK "logic master_trigger_ctl.VEC_IOSF_MASK[9:0]"
Toggle master_trigger_ctl.VEC_PM_UNIT_0_MASK "logic master_trigger_ctl.VEC_PM_UNIT_0_MASK[9:0]"
Toggle master_trigger_ctl.VEC_PM_UNIT_1_MASK "logic master_trigger_ctl.VEC_PM_UNIT_1_MASK[9:0]"
Toggle master_trigger_ctl.RSVD0 "logic master_trigger_ctl.RSVD0[1:0]"
Toggle fuse_force_on "logic fuse_force_on"
Toggle fuse_proc_disable "logic fuse_proc_disable"
Toggle pslverr "logic pslverr"
Toggle mstr_cfg_req_up_write "logic mstr_cfg_req_up_write"
Toggle mstr_cfg_req_up_read "logic mstr_cfg_req_up_read"
Toggle mstr_cfg_req_up "logic mstr_cfg_req_up[92:0]"
Toggle hqm_triggers_in "logic hqm_triggers_in[9:0]"
Toggle hqm_triggers "logic hqm_triggers[9:0]"
Toggle pgcb_tck "logic pgcb_tck"
Toggle fdfx_pgcb_bypass "logic fdfx_pgcb_bypass"
Toggle fdfx_pgcb_ovr "logic fdfx_pgcb_ovr"
Toggle fscan_ret_ctrl "logic fscan_ret_ctrl"
Toggle fscan_isol_ctrl "logic fscan_isol_ctrl"
Toggle fscan_isol_lat_ctrl "logic fscan_isol_lat_ctrl"
Toggle fscan_clkungate "logic fscan_clkungate"
Toggle fscan_rstbypen "logic fscan_rstbypen"
Toggle fscan_byprst_b "logic fscan_byprst_b"
Toggle fscan_mode "logic fscan_mode"
Toggle fscan_fet_on "logic fscan_fet_on"
Toggle fscan_fet_en_sel "logic fscan_fet_en_sel"
Toggle cdc_hqm_jta_force_clkreq "logic cdc_hqm_jta_force_clkreq"
Toggle cdc_hqm_jta_clkgate_ovrd "logic cdc_hqm_jta_clkgate_ovrd"
Toggle cfg_req_up_write "logic cfg_req_up_write"
Toggle cfg_req_up_read "logic cfg_req_up_read"
Toggle cfg_req_up.wdata "logic cfg_req_up.wdata[31:0]"
Toggle cfg_req_up.wdata_par "logic cfg_req_up.wdata_par"
Toggle cfg_req_up.addr.offset "logic cfg_req_up.addr.offset[15:0]"
Toggle cfg_req_up.addr.target "logic cfg_req_up.addr.target[15:0]"
Toggle cfg_req_up.addr.node "logic cfg_req_up.addr.node[3:0]"
Toggle cfg_req_up.addr.mode "logic cfg_req_up.addr.mode[1:0]"
Toggle cfg_req_up.addr_par "logic cfg_req_up.addr_par"
Toggle cfg_req_up.user.addr_decode_err "logic cfg_req_up.user.addr_decode_err"
Toggle cfg_req_up.user.disable_ring_parity_check "logic cfg_req_up.user.disable_ring_parity_check"
Toggle cfg_req_up.user.rsvd "logic cfg_req_up.user.rsvd[17:0]"
Toggle cfg_req_up.cfg_ignore_pipe_busy "logic cfg_req_up.cfg_ignore_pipe_busy"
Toggle cfg_hqm_cdc_ctl.CLKREQ_SYNCOFF_HOLDOFF "logic cfg_hqm_cdc_ctl.CLKREQ_SYNCOFF_HOLDOFF[3:0]"
Toggle cfg_hqm_cdc_ctl.CLKREQ_OFF_HOLDOFF "logic cfg_hqm_cdc_ctl.CLKREQ_OFF_HOLDOFF[3:0]"
Toggle cfg_hqm_cdc_ctl.PWRGATE_HOLDOFF "logic cfg_hqm_cdc_ctl.PWRGATE_HOLDOFF[3:0]"
Toggle cfg_hqm_cdc_ctl.CLKGATE_HOLDOFF "logic cfg_hqm_cdc_ctl.CLKGATE_HOLDOFF[3:0]"
Toggle cfg_hqm_cdc_ctl.CLKREQ_CTL_DISABLED "logic cfg_hqm_cdc_ctl.CLKREQ_CTL_DISABLED"
Toggle cfg_hqm_cdc_ctl.CLKGATE_DISABLED "logic cfg_hqm_cdc_ctl.CLKGATE_DISABLED"
Toggle cfg_hqm_cdc_ctl.PWRGATE_DISABLED "logic cfg_hqm_cdc_ctl.PWRGATE_DISABLED"
Toggle cfg_hqm_cdc_ctl.RSVD "logic cfg_hqm_cdc_ctl.RSVD[12:0]"
Toggle cfg_hqm_pgcb_ctl.TRSTUP2FRCCLKS "logic cfg_hqm_pgcb_ctl.TRSTUP2FRCCLKS[1:0]"
Toggle cfg_hqm_pgcb_ctl.TCLKSONACK_CP "logic cfg_hqm_pgcb_ctl.TCLKSONACK_CP[1:0]"
Toggle cfg_hqm_pgcb_ctl.TCLKSOFFACK_SRST "logic cfg_hqm_pgcb_ctl.TCLKSOFFACK_SRST[1:0]"
Toggle cfg_hqm_pgcb_ctl.TCLKSONACK_SRST "logic cfg_hqm_pgcb_ctl.TCLKSONACK_SRST[1:0]"
Toggle cfg_hqm_pgcb_ctl.TRSTDOWN "logic cfg_hqm_pgcb_ctl.TRSTDOWN[1:0]"
Toggle cfg_hqm_pgcb_ctl.TISOLATE "logic cfg_hqm_pgcb_ctl.TISOLATE[1:0]"
Toggle cfg_hqm_pgcb_ctl.TSLEEPACT "logic cfg_hqm_pgcb_ctl.TSLEEPACT[1:0]"
Toggle cfg_hqm_pgcb_ctl.TLATCHDIS "logic cfg_hqm_pgcb_ctl.TLATCHDIS[1:0]"
Toggle cfg_hqm_pgcb_ctl.TPOKDOWN "logic cfg_hqm_pgcb_ctl.TPOKDOWN[1:0]"
Toggle cfg_hqm_pgcb_ctl.TLATCHEN "logic cfg_hqm_pgcb_ctl.TLATCHEN[1:0]"
Toggle cfg_hqm_pgcb_ctl.TACCRSTUP "logic cfg_hqm_pgcb_ctl.TACCRSTUP[1:0]"
Toggle cfg_hqm_pgcb_ctl.TINACCRSTUP "logic cfg_hqm_pgcb_ctl.TINACCRSTUP[1:0]"
Toggle cfg_hqm_pgcb_ctl.TPOKUP "logic cfg_hqm_pgcb_ctl.TPOKUP[1:0]"
Toggle cfg_hqm_pgcb_ctl.TDEISOLATE "logic cfg_hqm_pgcb_ctl.TDEISOLATE[1:0]"
Toggle cfg_hqm_pgcb_ctl.SLEEP_INACTIV "logic cfg_hqm_pgcb_ctl.SLEEP_INACTIV[1:0]"
Toggle cfg_hqm_pgcb_ctl.SLEEP_EN "logic cfg_hqm_pgcb_ctl.SLEEP_EN"
Toggle cfg_hqm_pgcb_ctl.FET_OVERRIDE "logic cfg_hqm_pgcb_ctl.FET_OVERRIDE"
Toggle cfg_pm_override.RSVD "logic cfg_pm_override.RSVD[30:0]"
Toggle cfg_pm_pmcsr_disable.RSVD "logic cfg_pm_pmcsr_disable.RSVD[30:0]"
Toggle cfg_pm_status.reserved1 "logic cfg_pm_status.reserved1"
Toggle cfg_pm_status.reserved2 "logic cfg_pm_status.reserved2"
Toggle cfg_pm_status.reserved3 "logic cfg_pm_status.reserved3"
Toggle cfg_pm_status.reserved4 "logic cfg_pm_status.reserved4[6:0]"
Toggle cfg_hqm_cdc_ctl_v "logic cfg_hqm_cdc_ctl_v"
Toggle cfg_hqm_pgcb_ctl_v "logic cfg_hqm_pgcb_ctl_v"
Toggle mstr_proc_idle_status.SYS_UNIT_PIPEIDLE "logic mstr_proc_idle_status.SYS_UNIT_PIPEIDLE"
Toggle cfg_flr_count [63:2] "logic cfg_flr_count[63:0]"
CHECKSUM: "1293115449 3309103171"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master
Toggle master_trigger_ctl_load "logic master_trigger_ctl_load"
Toggle master_trigger_ctl "logic master_trigger_ctl[31:0]"
Toggle pslverr "logic pslverr"
Toggle mstr_cfg_req_up_write "logic mstr_cfg_req_up_write"
Toggle mstr_cfg_req_up_read "logic mstr_cfg_req_up_read"
Toggle mstr_cfg_req_up "logic mstr_cfg_req_up[92:0]"
Toggle hqm_triggers_in "logic hqm_triggers_in[9:0]"
Toggle hqm_triggers "logic hqm_triggers[9:0]"
Toggle pgcb_tck "logic pgcb_tck"
CHECKSUM: "3141921255 1849724029"
INSTANCE: hqm_tb_top.u_hqm.hqm_proc.par_hqm_system.hqm_master_aon_wrap.i_hqm_master.i_hqm_master_core.i_hqm_pm_unit.i_hqm_pmsm
Fsm pmsm_state_f "281277634"
Transition HQM_PMSM_IF_OFF->HQM_PMSM_PWR_OFF "2->8"
Transition HQM_PMSM_PWR_ON->HQM_PMSM_PWR_OFF "16->8"
Transition HQM_PMSM_RUN->HQM_PMSM_PWR_OFF "1->8"
