
autoenc_stm32h.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f30c  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00022e80  0800f5c0  0800f5c0  0001f5c0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08032440  08032440  00042440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08032448  08032448  00042448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0803244c  0803244c  0004244c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000edc  24000000  08032450  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003688  24000ee0  0803332c  00050ee0  2**5
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  00060000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00050edc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d692  00000000  00000000  00050f0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000032f4  00000000  00000000  0006e59c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000be0  00000000  00000000  00071890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000ae0  00000000  00000000  00072470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000316cb  00000000  00000000  00072f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010eb9  00000000  00000000  000a461b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0013fb20  00000000  00000000  000b54d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000a3  00000000  00000000  001f4ff4  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000040ec  00000000  00000000  001f5098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  001f9184  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  001f9250  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000ee0 	.word	0x24000ee0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800f5a4 	.word	0x0800f5a4

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000ee4 	.word	0x24000ee4
 80002ec:	0800f5a4 	.word	0x0800f5a4

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b9a2 	b.w	80006fc <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f83a 	bl	8000438 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__aeabi_f2lz>:
 80003d0:	ee07 0a90 	vmov	s15, r0
 80003d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80003d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003dc:	d401      	bmi.n	80003e2 <__aeabi_f2lz+0x12>
 80003de:	f000 b80b 	b.w	80003f8 <__aeabi_f2ulz>
 80003e2:	eef1 7a67 	vneg.f32	s15, s15
 80003e6:	b508      	push	{r3, lr}
 80003e8:	ee17 0a90 	vmov	r0, s15
 80003ec:	f000 f804 	bl	80003f8 <__aeabi_f2ulz>
 80003f0:	4240      	negs	r0, r0
 80003f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f6:	bd08      	pop	{r3, pc}

080003f8 <__aeabi_f2ulz>:
 80003f8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000428 <__aeabi_f2ulz+0x30>
 80003fc:	ee07 0a90 	vmov	s15, r0
 8000400:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000430 <__aeabi_f2ulz+0x38>
 8000404:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000408:	ee27 6b06 	vmul.f64	d6, d7, d6
 800040c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000410:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000414:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000418:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800041c:	ee16 1a10 	vmov	r1, s12
 8000420:	ee17 0a90 	vmov	r0, s15
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	00000000 	.word	0x00000000
 800042c:	3df00000 	.word	0x3df00000
 8000430:	00000000 	.word	0x00000000
 8000434:	41f00000 	.word	0x41f00000

08000438 <__udivmoddi4>:
 8000438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800043c:	9d08      	ldr	r5, [sp, #32]
 800043e:	4604      	mov	r4, r0
 8000440:	468c      	mov	ip, r1
 8000442:	2b00      	cmp	r3, #0
 8000444:	f040 8083 	bne.w	800054e <__udivmoddi4+0x116>
 8000448:	428a      	cmp	r2, r1
 800044a:	4617      	mov	r7, r2
 800044c:	d947      	bls.n	80004de <__udivmoddi4+0xa6>
 800044e:	fab2 f282 	clz	r2, r2
 8000452:	b142      	cbz	r2, 8000466 <__udivmoddi4+0x2e>
 8000454:	f1c2 0020 	rsb	r0, r2, #32
 8000458:	fa24 f000 	lsr.w	r0, r4, r0
 800045c:	4091      	lsls	r1, r2
 800045e:	4097      	lsls	r7, r2
 8000460:	ea40 0c01 	orr.w	ip, r0, r1
 8000464:	4094      	lsls	r4, r2
 8000466:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800046a:	0c23      	lsrs	r3, r4, #16
 800046c:	fbbc f6f8 	udiv	r6, ip, r8
 8000470:	fa1f fe87 	uxth.w	lr, r7
 8000474:	fb08 c116 	mls	r1, r8, r6, ip
 8000478:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047c:	fb06 f10e 	mul.w	r1, r6, lr
 8000480:	4299      	cmp	r1, r3
 8000482:	d909      	bls.n	8000498 <__udivmoddi4+0x60>
 8000484:	18fb      	adds	r3, r7, r3
 8000486:	f106 30ff 	add.w	r0, r6, #4294967295
 800048a:	f080 8119 	bcs.w	80006c0 <__udivmoddi4+0x288>
 800048e:	4299      	cmp	r1, r3
 8000490:	f240 8116 	bls.w	80006c0 <__udivmoddi4+0x288>
 8000494:	3e02      	subs	r6, #2
 8000496:	443b      	add	r3, r7
 8000498:	1a5b      	subs	r3, r3, r1
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a0:	fb08 3310 	mls	r3, r8, r0, r3
 80004a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	45a6      	cmp	lr, r4
 80004ae:	d909      	bls.n	80004c4 <__udivmoddi4+0x8c>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b6:	f080 8105 	bcs.w	80006c4 <__udivmoddi4+0x28c>
 80004ba:	45a6      	cmp	lr, r4
 80004bc:	f240 8102 	bls.w	80006c4 <__udivmoddi4+0x28c>
 80004c0:	3802      	subs	r0, #2
 80004c2:	443c      	add	r4, r7
 80004c4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004c8:	eba4 040e 	sub.w	r4, r4, lr
 80004cc:	2600      	movs	r6, #0
 80004ce:	b11d      	cbz	r5, 80004d8 <__udivmoddi4+0xa0>
 80004d0:	40d4      	lsrs	r4, r2
 80004d2:	2300      	movs	r3, #0
 80004d4:	e9c5 4300 	strd	r4, r3, [r5]
 80004d8:	4631      	mov	r1, r6
 80004da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004de:	b902      	cbnz	r2, 80004e2 <__udivmoddi4+0xaa>
 80004e0:	deff      	udf	#255	; 0xff
 80004e2:	fab2 f282 	clz	r2, r2
 80004e6:	2a00      	cmp	r2, #0
 80004e8:	d150      	bne.n	800058c <__udivmoddi4+0x154>
 80004ea:	1bcb      	subs	r3, r1, r7
 80004ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f0:	fa1f f887 	uxth.w	r8, r7
 80004f4:	2601      	movs	r6, #1
 80004f6:	fbb3 fcfe 	udiv	ip, r3, lr
 80004fa:	0c21      	lsrs	r1, r4, #16
 80004fc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb08 f30c 	mul.w	r3, r8, ip
 8000508:	428b      	cmp	r3, r1
 800050a:	d907      	bls.n	800051c <__udivmoddi4+0xe4>
 800050c:	1879      	adds	r1, r7, r1
 800050e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000512:	d202      	bcs.n	800051a <__udivmoddi4+0xe2>
 8000514:	428b      	cmp	r3, r1
 8000516:	f200 80e9 	bhi.w	80006ec <__udivmoddi4+0x2b4>
 800051a:	4684      	mov	ip, r0
 800051c:	1ac9      	subs	r1, r1, r3
 800051e:	b2a3      	uxth	r3, r4
 8000520:	fbb1 f0fe 	udiv	r0, r1, lr
 8000524:	fb0e 1110 	mls	r1, lr, r0, r1
 8000528:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800052c:	fb08 f800 	mul.w	r8, r8, r0
 8000530:	45a0      	cmp	r8, r4
 8000532:	d907      	bls.n	8000544 <__udivmoddi4+0x10c>
 8000534:	193c      	adds	r4, r7, r4
 8000536:	f100 33ff 	add.w	r3, r0, #4294967295
 800053a:	d202      	bcs.n	8000542 <__udivmoddi4+0x10a>
 800053c:	45a0      	cmp	r8, r4
 800053e:	f200 80d9 	bhi.w	80006f4 <__udivmoddi4+0x2bc>
 8000542:	4618      	mov	r0, r3
 8000544:	eba4 0408 	sub.w	r4, r4, r8
 8000548:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800054c:	e7bf      	b.n	80004ce <__udivmoddi4+0x96>
 800054e:	428b      	cmp	r3, r1
 8000550:	d909      	bls.n	8000566 <__udivmoddi4+0x12e>
 8000552:	2d00      	cmp	r5, #0
 8000554:	f000 80b1 	beq.w	80006ba <__udivmoddi4+0x282>
 8000558:	2600      	movs	r6, #0
 800055a:	e9c5 0100 	strd	r0, r1, [r5]
 800055e:	4630      	mov	r0, r6
 8000560:	4631      	mov	r1, r6
 8000562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000566:	fab3 f683 	clz	r6, r3
 800056a:	2e00      	cmp	r6, #0
 800056c:	d14a      	bne.n	8000604 <__udivmoddi4+0x1cc>
 800056e:	428b      	cmp	r3, r1
 8000570:	d302      	bcc.n	8000578 <__udivmoddi4+0x140>
 8000572:	4282      	cmp	r2, r0
 8000574:	f200 80b8 	bhi.w	80006e8 <__udivmoddi4+0x2b0>
 8000578:	1a84      	subs	r4, r0, r2
 800057a:	eb61 0103 	sbc.w	r1, r1, r3
 800057e:	2001      	movs	r0, #1
 8000580:	468c      	mov	ip, r1
 8000582:	2d00      	cmp	r5, #0
 8000584:	d0a8      	beq.n	80004d8 <__udivmoddi4+0xa0>
 8000586:	e9c5 4c00 	strd	r4, ip, [r5]
 800058a:	e7a5      	b.n	80004d8 <__udivmoddi4+0xa0>
 800058c:	f1c2 0320 	rsb	r3, r2, #32
 8000590:	fa20 f603 	lsr.w	r6, r0, r3
 8000594:	4097      	lsls	r7, r2
 8000596:	fa01 f002 	lsl.w	r0, r1, r2
 800059a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800059e:	40d9      	lsrs	r1, r3
 80005a0:	4330      	orrs	r0, r6
 80005a2:	0c03      	lsrs	r3, r0, #16
 80005a4:	fbb1 f6fe 	udiv	r6, r1, lr
 80005a8:	fa1f f887 	uxth.w	r8, r7
 80005ac:	fb0e 1116 	mls	r1, lr, r6, r1
 80005b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005b4:	fb06 f108 	mul.w	r1, r6, r8
 80005b8:	4299      	cmp	r1, r3
 80005ba:	fa04 f402 	lsl.w	r4, r4, r2
 80005be:	d909      	bls.n	80005d4 <__udivmoddi4+0x19c>
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	f106 3cff 	add.w	ip, r6, #4294967295
 80005c6:	f080 808d 	bcs.w	80006e4 <__udivmoddi4+0x2ac>
 80005ca:	4299      	cmp	r1, r3
 80005cc:	f240 808a 	bls.w	80006e4 <__udivmoddi4+0x2ac>
 80005d0:	3e02      	subs	r6, #2
 80005d2:	443b      	add	r3, r7
 80005d4:	1a5b      	subs	r3, r3, r1
 80005d6:	b281      	uxth	r1, r0
 80005d8:	fbb3 f0fe 	udiv	r0, r3, lr
 80005dc:	fb0e 3310 	mls	r3, lr, r0, r3
 80005e0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005e4:	fb00 f308 	mul.w	r3, r0, r8
 80005e8:	428b      	cmp	r3, r1
 80005ea:	d907      	bls.n	80005fc <__udivmoddi4+0x1c4>
 80005ec:	1879      	adds	r1, r7, r1
 80005ee:	f100 3cff 	add.w	ip, r0, #4294967295
 80005f2:	d273      	bcs.n	80006dc <__udivmoddi4+0x2a4>
 80005f4:	428b      	cmp	r3, r1
 80005f6:	d971      	bls.n	80006dc <__udivmoddi4+0x2a4>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4439      	add	r1, r7
 80005fc:	1acb      	subs	r3, r1, r3
 80005fe:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000602:	e778      	b.n	80004f6 <__udivmoddi4+0xbe>
 8000604:	f1c6 0c20 	rsb	ip, r6, #32
 8000608:	fa03 f406 	lsl.w	r4, r3, r6
 800060c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000610:	431c      	orrs	r4, r3
 8000612:	fa20 f70c 	lsr.w	r7, r0, ip
 8000616:	fa01 f306 	lsl.w	r3, r1, r6
 800061a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800061e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000622:	431f      	orrs	r7, r3
 8000624:	0c3b      	lsrs	r3, r7, #16
 8000626:	fbb1 f9fe 	udiv	r9, r1, lr
 800062a:	fa1f f884 	uxth.w	r8, r4
 800062e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000632:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000636:	fb09 fa08 	mul.w	sl, r9, r8
 800063a:	458a      	cmp	sl, r1
 800063c:	fa02 f206 	lsl.w	r2, r2, r6
 8000640:	fa00 f306 	lsl.w	r3, r0, r6
 8000644:	d908      	bls.n	8000658 <__udivmoddi4+0x220>
 8000646:	1861      	adds	r1, r4, r1
 8000648:	f109 30ff 	add.w	r0, r9, #4294967295
 800064c:	d248      	bcs.n	80006e0 <__udivmoddi4+0x2a8>
 800064e:	458a      	cmp	sl, r1
 8000650:	d946      	bls.n	80006e0 <__udivmoddi4+0x2a8>
 8000652:	f1a9 0902 	sub.w	r9, r9, #2
 8000656:	4421      	add	r1, r4
 8000658:	eba1 010a 	sub.w	r1, r1, sl
 800065c:	b2bf      	uxth	r7, r7
 800065e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000662:	fb0e 1110 	mls	r1, lr, r0, r1
 8000666:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800066a:	fb00 f808 	mul.w	r8, r0, r8
 800066e:	45b8      	cmp	r8, r7
 8000670:	d907      	bls.n	8000682 <__udivmoddi4+0x24a>
 8000672:	19e7      	adds	r7, r4, r7
 8000674:	f100 31ff 	add.w	r1, r0, #4294967295
 8000678:	d22e      	bcs.n	80006d8 <__udivmoddi4+0x2a0>
 800067a:	45b8      	cmp	r8, r7
 800067c:	d92c      	bls.n	80006d8 <__udivmoddi4+0x2a0>
 800067e:	3802      	subs	r0, #2
 8000680:	4427      	add	r7, r4
 8000682:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000686:	eba7 0708 	sub.w	r7, r7, r8
 800068a:	fba0 8902 	umull	r8, r9, r0, r2
 800068e:	454f      	cmp	r7, r9
 8000690:	46c6      	mov	lr, r8
 8000692:	4649      	mov	r1, r9
 8000694:	d31a      	bcc.n	80006cc <__udivmoddi4+0x294>
 8000696:	d017      	beq.n	80006c8 <__udivmoddi4+0x290>
 8000698:	b15d      	cbz	r5, 80006b2 <__udivmoddi4+0x27a>
 800069a:	ebb3 020e 	subs.w	r2, r3, lr
 800069e:	eb67 0701 	sbc.w	r7, r7, r1
 80006a2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80006a6:	40f2      	lsrs	r2, r6
 80006a8:	ea4c 0202 	orr.w	r2, ip, r2
 80006ac:	40f7      	lsrs	r7, r6
 80006ae:	e9c5 2700 	strd	r2, r7, [r5]
 80006b2:	2600      	movs	r6, #0
 80006b4:	4631      	mov	r1, r6
 80006b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006ba:	462e      	mov	r6, r5
 80006bc:	4628      	mov	r0, r5
 80006be:	e70b      	b.n	80004d8 <__udivmoddi4+0xa0>
 80006c0:	4606      	mov	r6, r0
 80006c2:	e6e9      	b.n	8000498 <__udivmoddi4+0x60>
 80006c4:	4618      	mov	r0, r3
 80006c6:	e6fd      	b.n	80004c4 <__udivmoddi4+0x8c>
 80006c8:	4543      	cmp	r3, r8
 80006ca:	d2e5      	bcs.n	8000698 <__udivmoddi4+0x260>
 80006cc:	ebb8 0e02 	subs.w	lr, r8, r2
 80006d0:	eb69 0104 	sbc.w	r1, r9, r4
 80006d4:	3801      	subs	r0, #1
 80006d6:	e7df      	b.n	8000698 <__udivmoddi4+0x260>
 80006d8:	4608      	mov	r0, r1
 80006da:	e7d2      	b.n	8000682 <__udivmoddi4+0x24a>
 80006dc:	4660      	mov	r0, ip
 80006de:	e78d      	b.n	80005fc <__udivmoddi4+0x1c4>
 80006e0:	4681      	mov	r9, r0
 80006e2:	e7b9      	b.n	8000658 <__udivmoddi4+0x220>
 80006e4:	4666      	mov	r6, ip
 80006e6:	e775      	b.n	80005d4 <__udivmoddi4+0x19c>
 80006e8:	4630      	mov	r0, r6
 80006ea:	e74a      	b.n	8000582 <__udivmoddi4+0x14a>
 80006ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80006f0:	4439      	add	r1, r7
 80006f2:	e713      	b.n	800051c <__udivmoddi4+0xe4>
 80006f4:	3802      	subs	r0, #2
 80006f6:	443c      	add	r4, r7
 80006f8:	e724      	b.n	8000544 <__udivmoddi4+0x10c>
 80006fa:	bf00      	nop

080006fc <__aeabi_idiv0>:
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop

08000700 <acquire_and_process_data>:
/* Define global variables */
char buf[50]; // Define printf
int buf_len = 0;
ai_error err;
//
int acquire_and_process_data(const void *in_data){
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

//	AI_ALIGNED(4) ai_i8 in_data[AI_SINE_MODEL_IN_1_SIZE_BYTES];
//	AI_ALIGNED(4) ai_i8 out_data[AI_SINE_MODEL_OUT_1_SIZE_BYTES];

	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 8000708:	2300      	movs	r3, #0
 800070a:	60fb      	str	r3, [r7, #12]
 800070c:	e009      	b.n	8000722 <acquire_and_process_data+0x22>
	{
		((ai_float *)in_data)[i] = (ai_float)2.0f;
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	009b      	lsls	r3, r3, #2
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	4413      	add	r3, r2
 8000716:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800071a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < AI_NETWORK_IN_1_SIZE; i++)
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	3301      	adds	r3, #1
 8000720:	60fb      	str	r3, [r7, #12]
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000728:	d3f1      	bcc.n	800070e <acquire_and_process_data+0xe>
	}

	return 0;
 800072a:	2300      	movs	r3, #0
}
 800072c:	4618      	mov	r0, r3
 800072e:	3714      	adds	r7, #20
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <aiInit>:
int aiInit(void) {
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
//  ai_error err;

  /* Create and initialize the c-model */
  const ai_handle acts[] = { activations };
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <aiInit+0x74>)
 8000740:	607b      	str	r3, [r7, #4]
  err = ai_network_create_and_init(&network, acts, NULL);
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	4619      	mov	r1, r3
 8000748:	4819      	ldr	r0, [pc, #100]	; (80007b0 <aiInit+0x78>)
 800074a:	f005 f89d 	bl	8005888 <ai_network_create_and_init>
 800074e:	4603      	mov	r3, r0
 8000750:	4a18      	ldr	r2, [pc, #96]	; (80007b4 <aiInit+0x7c>)
 8000752:	6013      	str	r3, [r2, #0]
  if (err.type != AI_ERROR_NONE) {
 8000754:	4b17      	ldr	r3, [pc, #92]	; (80007b4 <aiInit+0x7c>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d00f      	beq.n	800077c <aiInit+0x44>
	  buf_len = sprintf(buf, "Error: could not create NN instance\r\n");
 800075c:	4916      	ldr	r1, [pc, #88]	; (80007b8 <aiInit+0x80>)
 800075e:	4817      	ldr	r0, [pc, #92]	; (80007bc <aiInit+0x84>)
 8000760:	f00c fd50 	bl	800d204 <siprintf>
 8000764:	4603      	mov	r3, r0
 8000766:	4a16      	ldr	r2, [pc, #88]	; (80007c0 <aiInit+0x88>)
 8000768:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <aiInit+0x88>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	b29a      	uxth	r2, r3
 8000770:	2364      	movs	r3, #100	; 0x64
 8000772:	4912      	ldr	r1, [pc, #72]	; (80007bc <aiInit+0x84>)
 8000774:	4813      	ldr	r0, [pc, #76]	; (80007c4 <aiInit+0x8c>)
 8000776:	f003 fca9 	bl	80040cc <HAL_UART_Transmit>
	  while(1);
 800077a:	e7fe      	b.n	800077a <aiInit+0x42>
 };

  /* Reteive pointers to the model's input/output tensors */
  ai_input = ai_network_inputs_get(network, NULL);
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <aiInit+0x78>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f005 f8f4 	bl	8005970 <ai_network_inputs_get>
 8000788:	4603      	mov	r3, r0
 800078a:	4a0f      	ldr	r2, [pc, #60]	; (80007c8 <aiInit+0x90>)
 800078c:	6013      	str	r3, [r2, #0]
  ai_output = ai_network_outputs_get(network, NULL);
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <aiInit+0x78>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f005 f905 	bl	80059a4 <ai_network_outputs_get>
 800079a:	4603      	mov	r3, r0
 800079c:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <aiInit+0x94>)
 800079e:	6013      	str	r3, [r2, #0]

  return 0;
 80007a0:	2300      	movs	r3, #0
}
 80007a2:	4618      	mov	r0, r3
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	24000f00 	.word	0x24000f00
 80007b0:	24000efc 	.word	0x24000efc
 80007b4:	2400451c 	.word	0x2400451c
 80007b8:	0800f5c0 	.word	0x0800f5c0
 80007bc:	24004520 	.word	0x24004520
 80007c0:	240043c8 	.word	0x240043c8
 80007c4:	24004468 	.word	0x24004468
 80007c8:	240043c0 	.word	0x240043c0
 80007cc:	240043c4 	.word	0x240043c4

080007d0 <aiRun>:

int aiRun(const void *in_data, void *out_data) {
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b084      	sub	sp, #16
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	6039      	str	r1, [r7, #0]
  ai_i32 n_batch;
//  ai_error err;

  /* 1 - Update IO handlers with the data payload */
  ai_input[0].data = AI_HANDLE_PTR(in_data);
 80007da:	4b18      	ldr	r3, [pc, #96]	; (800083c <aiRun+0x6c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	687a      	ldr	r2, [r7, #4]
 80007e0:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR(out_data);
 80007e2:	4b17      	ldr	r3, [pc, #92]	; (8000840 <aiRun+0x70>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	605a      	str	r2, [r3, #4]

  /* 2 - Perform the inference */
  n_batch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 80007ea:	4b16      	ldr	r3, [pc, #88]	; (8000844 <aiRun+0x74>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a13      	ldr	r2, [pc, #76]	; (800083c <aiRun+0x6c>)
 80007f0:	6811      	ldr	r1, [r2, #0]
 80007f2:	4a13      	ldr	r2, [pc, #76]	; (8000840 <aiRun+0x70>)
 80007f4:	6812      	ldr	r2, [r2, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f005 f92a 	bl	8005a50 <ai_network_run>
 80007fc:	60f8      	str	r0, [r7, #12]
  if (n_batch != 1) {
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	2b01      	cmp	r3, #1
 8000802:	d016      	beq.n	8000832 <aiRun+0x62>
      err = ai_network_get_error(network);
 8000804:	4b0f      	ldr	r3, [pc, #60]	; (8000844 <aiRun+0x74>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4618      	mov	r0, r3
 800080a:	f005 f81b 	bl	8005844 <ai_network_get_error>
 800080e:	4603      	mov	r3, r0
 8000810:	4a0d      	ldr	r2, [pc, #52]	; (8000848 <aiRun+0x78>)
 8000812:	6013      	str	r3, [r2, #0]
	  buf_len = sprintf(buf, "Error: could not run inference \r\n");
 8000814:	490d      	ldr	r1, [pc, #52]	; (800084c <aiRun+0x7c>)
 8000816:	480e      	ldr	r0, [pc, #56]	; (8000850 <aiRun+0x80>)
 8000818:	f00c fcf4 	bl	800d204 <siprintf>
 800081c:	4603      	mov	r3, r0
 800081e:	4a0d      	ldr	r2, [pc, #52]	; (8000854 <aiRun+0x84>)
 8000820:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 8000822:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <aiRun+0x84>)
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	b29a      	uxth	r2, r3
 8000828:	2364      	movs	r3, #100	; 0x64
 800082a:	4909      	ldr	r1, [pc, #36]	; (8000850 <aiRun+0x80>)
 800082c:	480a      	ldr	r0, [pc, #40]	; (8000858 <aiRun+0x88>)
 800082e:	f003 fc4d 	bl	80040cc <HAL_UART_Transmit>

  };

  return 0;
 8000832:	2300      	movs	r3, #0
}
 8000834:	4618      	mov	r0, r3
 8000836:	3710      	adds	r7, #16
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	240043c0 	.word	0x240043c0
 8000840:	240043c4 	.word	0x240043c4
 8000844:	24000efc 	.word	0x24000efc
 8000848:	2400451c 	.word	0x2400451c
 800084c:	0800f5e8 	.word	0x0800f5e8
 8000850:	24004520 	.word	0x24004520
 8000854:	240043c8 	.word	0x240043c8
 8000858:	24004468 	.word	0x24004468

0800085c <softmax_process>:

	return 0;
}

int softmax_process(void *out_data)
{
 800085c:	b590      	push	{r4, r7, lr}
 800085e:	b089      	sub	sp, #36	; 0x24
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
    float *logits = (float *)out_data;
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	60bb      	str	r3, [r7, #8]

    float max_val = logits[0];
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++)
 800086e:	2301      	movs	r3, #1
 8000870:	61bb      	str	r3, [r7, #24]
 8000872:	e015      	b.n	80008a0 <softmax_process+0x44>
    {
        if (logits[i] > max_val)
 8000874:	69bb      	ldr	r3, [r7, #24]
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	68ba      	ldr	r2, [r7, #8]
 800087a:	4413      	add	r3, r2
 800087c:	edd3 7a00 	vldr	s15, [r3]
 8000880:	ed97 7a07 	vldr	s14, [r7, #28]
 8000884:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800088c:	d505      	bpl.n	800089a <softmax_process+0x3e>
        {
            max_val = logits[i];
 800088e:	69bb      	ldr	r3, [r7, #24]
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	68ba      	ldr	r2, [r7, #8]
 8000894:	4413      	add	r3, r2
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < AI_NETWORK_OUT_1_SIZE; i++)
 800089a:	69bb      	ldr	r3, [r7, #24]
 800089c:	3301      	adds	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80008a6:	dbe5      	blt.n	8000874 <softmax_process+0x18>
        }
    }

    float sum_exp = 0.0f;
 80008a8:	f04f 0300 	mov.w	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 80008ae:	2300      	movs	r3, #0
 80008b0:	613b      	str	r3, [r7, #16]
 80008b2:	e024      	b.n	80008fe <softmax_process+0xa2>
    {
        logits[i] = expf(logits[i] - max_val);
 80008b4:	693b      	ldr	r3, [r7, #16]
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	68ba      	ldr	r2, [r7, #8]
 80008ba:	4413      	add	r3, r2
 80008bc:	ed93 7a00 	vldr	s14, [r3]
 80008c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80008c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008c8:	693b      	ldr	r3, [r7, #16]
 80008ca:	009b      	lsls	r3, r3, #2
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	18d4      	adds	r4, r2, r3
 80008d0:	eeb0 0a67 	vmov.f32	s0, s15
 80008d4:	f00e fd86 	bl	800f3e4 <expf>
 80008d8:	eef0 7a40 	vmov.f32	s15, s0
 80008dc:	edc4 7a00 	vstr	s15, [r4]
        sum_exp += logits[i];
 80008e0:	693b      	ldr	r3, [r7, #16]
 80008e2:	009b      	lsls	r3, r3, #2
 80008e4:	68ba      	ldr	r2, [r7, #8]
 80008e6:	4413      	add	r3, r2
 80008e8:	edd3 7a00 	vldr	s15, [r3]
 80008ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80008f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008f4:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	3301      	adds	r3, #1
 80008fc:	613b      	str	r3, [r7, #16]
 80008fe:	693b      	ldr	r3, [r7, #16]
 8000900:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000904:	dbd6      	blt.n	80008b4 <softmax_process+0x58>
    }

    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	e012      	b.n	8000932 <softmax_process+0xd6>
    {
        logits[i] /= sum_exp;
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	68ba      	ldr	r2, [r7, #8]
 8000912:	4413      	add	r3, r2
 8000914:	edd3 6a00 	vldr	s13, [r3]
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	68ba      	ldr	r2, [r7, #8]
 800091e:	4413      	add	r3, r2
 8000920:	ed97 7a05 	vldr	s14, [r7, #20]
 8000924:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000928:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < AI_NETWORK_OUT_1_SIZE; i++)
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	3301      	adds	r3, #1
 8000930:	60fb      	str	r3, [r7, #12]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000938:	dbe8      	blt.n	800090c <softmax_process+0xb0>
    }

//    buf_len = sprintf(buf, "Output[0] = %f\r\n", logits[0]);
//    HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);

    return 0;
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	3724      	adds	r7, #36	; 0x24
 8000940:	46bd      	mov	sp, r7
 8000942:	bd90      	pop	{r4, r7, pc}

08000944 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b0ae      	sub	sp, #184	; 0xb8
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	/* USER CODE BEGIN 1 */

	__HAL_RCC_CRC_CLK_ENABLE();
 800094a:	4bab      	ldr	r3, [pc, #684]	; (8000bf8 <main+0x2b4>)
 800094c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000950:	4aa9      	ldr	r2, [pc, #676]	; (8000bf8 <main+0x2b4>)
 8000952:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000956:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 800095a:	4ba7      	ldr	r3, [pc, #668]	; (8000bf8 <main+0x2b4>)
 800095c:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000960:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000964:	663b      	str	r3, [r7, #96]	; 0x60
 8000966:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000968:	4ba4      	ldr	r3, [pc, #656]	; (8000bfc <main+0x2b8>)
 800096a:	695b      	ldr	r3, [r3, #20]
 800096c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000970:	2b00      	cmp	r3, #0
 8000972:	d11b      	bne.n	80009ac <main+0x68>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000974:	f3bf 8f4f 	dsb	sy
}
 8000978:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800097a:	f3bf 8f6f 	isb	sy
}
 800097e:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000980:	4b9e      	ldr	r3, [pc, #632]	; (8000bfc <main+0x2b8>)
 8000982:	2200      	movs	r2, #0
 8000984:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000988:	f3bf 8f4f 	dsb	sy
}
 800098c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800098e:	f3bf 8f6f 	isb	sy
}
 8000992:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000994:	4b99      	ldr	r3, [pc, #612]	; (8000bfc <main+0x2b8>)
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	4a98      	ldr	r2, [pc, #608]	; (8000bfc <main+0x2b8>)
 800099a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800099e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009a0:	f3bf 8f4f 	dsb	sy
}
 80009a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009a6:	f3bf 8f6f 	isb	sy
}
 80009aa:	e000      	b.n	80009ae <main+0x6a>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80009ac:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80009ae:	4b93      	ldr	r3, [pc, #588]	; (8000bfc <main+0x2b8>)
 80009b0:	695b      	ldr	r3, [r3, #20]
 80009b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d138      	bne.n	8000a2c <main+0xe8>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80009ba:	4b90      	ldr	r3, [pc, #576]	; (8000bfc <main+0x2b8>)
 80009bc:	2200      	movs	r2, #0
 80009be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80009c2:	f3bf 8f4f 	dsb	sy
}
 80009c6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80009c8:	4b8c      	ldr	r3, [pc, #560]	; (8000bfc <main+0x2b8>)
 80009ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009ce:	66fb      	str	r3, [r7, #108]	; 0x6c

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80009d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009d2:	0b5b      	lsrs	r3, r3, #13
 80009d4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80009d8:	66bb      	str	r3, [r7, #104]	; 0x68
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80009da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009dc:	08db      	lsrs	r3, r3, #3
 80009de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80009e2:	667b      	str	r3, [r7, #100]	; 0x64
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80009e6:	015a      	lsls	r2, r3, #5
 80009e8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80009ec:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80009ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80009f0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80009f2:	4982      	ldr	r1, [pc, #520]	; (8000bfc <main+0x2b8>)
 80009f4:	4313      	orrs	r3, r2
 80009f6:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009fc:	1e5a      	subs	r2, r3, #1
 80009fe:	667a      	str	r2, [r7, #100]	; 0x64
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d1ef      	bne.n	80009e4 <main+0xa0>
    } while(sets-- != 0U);
 8000a04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000a06:	1e5a      	subs	r2, r3, #1
 8000a08:	66ba      	str	r2, [r7, #104]	; 0x68
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d1e5      	bne.n	80009da <main+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a0e:	f3bf 8f4f 	dsb	sy
}
 8000a12:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a14:	4b79      	ldr	r3, [pc, #484]	; (8000bfc <main+0x2b8>)
 8000a16:	695b      	ldr	r3, [r3, #20]
 8000a18:	4a78      	ldr	r2, [pc, #480]	; (8000bfc <main+0x2b8>)
 8000a1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a1e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a20:	f3bf 8f4f 	dsb	sy
}
 8000a24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a26:	f3bf 8f6f 	isb	sy
}
 8000a2a:	e000      	b.n	8000a2e <main+0xea>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a2c:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a2e:	f000 fbb1 	bl	8001194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a32:	f000 f8fb 	bl	8000c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a36:	f000 f9d9 	bl	8000dec <MX_GPIO_Init>
  MX_CRC_Init();
 8000a3a:	f000 f969 	bl	8000d10 <MX_CRC_Init>
  MX_USART3_UART_Init();
 8000a3e:	f000 f989 	bl	8000d54 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE BEGIN 2 */

  HAL_UART_Init(&huart3);
 8000a42:	486f      	ldr	r0, [pc, #444]	; (8000c00 <main+0x2bc>)
 8000a44:	f003 faf2 	bl	800402c <HAL_UART_Init>
  // Greetings
  buf_len = sprintf(buf, "\r\n\r\nSTM32 X-Cube-AI test\r\n");
 8000a48:	496e      	ldr	r1, [pc, #440]	; (8000c04 <main+0x2c0>)
 8000a4a:	486f      	ldr	r0, [pc, #444]	; (8000c08 <main+0x2c4>)
 8000a4c:	f00c fbda 	bl	800d204 <siprintf>
 8000a50:	4603      	mov	r3, r0
 8000a52:	4a6e      	ldr	r2, [pc, #440]	; (8000c0c <main+0x2c8>)
 8000a54:	6013      	str	r3, [r2, #0]
  HAL_UART_Transmit(&huart3, (uint8_t *)buf, buf_len, 100);
 8000a56:	4b6d      	ldr	r3, [pc, #436]	; (8000c0c <main+0x2c8>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	2364      	movs	r3, #100	; 0x64
 8000a5e:	496a      	ldr	r1, [pc, #424]	; (8000c08 <main+0x2c4>)
 8000a60:	4867      	ldr	r0, [pc, #412]	; (8000c00 <main+0x2bc>)
 8000a62:	f003 fb33 	bl	80040cc <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  /* 1 - Acquire, pre-process and fill the input buffers */
	  uint32_t start_time_init = HAL_GetTick(); // time start
 8000a66:	f000 fc1b 	bl	80012a0 <HAL_GetTick>
 8000a6a:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
	  for (int i = 0; i < 1000; i++)
 8000a6e:	2300      	movs	r3, #0
 8000a70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8000a74:	e009      	b.n	8000a8a <main+0x146>
	  {
		  aiInit();
 8000a76:	f7ff fe5f 	bl	8000738 <aiInit>
		  acquire_and_process_data(in_data);
 8000a7a:	4865      	ldr	r0, [pc, #404]	; (8000c10 <main+0x2cc>)
 8000a7c:	f7ff fe40 	bl	8000700 <acquire_and_process_data>
	  for (int i = 0; i < 1000; i++)
 8000a80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000a84:	3301      	adds	r3, #1
 8000a86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8000a8a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8000a8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a92:	dbf0      	blt.n	8000a76 <main+0x132>
	  }
	  uint32_t end_time_init = HAL_GetTick(); // time end
 8000a94:	f000 fc04 	bl	80012a0 <HAL_GetTick>
 8000a98:	f8c7 00a4 	str.w	r0, [r7, #164]	; 0xa4
	  uint32_t total_time_init = end_time_init - start_time_init;
 8000a9c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8000aa0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	  float average_time_init = (float)total_time_init / 1000; // ms
 8000aaa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8000aae:	ee07 3a90 	vmov	s15, r3
 8000ab2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ab6:	eddf 6a57 	vldr	s13, [pc, #348]	; 8000c14 <main+0x2d0>
 8000aba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000abe:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
	  char buf_init[32];
	  int buf_len_init = sprintf(buf_init, "Init Time: %.3f ms\r\n", average_time_init);
 8000ac2:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8000ac6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000aca:	4638      	mov	r0, r7
 8000acc:	ec53 2b17 	vmov	r2, r3, d7
 8000ad0:	4951      	ldr	r1, [pc, #324]	; (8000c18 <main+0x2d4>)
 8000ad2:	f00c fb97 	bl	800d204 <siprintf>
 8000ad6:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_init, buf_len_init, HAL_MAX_DELAY);
 8000ada:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	4639      	mov	r1, r7
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	4846      	ldr	r0, [pc, #280]	; (8000c00 <main+0x2bc>)
 8000ae8:	f003 faf0 	bl	80040cc <HAL_UART_Transmit>


	  /* 2 - Call inference engine */

	  uint32_t start_time_inf = HAL_GetTick(); // time start
 8000aec:	f000 fbd8 	bl	80012a0 <HAL_GetTick>
 8000af0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
	  for (int i = 0; i < 100; i++)
 8000af4:	2300      	movs	r3, #0
 8000af6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000afa:	e008      	b.n	8000b0e <main+0x1ca>
	  {
		  aiRun(in_data, out_data);
 8000afc:	4947      	ldr	r1, [pc, #284]	; (8000c1c <main+0x2d8>)
 8000afe:	4844      	ldr	r0, [pc, #272]	; (8000c10 <main+0x2cc>)
 8000b00:	f7ff fe66 	bl	80007d0 <aiRun>
	  for (int i = 0; i < 100; i++)
 8000b04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000b08:	3301      	adds	r3, #1
 8000b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000b0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8000b12:	2b63      	cmp	r3, #99	; 0x63
 8000b14:	ddf2      	ble.n	8000afc <main+0x1b8>
	  }

	  uint32_t end_time_inf = HAL_GetTick(); // time end
 8000b16:	f000 fbc3 	bl	80012a0 <HAL_GetTick>
 8000b1a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  uint32_t total_time_inf = end_time_inf - start_time_inf;
 8000b1e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000b22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000b26:	1ad3      	subs	r3, r2, r3
 8000b28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	  float average_time_inf = (float)total_time_inf / 100; // ms
 8000b2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000b30:	ee07 3a90 	vmov	s15, r3
 8000b34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b38:	eddf 6a39 	vldr	s13, [pc, #228]	; 8000c20 <main+0x2dc>
 8000b3c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b40:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	  char buf_inf[32];
	  int buf_len_inf = sprintf(buf_inf, "CNN Time: %.3f ms\r\n", average_time_inf);
 8000b44:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8000b48:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b4c:	f107 0020 	add.w	r0, r7, #32
 8000b50:	ec53 2b17 	vmov	r2, r3, d7
 8000b54:	4933      	ldr	r1, [pc, #204]	; (8000c24 <main+0x2e0>)
 8000b56:	f00c fb55 	bl	800d204 <siprintf>
 8000b5a:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_inf, buf_len_inf, HAL_MAX_DELAY);
 8000b5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000b62:	b29a      	uxth	r2, r3
 8000b64:	f107 0120 	add.w	r1, r7, #32
 8000b68:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6c:	4824      	ldr	r0, [pc, #144]	; (8000c00 <main+0x2bc>)
 8000b6e:	f003 faad 	bl	80040cc <HAL_UART_Transmit>

	  /* 3 - Post-process the predictions */
//	  post_process(out_data);
	  uint32_t start_time_sm = HAL_GetTick(); // time start
 8000b72:	f000 fb95 	bl	80012a0 <HAL_GetTick>
 8000b76:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	  for (int i = 0; i < 1000; i++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000b80:	e007      	b.n	8000b92 <main+0x24e>
	  {
	      softmax_process(out_data);
 8000b82:	4826      	ldr	r0, [pc, #152]	; (8000c1c <main+0x2d8>)
 8000b84:	f7ff fe6a 	bl	800085c <softmax_process>
	  for (int i = 0; i < 1000; i++)
 8000b88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8000b96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b9a:	dbf2      	blt.n	8000b82 <main+0x23e>
	  }
	  uint32_t end_time_sm = HAL_GetTick(); // time end
 8000b9c:	f000 fb80 	bl	80012a0 <HAL_GetTick>
 8000ba0:	67f8      	str	r0, [r7, #124]	; 0x7c
	  uint32_t total_time_sm = end_time_sm - start_time_sm;
 8000ba2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000ba4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	67bb      	str	r3, [r7, #120]	; 0x78
	  float average_time_sm = (float)total_time_sm / 1000; // ms
 8000bac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000bae:	ee07 3a90 	vmov	s15, r3
 8000bb2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000bb6:	eddf 6a17 	vldr	s13, [pc, #92]	; 8000c14 <main+0x2d0>
 8000bba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bbe:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	  char buf_sm[32];
	  int buf_len_sm = sprintf(buf_sm, "Softmax Time: %.3f ms\r\n", average_time_sm);
 8000bc2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8000bc6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bca:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8000bce:	ec53 2b17 	vmov	r2, r3, d7
 8000bd2:	4915      	ldr	r1, [pc, #84]	; (8000c28 <main+0x2e4>)
 8000bd4:	f00c fb16 	bl	800d204 <siprintf>
 8000bd8:	6738      	str	r0, [r7, #112]	; 0x70
	  HAL_UART_Transmit(&huart3, (uint8_t *)buf_sm, buf_len_sm, HAL_MAX_DELAY);
 8000bda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000bdc:	b29a      	uxth	r2, r3
 8000bde:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000be2:	f04f 33ff 	mov.w	r3, #4294967295
 8000be6:	4806      	ldr	r0, [pc, #24]	; (8000c00 <main+0x2bc>)
 8000be8:	f003 fa70 	bl	80040cc <HAL_UART_Transmit>


	  /* USER CODE END WHILE */
	  HAL_Delay(500);
 8000bec:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000bf0:	f000 fb62 	bl	80012b8 <HAL_Delay>
  {
 8000bf4:	e737      	b.n	8000a66 <main+0x122>
 8000bf6:	bf00      	nop
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	e000ed00 	.word	0xe000ed00
 8000c00:	24004468 	.word	0x24004468
 8000c04:	0800f618 	.word	0x0800f618
 8000c08:	24004520 	.word	0x24004520
 8000c0c:	240043c8 	.word	0x240043c8
 8000c10:	24002bc0 	.word	0x24002bc0
 8000c14:	447a0000 	.word	0x447a0000
 8000c18:	0800f634 	.word	0x0800f634
 8000c1c:	240037c0 	.word	0x240037c0
 8000c20:	42c80000 	.word	0x42c80000
 8000c24:	0800f64c 	.word	0x0800f64c
 8000c28:	0800f660 	.word	0x0800f660

08000c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b09c      	sub	sp, #112	; 0x70
 8000c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c36:	224c      	movs	r2, #76	; 0x4c
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f00b fdde 	bl	800c7fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c40:	1d3b      	adds	r3, r7, #4
 8000c42:	2220      	movs	r2, #32
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f00b fdd8 	bl	800c7fc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000c4c:	2004      	movs	r0, #4
 8000c4e:	f000 fed5 	bl	80019fc <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c52:	2300      	movs	r3, #0
 8000c54:	603b      	str	r3, [r7, #0]
 8000c56:	4b2d      	ldr	r3, [pc, #180]	; (8000d0c <SystemClock_Config+0xe0>)
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c5e:	4a2b      	ldr	r2, [pc, #172]	; (8000d0c <SystemClock_Config+0xe0>)
 8000c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c64:	6193      	str	r3, [r2, #24]
 8000c66:	4b29      	ldr	r3, [pc, #164]	; (8000d0c <SystemClock_Config+0xe0>)
 8000c68:	699b      	ldr	r3, [r3, #24]
 8000c6a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000c6e:	603b      	str	r3, [r7, #0]
 8000c70:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c72:	bf00      	nop
 8000c74:	4b25      	ldr	r3, [pc, #148]	; (8000d0c <SystemClock_Config+0xe0>)
 8000c76:	699b      	ldr	r3, [r3, #24]
 8000c78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000c7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c80:	d1f8      	bne.n	8000c74 <SystemClock_Config+0x48>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c82:	2302      	movs	r3, #2
 8000c84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000c86:	2301      	movs	r3, #1
 8000c88:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c8a:	2340      	movs	r3, #64	; 0x40
 8000c8c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c92:	2300      	movs	r3, #0
 8000c94:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c96:	2304      	movs	r3, #4
 8000c98:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000c9a:	230c      	movs	r3, #12
 8000c9c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ca6:	2302      	movs	r3, #2
 8000ca8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000caa:	230c      	movs	r3, #12
 8000cac:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 8000cb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cb6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f000 fef7 	bl	8001ab0 <HAL_RCC_OscConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000cc8:	f000 f8ba 	bl	8000e40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ccc:	233f      	movs	r3, #63	; 0x3f
 8000cce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cd0:	2303      	movs	r3, #3
 8000cd2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000cdc:	2340      	movs	r3, #64	; 0x40
 8000cde:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ce0:	2340      	movs	r3, #64	; 0x40
 8000ce2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ce4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ce8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cea:	2340      	movs	r3, #64	; 0x40
 8000cec:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cee:	1d3b      	adds	r3, r7, #4
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f001 fae0 	bl	80022b8 <HAL_RCC_ClockConfig>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000cfe:	f000 f89f 	bl	8000e40 <Error_Handler>
  }
}
 8000d02:	bf00      	nop
 8000d04:	3770      	adds	r7, #112	; 0x70
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	58024800 	.word	0x58024800

08000d10 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d14:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d16:	4a0e      	ldr	r2, [pc, #56]	; (8000d50 <MX_CRC_Init+0x40>)
 8000d18:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000d20:	4b0a      	ldr	r3, [pc, #40]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000d2c:	4b07      	ldr	r3, [pc, #28]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d34:	2201      	movs	r2, #1
 8000d36:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d38:	4804      	ldr	r0, [pc, #16]	; (8000d4c <MX_CRC_Init+0x3c>)
 8000d3a:	f000 fbc5 	bl	80014c8 <HAL_CRC_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000d44:	f000 f87c 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	240044f8 	.word	0x240044f8
 8000d50:	40023000 	.word	0x40023000

08000d54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d58:	4b22      	ldr	r3, [pc, #136]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d5a:	4a23      	ldr	r2, [pc, #140]	; (8000de8 <MX_USART3_UART_Init+0x94>)
 8000d5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d5e:	4b21      	ldr	r3, [pc, #132]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d66:	4b1f      	ldr	r3, [pc, #124]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d6c:	4b1d      	ldr	r3, [pc, #116]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d72:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d78:	4b1a      	ldr	r3, [pc, #104]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d7e:	4b19      	ldr	r3, [pc, #100]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d84:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d8a:	4b16      	ldr	r3, [pc, #88]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d90:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d96:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d9c:	4811      	ldr	r0, [pc, #68]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000d9e:	f003 f945 	bl	800402c <HAL_UART_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000da8:	f000 f84a 	bl	8000e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dac:	2100      	movs	r1, #0
 8000dae:	480d      	ldr	r0, [pc, #52]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000db0:	f004 fa6e 	bl	8005290 <HAL_UARTEx_SetTxFifoThreshold>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000dba:	f000 f841 	bl	8000e40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4808      	ldr	r0, [pc, #32]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000dc2:	f004 faa3 	bl	800530c <HAL_UARTEx_SetRxFifoThreshold>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000dcc:	f000 f838 	bl	8000e40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000dd0:	4804      	ldr	r0, [pc, #16]	; (8000de4 <MX_USART3_UART_Init+0x90>)
 8000dd2:	f004 fa24 	bl	800521e <HAL_UARTEx_DisableFifoMode>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ddc:	f000 f830 	bl	8000e40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	24004468 	.word	0x24004468
 8000de8:	40004800 	.word	0x40004800

08000dec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000df2:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000df4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000df8:	4a10      	ldr	r2, [pc, #64]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000dfa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dfe:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e02:	4b0e      	ldr	r3, [pc, #56]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000e04:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e10:	4b0a      	ldr	r3, [pc, #40]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000e12:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e16:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000e18:	f043 0308 	orr.w	r3, r3, #8
 8000e1c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000e20:	4b06      	ldr	r3, [pc, #24]	; (8000e3c <MX_GPIO_Init+0x50>)
 8000e22:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000e26:	f003 0308 	and.w	r3, r3, #8
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	683b      	ldr	r3, [r7, #0]

}
 8000e2e:	bf00      	nop
 8000e30:	370c      	adds	r7, #12
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	58024400 	.word	0x58024400

08000e40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000e44:	b672      	cpsid	i
}
 8000e46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e48:	e7fe      	b.n	8000e48 <Error_Handler+0x8>
	...

08000e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e52:	4b0a      	ldr	r3, [pc, #40]	; (8000e7c <HAL_MspInit+0x30>)
 8000e54:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e58:	4a08      	ldr	r2, [pc, #32]	; (8000e7c <HAL_MspInit+0x30>)
 8000e5a:	f043 0302 	orr.w	r3, r3, #2
 8000e5e:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8000e62:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <HAL_MspInit+0x30>)
 8000e64:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	58024400 	.word	0x58024400

08000e80 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b085      	sub	sp, #20
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a0b      	ldr	r2, [pc, #44]	; (8000ebc <HAL_CRC_MspInit+0x3c>)
 8000e8e:	4293      	cmp	r3, r2
 8000e90:	d10e      	bne.n	8000eb0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000e92:	4b0b      	ldr	r3, [pc, #44]	; (8000ec0 <HAL_CRC_MspInit+0x40>)
 8000e94:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e98:	4a09      	ldr	r2, [pc, #36]	; (8000ec0 <HAL_CRC_MspInit+0x40>)
 8000e9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e9e:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000ea2:	4b07      	ldr	r3, [pc, #28]	; (8000ec0 <HAL_CRC_MspInit+0x40>)
 8000ea4:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000ea8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	40023000 	.word	0x40023000
 8000ec0:	58024400 	.word	0x58024400

08000ec4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b0b8      	sub	sp, #224	; 0xe0
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	22b8      	movs	r2, #184	; 0xb8
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f00b fc89 	bl	800c7fc <memset>
  if(huart->Instance==USART3)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a25      	ldr	r2, [pc, #148]	; (8000f84 <HAL_UART_MspInit+0xc0>)
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d142      	bne.n	8000f7a <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000efe:	f107 0314 	add.w	r3, r7, #20
 8000f02:	4618      	mov	r0, r3
 8000f04:	f001 fd64 	bl	80029d0 <HAL_RCCEx_PeriphCLKConfig>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f0e:	f7ff ff97 	bl	8000e40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f12:	4b1d      	ldr	r3, [pc, #116]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f14:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f18:	4a1b      	ldr	r2, [pc, #108]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f1a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f1e:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
 8000f22:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f24:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8000f28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f30:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f32:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f36:	4a14      	ldr	r2, [pc, #80]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f38:	f043 0308 	orr.w	r3, r3, #8
 8000f3c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f40:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <HAL_UART_MspInit+0xc4>)
 8000f42:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f46:	f003 0308 	and.w	r3, r3, #8
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f52:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f56:	2302      	movs	r3, #2
 8000f58:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f62:	2300      	movs	r3, #0
 8000f64:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f68:	2307      	movs	r3, #7
 8000f6a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f6e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	; (8000f8c <HAL_UART_MspInit+0xc8>)
 8000f76:	f000 fb91 	bl	800169c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f7a:	bf00      	nop
 8000f7c:	37e0      	adds	r7, #224	; 0xe0
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	40004800 	.word	0x40004800
 8000f88:	58024400 	.word	0x58024400
 8000f8c:	58020c00 	.word	0x58020c00

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fdc:	f000 f94c 	bl	8001278 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fec:	4a14      	ldr	r2, [pc, #80]	; (8001040 <_sbrk+0x5c>)
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <_sbrk+0x60>)
 8000ff0:	1ad3      	subs	r3, r2, r3
 8000ff2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ff8:	4b13      	ldr	r3, [pc, #76]	; (8001048 <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001000:	4b11      	ldr	r3, [pc, #68]	; (8001048 <_sbrk+0x64>)
 8001002:	4a12      	ldr	r2, [pc, #72]	; (800104c <_sbrk+0x68>)
 8001004:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001006:	4b10      	ldr	r3, [pc, #64]	; (8001048 <_sbrk+0x64>)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4413      	add	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	429a      	cmp	r2, r3
 8001012:	d207      	bcs.n	8001024 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001014:	f00b fbb2 	bl	800c77c <__errno>
 8001018:	4603      	mov	r3, r0
 800101a:	220c      	movs	r2, #12
 800101c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800101e:	f04f 33ff 	mov.w	r3, #4294967295
 8001022:	e009      	b.n	8001038 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001024:	4b08      	ldr	r3, [pc, #32]	; (8001048 <_sbrk+0x64>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800102a:	4b07      	ldr	r3, [pc, #28]	; (8001048 <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	4a05      	ldr	r2, [pc, #20]	; (8001048 <_sbrk+0x64>)
 8001034:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001036:	68fb      	ldr	r3, [r7, #12]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3718      	adds	r7, #24
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20020000 	.word	0x20020000
 8001044:	00000800 	.word	0x00000800
 8001048:	240043cc 	.word	0x240043cc
 800104c:	20000000 	.word	0x20000000

08001050 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001054:	4b32      	ldr	r3, [pc, #200]	; (8001120 <SystemInit+0xd0>)
 8001056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800105a:	4a31      	ldr	r2, [pc, #196]	; (8001120 <SystemInit+0xd0>)
 800105c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001060:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001064:	4b2f      	ldr	r3, [pc, #188]	; (8001124 <SystemInit+0xd4>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 030f 	and.w	r3, r3, #15
 800106c:	2b02      	cmp	r3, #2
 800106e:	d807      	bhi.n	8001080 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001070:	4b2c      	ldr	r3, [pc, #176]	; (8001124 <SystemInit+0xd4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f023 030f 	bic.w	r3, r3, #15
 8001078:	4a2a      	ldr	r2, [pc, #168]	; (8001124 <SystemInit+0xd4>)
 800107a:	f043 0303 	orr.w	r3, r3, #3
 800107e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001080:	4b29      	ldr	r3, [pc, #164]	; (8001128 <SystemInit+0xd8>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a28      	ldr	r2, [pc, #160]	; (8001128 <SystemInit+0xd8>)
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800108c:	4b26      	ldr	r3, [pc, #152]	; (8001128 <SystemInit+0xd8>)
 800108e:	2200      	movs	r2, #0
 8001090:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001092:	4b25      	ldr	r3, [pc, #148]	; (8001128 <SystemInit+0xd8>)
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	4924      	ldr	r1, [pc, #144]	; (8001128 <SystemInit+0xd8>)
 8001098:	4b24      	ldr	r3, [pc, #144]	; (800112c <SystemInit+0xdc>)
 800109a:	4013      	ands	r3, r2
 800109c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800109e:	4b21      	ldr	r3, [pc, #132]	; (8001124 <SystemInit+0xd4>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 030c 	and.w	r3, r3, #12
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010aa:	4b1e      	ldr	r3, [pc, #120]	; (8001124 <SystemInit+0xd4>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f023 030f 	bic.w	r3, r3, #15
 80010b2:	4a1c      	ldr	r2, [pc, #112]	; (8001124 <SystemInit+0xd4>)
 80010b4:	f043 0303 	orr.w	r3, r3, #3
 80010b8:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80010ba:	4b1b      	ldr	r3, [pc, #108]	; (8001128 <SystemInit+0xd8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80010c0:	4b19      	ldr	r3, [pc, #100]	; (8001128 <SystemInit+0xd8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80010c6:	4b18      	ldr	r3, [pc, #96]	; (8001128 <SystemInit+0xd8>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010cc:	4b16      	ldr	r3, [pc, #88]	; (8001128 <SystemInit+0xd8>)
 80010ce:	4a18      	ldr	r2, [pc, #96]	; (8001130 <SystemInit+0xe0>)
 80010d0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010d2:	4b15      	ldr	r3, [pc, #84]	; (8001128 <SystemInit+0xd8>)
 80010d4:	4a17      	ldr	r2, [pc, #92]	; (8001134 <SystemInit+0xe4>)
 80010d6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010d8:	4b13      	ldr	r3, [pc, #76]	; (8001128 <SystemInit+0xd8>)
 80010da:	4a17      	ldr	r2, [pc, #92]	; (8001138 <SystemInit+0xe8>)
 80010dc:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010de:	4b12      	ldr	r3, [pc, #72]	; (8001128 <SystemInit+0xd8>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010e4:	4b10      	ldr	r3, [pc, #64]	; (8001128 <SystemInit+0xd8>)
 80010e6:	4a14      	ldr	r2, [pc, #80]	; (8001138 <SystemInit+0xe8>)
 80010e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010ea:	4b0f      	ldr	r3, [pc, #60]	; (8001128 <SystemInit+0xd8>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010f0:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <SystemInit+0xd8>)
 80010f2:	4a11      	ldr	r2, [pc, #68]	; (8001138 <SystemInit+0xe8>)
 80010f4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80010f6:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <SystemInit+0xd8>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80010fc:	4b0a      	ldr	r3, [pc, #40]	; (8001128 <SystemInit+0xd8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a09      	ldr	r2, [pc, #36]	; (8001128 <SystemInit+0xd8>)
 8001102:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001106:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001108:	4b07      	ldr	r3, [pc, #28]	; (8001128 <SystemInit+0xd8>)
 800110a:	2200      	movs	r2, #0
 800110c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <SystemInit+0xec>)
 8001110:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001114:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8001116:	bf00      	nop
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	e000ed00 	.word	0xe000ed00
 8001124:	52002000 	.word	0x52002000
 8001128:	58024400 	.word	0x58024400
 800112c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001130:	02020200 	.word	0x02020200
 8001134:	01ff0000 	.word	0x01ff0000
 8001138:	01010280 	.word	0x01010280
 800113c:	52004000 	.word	0x52004000

08001140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001140:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001178 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001144:	f7ff ff84 	bl	8001050 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001148:	480c      	ldr	r0, [pc, #48]	; (800117c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114a:	490d      	ldr	r1, [pc, #52]	; (8001180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800114c:	4a0d      	ldr	r2, [pc, #52]	; (8001184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001150:	e002      	b.n	8001158 <LoopCopyDataInit>

08001152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001156:	3304      	adds	r3, #4

08001158 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8001158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800115c:	d3f9      	bcc.n	8001152 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800115e:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001160:	4c0a      	ldr	r4, [pc, #40]	; (800118c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001164:	e001      	b.n	800116a <LoopFillZerobss>

08001166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001168:	3204      	adds	r2, #4

0800116a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800116c:	d3fb      	bcc.n	8001166 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800116e:	f00b fb0b 	bl	800c788 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001172:	f7ff fbe7 	bl	8000944 <main>
  bx  lr
 8001176:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001178:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800117c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001180:	24000edc 	.word	0x24000edc
  ldr r2, =_sidata
 8001184:	08032450 	.word	0x08032450
  ldr r2, =_sbss
 8001188:	24000ee0 	.word	0x24000ee0
  ldr r4, =_ebss
 800118c:	24004568 	.word	0x24004568

08001190 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001190:	e7fe      	b.n	8001190 <ADC_IRQHandler>
	...

08001194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800119a:	2003      	movs	r0, #3
 800119c:	f000 f962 	bl	8001464 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80011a0:	f001 fa40 	bl	8002624 <HAL_RCC_GetSysClockFreq>
 80011a4:	4602      	mov	r2, r0
 80011a6:	4b15      	ldr	r3, [pc, #84]	; (80011fc <HAL_Init+0x68>)
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	0a1b      	lsrs	r3, r3, #8
 80011ac:	f003 030f 	and.w	r3, r3, #15
 80011b0:	4913      	ldr	r1, [pc, #76]	; (8001200 <HAL_Init+0x6c>)
 80011b2:	5ccb      	ldrb	r3, [r1, r3]
 80011b4:	f003 031f 	and.w	r3, r3, #31
 80011b8:	fa22 f303 	lsr.w	r3, r2, r3
 80011bc:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80011be:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <HAL_Init+0x68>)
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	f003 030f 	and.w	r3, r3, #15
 80011c6:	4a0e      	ldr	r2, [pc, #56]	; (8001200 <HAL_Init+0x6c>)
 80011c8:	5cd3      	ldrb	r3, [r2, r3]
 80011ca:	f003 031f 	and.w	r3, r3, #31
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	fa22 f303 	lsr.w	r3, r2, r3
 80011d4:	4a0b      	ldr	r2, [pc, #44]	; (8001204 <HAL_Init+0x70>)
 80011d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80011d8:	4a0b      	ldr	r2, [pc, #44]	; (8001208 <HAL_Init+0x74>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011de:	2000      	movs	r0, #0
 80011e0:	f000 f814 	bl	800120c <HAL_InitTick>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e002      	b.n	80011f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80011ee:	f7ff fe2d 	bl	8000e4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011f2:	2300      	movs	r3, #0
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	58024400 	.word	0x58024400
 8001200:	0800f6a8 	.word	0x0800f6a8
 8001204:	24000004 	.word	0x24000004
 8001208:	24000000 	.word	0x24000000

0800120c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001214:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_InitTick+0x60>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
 800121e:	e021      	b.n	8001264 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001220:	4b13      	ldr	r3, [pc, #76]	; (8001270 <HAL_InitTick+0x64>)
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <HAL_InitTick+0x60>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001232:	fbb2 f3f3 	udiv	r3, r2, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f939 	bl	80014ae <HAL_SYSTICK_Config>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e00e      	b.n	8001264 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2b0f      	cmp	r3, #15
 800124a:	d80a      	bhi.n	8001262 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800124c:	2200      	movs	r2, #0
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f000 f911 	bl	800147a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001258:	4a06      	ldr	r2, [pc, #24]	; (8001274 <HAL_InitTick+0x68>)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125e:	2300      	movs	r3, #0
 8001260:	e000      	b.n	8001264 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
}
 8001264:	4618      	mov	r0, r3
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	2400000c 	.word	0x2400000c
 8001270:	24000000 	.word	0x24000000
 8001274:	24000008 	.word	0x24000008

08001278 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800127c:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_IncTick+0x20>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	461a      	mov	r2, r3
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_IncTick+0x24>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4413      	add	r3, r2
 8001288:	4a04      	ldr	r2, [pc, #16]	; (800129c <HAL_IncTick+0x24>)
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	2400000c 	.word	0x2400000c
 800129c:	24004554 	.word	0x24004554

080012a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return uwTick;
 80012a4:	4b03      	ldr	r3, [pc, #12]	; (80012b4 <HAL_GetTick+0x14>)
 80012a6:	681b      	ldr	r3, [r3, #0]
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	24004554 	.word	0x24004554

080012b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012c0:	f7ff ffee 	bl	80012a0 <HAL_GetTick>
 80012c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d0:	d005      	beq.n	80012de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012d2:	4b0a      	ldr	r3, [pc, #40]	; (80012fc <HAL_Delay+0x44>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	461a      	mov	r2, r3
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	4413      	add	r3, r2
 80012dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012de:	bf00      	nop
 80012e0:	f7ff ffde 	bl	80012a0 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	68fa      	ldr	r2, [r7, #12]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d8f7      	bhi.n	80012e0 <HAL_Delay+0x28>
  {
  }
}
 80012f0:	bf00      	nop
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	2400000c 	.word	0x2400000c

08001300 <__NVIC_SetPriorityGrouping>:
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <__NVIC_SetPriorityGrouping+0x40>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001316:	68ba      	ldr	r2, [r7, #8]
 8001318:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800131c:	4013      	ands	r3, r2
 800131e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <__NVIC_SetPriorityGrouping+0x44>)
 800132a:	4313      	orrs	r3, r2
 800132c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <__NVIC_SetPriorityGrouping+0x40>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	60d3      	str	r3, [r2, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00
 8001344:	05fa0000 	.word	0x05fa0000

08001348 <__NVIC_GetPriorityGrouping>:
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800134c:	4b04      	ldr	r3, [pc, #16]	; (8001360 <__NVIC_GetPriorityGrouping+0x18>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	0a1b      	lsrs	r3, r3, #8
 8001352:	f003 0307 	and.w	r3, r3, #7
}
 8001356:	4618      	mov	r0, r3
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00

08001364 <__NVIC_SetPriority>:
{
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	4603      	mov	r3, r0
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001370:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001374:	2b00      	cmp	r3, #0
 8001376:	db0a      	blt.n	800138e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	b2da      	uxtb	r2, r3
 800137c:	490c      	ldr	r1, [pc, #48]	; (80013b0 <__NVIC_SetPriority+0x4c>)
 800137e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001382:	0112      	lsls	r2, r2, #4
 8001384:	b2d2      	uxtb	r2, r2
 8001386:	440b      	add	r3, r1
 8001388:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800138c:	e00a      	b.n	80013a4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b2da      	uxtb	r2, r3
 8001392:	4908      	ldr	r1, [pc, #32]	; (80013b4 <__NVIC_SetPriority+0x50>)
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	3b04      	subs	r3, #4
 800139c:	0112      	lsls	r2, r2, #4
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	440b      	add	r3, r1
 80013a2:	761a      	strb	r2, [r3, #24]
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e100 	.word	0xe000e100
 80013b4:	e000ed00 	.word	0xe000ed00

080013b8 <NVIC_EncodePriority>:
{
 80013b8:	b480      	push	{r7}
 80013ba:	b089      	sub	sp, #36	; 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	60f8      	str	r0, [r7, #12]
 80013c0:	60b9      	str	r1, [r7, #8]
 80013c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f1c3 0307 	rsb	r3, r3, #7
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	bf28      	it	cs
 80013d6:	2304      	movcs	r3, #4
 80013d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013da:	69fb      	ldr	r3, [r7, #28]
 80013dc:	3304      	adds	r3, #4
 80013de:	2b06      	cmp	r3, #6
 80013e0:	d902      	bls.n	80013e8 <NVIC_EncodePriority+0x30>
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3b03      	subs	r3, #3
 80013e6:	e000      	b.n	80013ea <NVIC_EncodePriority+0x32>
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013ec:	f04f 32ff 	mov.w	r2, #4294967295
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	43da      	mvns	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	401a      	ands	r2, r3
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001400:	f04f 31ff 	mov.w	r1, #4294967295
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	fa01 f303 	lsl.w	r3, r1, r3
 800140a:	43d9      	mvns	r1, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001410:	4313      	orrs	r3, r2
}
 8001412:	4618      	mov	r0, r3
 8001414:	3724      	adds	r7, #36	; 0x24
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr
	...

08001420 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001430:	d301      	bcc.n	8001436 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001432:	2301      	movs	r3, #1
 8001434:	e00f      	b.n	8001456 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001436:	4a0a      	ldr	r2, [pc, #40]	; (8001460 <SysTick_Config+0x40>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800143e:	210f      	movs	r1, #15
 8001440:	f04f 30ff 	mov.w	r0, #4294967295
 8001444:	f7ff ff8e 	bl	8001364 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <SysTick_Config+0x40>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800144e:	4b04      	ldr	r3, [pc, #16]	; (8001460 <SysTick_Config+0x40>)
 8001450:	2207      	movs	r2, #7
 8001452:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001454:	2300      	movs	r3, #0
}
 8001456:	4618      	mov	r0, r3
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	e000e010 	.word	0xe000e010

08001464 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff47 	bl	8001300 <__NVIC_SetPriorityGrouping>
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}

0800147a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800147a:	b580      	push	{r7, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	4603      	mov	r3, r0
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
 8001486:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001488:	f7ff ff5e 	bl	8001348 <__NVIC_GetPriorityGrouping>
 800148c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	6978      	ldr	r0, [r7, #20]
 8001494:	f7ff ff90 	bl	80013b8 <NVIC_EncodePriority>
 8001498:	4602      	mov	r2, r0
 800149a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800149e:	4611      	mov	r1, r2
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff ff5f 	bl	8001364 <__NVIC_SetPriority>
}
 80014a6:	bf00      	nop
 80014a8:	3718      	adds	r7, #24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f7ff ffb2 	bl	8001420 <SysTick_Config>
 80014bc:	4603      	mov	r3, r0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
	...

080014c8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e054      	b.n	8001584 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	7f5b      	ldrb	r3, [r3, #29]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d105      	bne.n	80014f0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2200      	movs	r2, #0
 80014e8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff fcc8 	bl	8000e80 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2202      	movs	r2, #2
 80014f4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	791b      	ldrb	r3, [r3, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10c      	bne.n	8001518 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a22      	ldr	r2, [pc, #136]	; (800158c <HAL_CRC_Init+0xc4>)
 8001504:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f022 0218 	bic.w	r2, r2, #24
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	e00c      	b.n	8001532 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6899      	ldr	r1, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	461a      	mov	r2, r3
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f000 f834 	bl	8001590 <HAL_CRCEx_Polynomial_Set>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e028      	b.n	8001584 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	795b      	ldrb	r3, [r3, #5]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d105      	bne.n	8001546 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f04f 32ff 	mov.w	r2, #4294967295
 8001542:	611a      	str	r2, [r3, #16]
 8001544:	e004      	b.n	8001550 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	687a      	ldr	r2, [r7, #4]
 800154c:	6912      	ldr	r2, [r2, #16]
 800154e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	695a      	ldr	r2, [r3, #20]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	430a      	orrs	r2, r1
 8001564:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	699a      	ldr	r2, [r3, #24]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	430a      	orrs	r2, r1
 800157a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001582:	2300      	movs	r3, #0
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	04c11db7 	.word	0x04c11db7

08001590 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001590:	b480      	push	{r7}
 8001592:	b087      	sub	sp, #28
 8001594:	af00      	add	r7, sp, #0
 8001596:	60f8      	str	r0, [r7, #12]
 8001598:	60b9      	str	r1, [r7, #8]
 800159a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80015a0:	231f      	movs	r3, #31
 80015a2:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 80015a4:	bf00      	nop
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1e5a      	subs	r2, r3, #1
 80015aa:	613a      	str	r2, [r7, #16]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d009      	beq.n	80015c4 <HAL_CRCEx_Polynomial_Set+0x34>
 80015b0:	693b      	ldr	r3, [r7, #16]
 80015b2:	f003 031f 	and.w	r3, r3, #31
 80015b6:	68ba      	ldr	r2, [r7, #8]
 80015b8:	fa22 f303 	lsr.w	r3, r2, r3
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0f0      	beq.n	80015a6 <HAL_CRCEx_Polynomial_Set+0x16>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b18      	cmp	r3, #24
 80015c8:	d846      	bhi.n	8001658 <HAL_CRCEx_Polynomial_Set+0xc8>
 80015ca:	a201      	add	r2, pc, #4	; (adr r2, 80015d0 <HAL_CRCEx_Polynomial_Set+0x40>)
 80015cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d0:	0800165f 	.word	0x0800165f
 80015d4:	08001659 	.word	0x08001659
 80015d8:	08001659 	.word	0x08001659
 80015dc:	08001659 	.word	0x08001659
 80015e0:	08001659 	.word	0x08001659
 80015e4:	08001659 	.word	0x08001659
 80015e8:	08001659 	.word	0x08001659
 80015ec:	08001659 	.word	0x08001659
 80015f0:	0800164d 	.word	0x0800164d
 80015f4:	08001659 	.word	0x08001659
 80015f8:	08001659 	.word	0x08001659
 80015fc:	08001659 	.word	0x08001659
 8001600:	08001659 	.word	0x08001659
 8001604:	08001659 	.word	0x08001659
 8001608:	08001659 	.word	0x08001659
 800160c:	08001659 	.word	0x08001659
 8001610:	08001641 	.word	0x08001641
 8001614:	08001659 	.word	0x08001659
 8001618:	08001659 	.word	0x08001659
 800161c:	08001659 	.word	0x08001659
 8001620:	08001659 	.word	0x08001659
 8001624:	08001659 	.word	0x08001659
 8001628:	08001659 	.word	0x08001659
 800162c:	08001659 	.word	0x08001659
 8001630:	08001635 	.word	0x08001635
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	2b06      	cmp	r3, #6
 8001638:	d913      	bls.n	8001662 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800163e:	e010      	b.n	8001662 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	2b07      	cmp	r3, #7
 8001644:	d90f      	bls.n	8001666 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800164a:	e00c      	b.n	8001666 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	2b0f      	cmp	r3, #15
 8001650:	d90b      	bls.n	800166a <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001656:	e008      	b.n	800166a <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	75fb      	strb	r3, [r7, #23]
      break;
 800165c:	e006      	b.n	800166c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800165e:	bf00      	nop
 8001660:	e004      	b.n	800166c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001662:	bf00      	nop
 8001664:	e002      	b.n	800166c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001666:	bf00      	nop
 8001668:	e000      	b.n	800166c <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800166a:	bf00      	nop
  }
  if (status == HAL_OK)
 800166c:	7dfb      	ldrb	r3, [r7, #23]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d10d      	bne.n	800168e <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f023 0118 	bic.w	r1, r3, #24
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	430a      	orrs	r2, r1
 800168c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800168e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001690:	4618      	mov	r0, r3
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	; 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
 80016a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016aa:	4b89      	ldr	r3, [pc, #548]	; (80018d0 <HAL_GPIO_Init+0x234>)
 80016ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016ae:	e194      	b.n	80019da <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2101      	movs	r1, #1
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	fa01 f303 	lsl.w	r3, r1, r3
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f000 8186 	beq.w	80019d4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f003 0303 	and.w	r3, r3, #3
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d005      	beq.n	80016e0 <HAL_GPIO_Init+0x44>
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d130      	bne.n	8001742 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016e6:	69fb      	ldr	r3, [r7, #28]
 80016e8:	005b      	lsls	r3, r3, #1
 80016ea:	2203      	movs	r2, #3
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4013      	ands	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	68da      	ldr	r2, [r3, #12]
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	69ba      	ldr	r2, [r7, #24]
 8001706:	4313      	orrs	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001716:	2201      	movs	r2, #1
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	091b      	lsrs	r3, r3, #4
 800172c:	f003 0201 	and.w	r2, r3, #1
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	fa02 f303 	lsl.w	r3, r2, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	2b03      	cmp	r3, #3
 800174c:	d017      	beq.n	800177e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001754:	69fb      	ldr	r3, [r7, #28]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	2203      	movs	r2, #3
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43db      	mvns	r3, r3
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	4013      	ands	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	69ba      	ldr	r2, [r7, #24]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 0303 	and.w	r3, r3, #3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d123      	bne.n	80017d2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	08da      	lsrs	r2, r3, #3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	3208      	adds	r2, #8
 8001792:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001796:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	220f      	movs	r2, #15
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4013      	ands	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	691a      	ldr	r2, [r3, #16]
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	f003 0307 	and.w	r3, r3, #7
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	08da      	lsrs	r2, r3, #3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3208      	adds	r2, #8
 80017cc:	69b9      	ldr	r1, [r7, #24]
 80017ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	2203      	movs	r2, #3
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	43db      	mvns	r3, r3
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	4013      	ands	r3, r2
 80017e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 0203 	and.w	r2, r3, #3
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	005b      	lsls	r3, r3, #1
 80017f6:	fa02 f303 	lsl.w	r3, r2, r3
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	69ba      	ldr	r2, [r7, #24]
 8001804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800180e:	2b00      	cmp	r3, #0
 8001810:	f000 80e0 	beq.w	80019d4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001814:	4b2f      	ldr	r3, [pc, #188]	; (80018d4 <HAL_GPIO_Init+0x238>)
 8001816:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800181a:	4a2e      	ldr	r2, [pc, #184]	; (80018d4 <HAL_GPIO_Init+0x238>)
 800181c:	f043 0302 	orr.w	r3, r3, #2
 8001820:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8001824:	4b2b      	ldr	r3, [pc, #172]	; (80018d4 <HAL_GPIO_Init+0x238>)
 8001826:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001832:	4a29      	ldr	r2, [pc, #164]	; (80018d8 <HAL_GPIO_Init+0x23c>)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	089b      	lsrs	r3, r3, #2
 8001838:	3302      	adds	r3, #2
 800183a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	220f      	movs	r2, #15
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a20      	ldr	r2, [pc, #128]	; (80018dc <HAL_GPIO_Init+0x240>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d052      	beq.n	8001904 <HAL_GPIO_Init+0x268>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a1f      	ldr	r2, [pc, #124]	; (80018e0 <HAL_GPIO_Init+0x244>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d031      	beq.n	80018ca <HAL_GPIO_Init+0x22e>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a1e      	ldr	r2, [pc, #120]	; (80018e4 <HAL_GPIO_Init+0x248>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d02b      	beq.n	80018c6 <HAL_GPIO_Init+0x22a>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a1d      	ldr	r2, [pc, #116]	; (80018e8 <HAL_GPIO_Init+0x24c>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d025      	beq.n	80018c2 <HAL_GPIO_Init+0x226>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a1c      	ldr	r2, [pc, #112]	; (80018ec <HAL_GPIO_Init+0x250>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d01f      	beq.n	80018be <HAL_GPIO_Init+0x222>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4a1b      	ldr	r2, [pc, #108]	; (80018f0 <HAL_GPIO_Init+0x254>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d019      	beq.n	80018ba <HAL_GPIO_Init+0x21e>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4a1a      	ldr	r2, [pc, #104]	; (80018f4 <HAL_GPIO_Init+0x258>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d013      	beq.n	80018b6 <HAL_GPIO_Init+0x21a>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4a19      	ldr	r2, [pc, #100]	; (80018f8 <HAL_GPIO_Init+0x25c>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d00d      	beq.n	80018b2 <HAL_GPIO_Init+0x216>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	4a18      	ldr	r2, [pc, #96]	; (80018fc <HAL_GPIO_Init+0x260>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d007      	beq.n	80018ae <HAL_GPIO_Init+0x212>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a17      	ldr	r2, [pc, #92]	; (8001900 <HAL_GPIO_Init+0x264>)
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d101      	bne.n	80018aa <HAL_GPIO_Init+0x20e>
 80018a6:	2309      	movs	r3, #9
 80018a8:	e02d      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018aa:	230a      	movs	r3, #10
 80018ac:	e02b      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018ae:	2308      	movs	r3, #8
 80018b0:	e029      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018b2:	2307      	movs	r3, #7
 80018b4:	e027      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018b6:	2306      	movs	r3, #6
 80018b8:	e025      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018ba:	2305      	movs	r3, #5
 80018bc:	e023      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018be:	2304      	movs	r3, #4
 80018c0:	e021      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018c2:	2303      	movs	r3, #3
 80018c4:	e01f      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018c6:	2302      	movs	r3, #2
 80018c8:	e01d      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018ca:	2301      	movs	r3, #1
 80018cc:	e01b      	b.n	8001906 <HAL_GPIO_Init+0x26a>
 80018ce:	bf00      	nop
 80018d0:	58000080 	.word	0x58000080
 80018d4:	58024400 	.word	0x58024400
 80018d8:	58000400 	.word	0x58000400
 80018dc:	58020000 	.word	0x58020000
 80018e0:	58020400 	.word	0x58020400
 80018e4:	58020800 	.word	0x58020800
 80018e8:	58020c00 	.word	0x58020c00
 80018ec:	58021000 	.word	0x58021000
 80018f0:	58021400 	.word	0x58021400
 80018f4:	58021800 	.word	0x58021800
 80018f8:	58021c00 	.word	0x58021c00
 80018fc:	58022000 	.word	0x58022000
 8001900:	58022400 	.word	0x58022400
 8001904:	2300      	movs	r3, #0
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	f002 0203 	and.w	r2, r2, #3
 800190c:	0092      	lsls	r2, r2, #2
 800190e:	4093      	lsls	r3, r2
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001916:	4938      	ldr	r1, [pc, #224]	; (80019f8 <HAL_GPIO_Init+0x35c>)
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	3302      	adds	r3, #2
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	43db      	mvns	r3, r3
 8001930:	69ba      	ldr	r2, [r7, #24]
 8001932:	4013      	ands	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d003      	beq.n	800194a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800194a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001952:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	43db      	mvns	r3, r3
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	4013      	ands	r3, r2
 8001962:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001970:	69ba      	ldr	r2, [r7, #24]
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001978:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	43db      	mvns	r3, r3
 800198a:	69ba      	ldr	r2, [r7, #24]
 800198c:	4013      	ands	r3, r2
 800198e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	69ba      	ldr	r2, [r7, #24]
 80019a8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	43db      	mvns	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4013      	ands	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	4313      	orrs	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	3301      	adds	r3, #1
 80019d8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681a      	ldr	r2, [r3, #0]
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	fa22 f303 	lsr.w	r3, r2, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	f47f ae63 	bne.w	80016b0 <HAL_GPIO_Init+0x14>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3724      	adds	r7, #36	; 0x24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	58000400 	.word	0x58000400

080019fc <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001a04:	4b29      	ldr	r3, [pc, #164]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	f003 0307 	and.w	r3, r3, #7
 8001a0c:	2b06      	cmp	r3, #6
 8001a0e:	d00a      	beq.n	8001a26 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001a10:	4b26      	ldr	r3, [pc, #152]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d001      	beq.n	8001a22 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e040      	b.n	8001aa4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001a22:	2300      	movs	r3, #0
 8001a24:	e03e      	b.n	8001aa4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001a26:	4b21      	ldr	r3, [pc, #132]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001a2e:	491f      	ldr	r1, [pc, #124]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a36:	f7ff fc33 	bl	80012a0 <HAL_GetTick>
 8001a3a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a3c:	e009      	b.n	8001a52 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a3e:	f7ff fc2f 	bl	80012a0 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a4c:	d901      	bls.n	8001a52 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e028      	b.n	8001aa4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a52:	4b16      	ldr	r3, [pc, #88]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a5e:	d1ee      	bne.n	8001a3e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2b1e      	cmp	r3, #30
 8001a64:	d008      	beq.n	8001a78 <HAL_PWREx_ConfigSupply+0x7c>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b2e      	cmp	r3, #46	; 0x2e
 8001a6a:	d005      	beq.n	8001a78 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b1d      	cmp	r3, #29
 8001a70:	d002      	beq.n	8001a78 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b2d      	cmp	r3, #45	; 0x2d
 8001a76:	d114      	bne.n	8001aa2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001a78:	f7ff fc12 	bl	80012a0 <HAL_GetTick>
 8001a7c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a7e:	e009      	b.n	8001a94 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a80:	f7ff fc0e 	bl	80012a0 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a8e:	d901      	bls.n	8001a94 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001a90:	2301      	movs	r3, #1
 8001a92:	e007      	b.n	8001aa4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001a94:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_PWREx_ConfigSupply+0xb0>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aa0:	d1ee      	bne.n	8001a80 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	58024800 	.word	0x58024800

08001ab0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08c      	sub	sp, #48	; 0x30
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e3f3      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f000 80b3 	beq.w	8001c36 <HAL_RCC_OscConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ad0:	4b9e      	ldr	r3, [pc, #632]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001ad2:	691b      	ldr	r3, [r3, #16]
 8001ad4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ada:	4b9c      	ldr	r3, [pc, #624]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ade:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae2:	2b10      	cmp	r3, #16
 8001ae4:	d007      	beq.n	8001af6 <HAL_RCC_OscConfig+0x46>
 8001ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ae8:	2b18      	cmp	r3, #24
 8001aea:	d112      	bne.n	8001b12 <HAL_RCC_OscConfig+0x62>
 8001aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aee:	f003 0303 	and.w	r3, r3, #3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d10d      	bne.n	8001b12 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af6:	4b95      	ldr	r3, [pc, #596]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	f000 8098 	beq.w	8001c34 <HAL_RCC_OscConfig+0x184>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f040 8093 	bne.w	8001c34 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e3cb      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b1a:	d106      	bne.n	8001b2a <HAL_RCC_OscConfig+0x7a>
 8001b1c:	4b8b      	ldr	r3, [pc, #556]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a8a      	ldr	r2, [pc, #552]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b26:	6013      	str	r3, [r2, #0]
 8001b28:	e058      	b.n	8001bdc <HAL_RCC_OscConfig+0x12c>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	685b      	ldr	r3, [r3, #4]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d112      	bne.n	8001b58 <HAL_RCC_OscConfig+0xa8>
 8001b32:	4b86      	ldr	r3, [pc, #536]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a85      	ldr	r2, [pc, #532]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b3c:	6013      	str	r3, [r2, #0]
 8001b3e:	4b83      	ldr	r3, [pc, #524]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a82      	ldr	r2, [pc, #520]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b44:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b48:	6013      	str	r3, [r2, #0]
 8001b4a:	4b80      	ldr	r3, [pc, #512]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a7f      	ldr	r2, [pc, #508]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b54:	6013      	str	r3, [r2, #0]
 8001b56:	e041      	b.n	8001bdc <HAL_RCC_OscConfig+0x12c>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b60:	d112      	bne.n	8001b88 <HAL_RCC_OscConfig+0xd8>
 8001b62:	4b7a      	ldr	r3, [pc, #488]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a79      	ldr	r2, [pc, #484]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b6c:	6013      	str	r3, [r2, #0]
 8001b6e:	4b77      	ldr	r3, [pc, #476]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a76      	ldr	r2, [pc, #472]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b74:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	4b74      	ldr	r3, [pc, #464]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a73      	ldr	r2, [pc, #460]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b84:	6013      	str	r3, [r2, #0]
 8001b86:	e029      	b.n	8001bdc <HAL_RCC_OscConfig+0x12c>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 8001b90:	d112      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x108>
 8001b92:	4b6e      	ldr	r3, [pc, #440]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a6d      	ldr	r2, [pc, #436]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001b98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	4b6b      	ldr	r3, [pc, #428]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a6a      	ldr	r2, [pc, #424]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001ba4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ba8:	6013      	str	r3, [r2, #0]
 8001baa:	4b68      	ldr	r3, [pc, #416]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a67      	ldr	r2, [pc, #412]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bb4:	6013      	str	r3, [r2, #0]
 8001bb6:	e011      	b.n	8001bdc <HAL_RCC_OscConfig+0x12c>
 8001bb8:	4b64      	ldr	r3, [pc, #400]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a63      	ldr	r2, [pc, #396]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc2:	6013      	str	r3, [r2, #0]
 8001bc4:	4b61      	ldr	r3, [pc, #388]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a60      	ldr	r2, [pc, #384]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bce:	6013      	str	r3, [r2, #0]
 8001bd0:	4b5e      	ldr	r3, [pc, #376]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a5d      	ldr	r2, [pc, #372]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001bd6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001bda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d013      	beq.n	8001c0c <HAL_RCC_OscConfig+0x15c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff fb5c 	bl	80012a0 <HAL_GetTick>
 8001be8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x14e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bec:	f7ff fb58 	bl	80012a0 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b64      	cmp	r3, #100	; 0x64
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x14e>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e355      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001bfe:	4b53      	ldr	r3, [pc, #332]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d0f0      	beq.n	8001bec <HAL_RCC_OscConfig+0x13c>
 8001c0a:	e014      	b.n	8001c36 <HAL_RCC_OscConfig+0x186>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c0c:	f7ff fb48 	bl	80012a0 <HAL_GetTick>
 8001c10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c12:	e008      	b.n	8001c26 <HAL_RCC_OscConfig+0x176>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c14:	f7ff fb44 	bl	80012a0 <HAL_GetTick>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	2b64      	cmp	r3, #100	; 0x64
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x176>
          {
            return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e341      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001c26:	4b49      	ldr	r3, [pc, #292]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1f0      	bne.n	8001c14 <HAL_RCC_OscConfig+0x164>
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x186>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 808c 	beq.w	8001d5c <HAL_RCC_OscConfig+0x2ac>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c44:	4b41      	ldr	r3, [pc, #260]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c46:	691b      	ldr	r3, [r3, #16]
 8001c48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001c4e:	4b3f      	ldr	r3, [pc, #252]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c52:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001c54:	6a3b      	ldr	r3, [r7, #32]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d007      	beq.n	8001c6a <HAL_RCC_OscConfig+0x1ba>
 8001c5a:	6a3b      	ldr	r3, [r7, #32]
 8001c5c:	2b18      	cmp	r3, #24
 8001c5e:	d137      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x220>
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 0303 	and.w	r3, r3, #3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d132      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c6a:	4b38      	ldr	r3, [pc, #224]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_RCC_OscConfig+0x1d2>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_OscConfig+0x1d2>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e313      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c82:	4b32      	ldr	r3, [pc, #200]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 0219 	bic.w	r2, r3, #25
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	492f      	ldr	r1, [pc, #188]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001c90:	4313      	orrs	r3, r2
 8001c92:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c94:	f7ff fb04 	bl	80012a0 <HAL_GetTick>
 8001c98:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x1fe>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fb00 	bl	80012a0 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x1fe>
            {
              return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e2fd      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cae:	4b27      	ldr	r3, [pc, #156]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0304 	and.w	r3, r3, #4
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d0f0      	beq.n	8001c9c <HAL_RCC_OscConfig+0x1ec>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cba:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	061b      	lsls	r3, r3, #24
 8001cc8:	4920      	ldr	r1, [pc, #128]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001cce:	e045      	b.n	8001d5c <HAL_RCC_OscConfig+0x2ac>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d026      	beq.n	8001d26 <HAL_RCC_OscConfig+0x276>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001cd8:	4b1c      	ldr	r3, [pc, #112]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f023 0219 	bic.w	r2, r3, #25
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	4919      	ldr	r1, [pc, #100]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff fad9 	bl	80012a0 <HAL_GetTick>
 8001cee:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x254>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cf2:	f7ff fad5 	bl	80012a0 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e2d2      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0304 	and.w	r3, r3, #4
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0f0      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x242>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d10:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	061b      	lsls	r3, r3, #24
 8001d1e:	490b      	ldr	r1, [pc, #44]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
 8001d24:	e01a      	b.n	8001d5c <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	4a08      	ldr	r2, [pc, #32]	; (8001d4c <HAL_RCC_OscConfig+0x29c>)
 8001d2c:	f023 0301 	bic.w	r3, r3, #1
 8001d30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d32:	f7ff fab5 	bl	80012a0 <HAL_GetTick>
 8001d36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d38:	e00a      	b.n	8001d50 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d3a:	f7ff fab1 	bl	80012a0 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d903      	bls.n	8001d50 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e2ae      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
 8001d4c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d50:	4b99      	ldr	r3, [pc, #612]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f003 0304 	and.w	r3, r3, #4
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1ee      	bne.n	8001d3a <HAL_RCC_OscConfig+0x28a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d06a      	beq.n	8001e3e <HAL_RCC_OscConfig+0x38e>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d68:	4b93      	ldr	r3, [pc, #588]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001d6a:	691b      	ldr	r3, [r3, #16]
 8001d6c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001d70:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d72:	4b91      	ldr	r3, [pc, #580]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d76:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d78:	69bb      	ldr	r3, [r7, #24]
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d007      	beq.n	8001d8e <HAL_RCC_OscConfig+0x2de>
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	2b18      	cmp	r3, #24
 8001d82:	d11b      	bne.n	8001dbc <HAL_RCC_OscConfig+0x30c>
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	f003 0303 	and.w	r3, r3, #3
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d116      	bne.n	8001dbc <HAL_RCC_OscConfig+0x30c>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d8e:	4b8a      	ldr	r3, [pc, #552]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <HAL_RCC_OscConfig+0x2f6>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	2b80      	cmp	r3, #128	; 0x80
 8001da0:	d001      	beq.n	8001da6 <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e281      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001da6:	4b84      	ldr	r3, [pc, #528]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	061b      	lsls	r3, r3, #24
 8001db4:	4980      	ldr	r1, [pc, #512]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001dba:	e040      	b.n	8001e3e <HAL_RCC_OscConfig+0x38e>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69db      	ldr	r3, [r3, #28]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d023      	beq.n	8001e0c <HAL_RCC_OscConfig+0x35c>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001dc4:	4b7c      	ldr	r3, [pc, #496]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a7b      	ldr	r2, [pc, #492]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dd0:	f7ff fa66 	bl	80012a0 <HAL_GetTick>
 8001dd4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0x33a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001dd8:	f7ff fa62 	bl	80012a0 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0x33a>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e25f      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dea:	4b73      	ldr	r3, [pc, #460]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0f0      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x328>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001df6:	4b70      	ldr	r3, [pc, #448]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	061b      	lsls	r3, r3, #24
 8001e04:	496c      	ldr	r1, [pc, #432]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	60cb      	str	r3, [r1, #12]
 8001e0a:	e018      	b.n	8001e3e <HAL_RCC_OscConfig+0x38e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001e0c:	4b6a      	ldr	r3, [pc, #424]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a69      	ldr	r2, [pc, #420]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e18:	f7ff fa42 	bl	80012a0 <HAL_GetTick>
 8001e1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e1e:	e008      	b.n	8001e32 <HAL_RCC_OscConfig+0x382>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8001e20:	f7ff fa3e 	bl	80012a0 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d901      	bls.n	8001e32 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	e23b      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e32:	4b61      	ldr	r3, [pc, #388]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d1f0      	bne.n	8001e20 <HAL_RCC_OscConfig+0x370>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d036      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	695b      	ldr	r3, [r3, #20]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d019      	beq.n	8001e86 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e52:	4b59      	ldr	r3, [pc, #356]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e56:	4a58      	ldr	r2, [pc, #352]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e5e:	f7ff fa1f 	bl	80012a0 <HAL_GetTick>
 8001e62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e66:	f7ff fa1b 	bl	80012a0 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e218      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e78:	4b4f      	ldr	r3, [pc, #316]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e7c:	f003 0302 	and.w	r3, r3, #2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0x3b6>
 8001e84:	e018      	b.n	8001eb8 <HAL_RCC_OscConfig+0x408>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e86:	4b4c      	ldr	r3, [pc, #304]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001e8a:	4a4b      	ldr	r2, [pc, #300]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001e8c:	f023 0301 	bic.w	r3, r3, #1
 8001e90:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e92:	f7ff fa05 	bl	80012a0 <HAL_GetTick>
 8001e96:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001e98:	e008      	b.n	8001eac <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e9a:	f7ff fa01 	bl	80012a0 <HAL_GetTick>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d901      	bls.n	8001eac <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e1fe      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001eac:	4b42      	ldr	r3, [pc, #264]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1f0      	bne.n	8001e9a <HAL_RCC_OscConfig+0x3ea>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0320 	and.w	r3, r3, #32
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d036      	beq.n	8001f32 <HAL_RCC_OscConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	699b      	ldr	r3, [r3, #24]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d019      	beq.n	8001f00 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001ecc:	4b3a      	ldr	r3, [pc, #232]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a39      	ldr	r2, [pc, #228]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001ed2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ed6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001ed8:	f7ff f9e2 	bl	80012a0 <HAL_GetTick>
 8001edc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001ee0:	f7ff f9de 	bl	80012a0 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e1db      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001ef2:	4b31      	ldr	r3, [pc, #196]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x430>
 8001efe:	e018      	b.n	8001f32 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f00:	4b2d      	ldr	r3, [pc, #180]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a2c      	ldr	r2, [pc, #176]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001f0a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f0c:	f7ff f9c8 	bl	80012a0 <HAL_GetTick>
 8001f10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x476>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001f14:	f7ff f9c4 	bl	80012a0 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x476>
        {
          return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e1c1      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x464>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0304 	and.w	r3, r3, #4
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	f000 80af 	beq.w	800209e <HAL_RCC_OscConfig+0x5ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f40:	4b1e      	ldr	r3, [pc, #120]	; (8001fbc <HAL_RCC_OscConfig+0x50c>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a1d      	ldr	r2, [pc, #116]	; (8001fbc <HAL_RCC_OscConfig+0x50c>)
 8001f46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f4c:	f7ff f9a8 	bl	80012a0 <HAL_GetTick>
 8001f50:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x4b6>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001f54:	f7ff f9a4 	bl	80012a0 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b64      	cmp	r3, #100	; 0x64
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x4b6>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e1a1      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f66:	4b15      	ldr	r3, [pc, #84]	; (8001fbc <HAL_RCC_OscConfig+0x50c>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x4a4>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d106      	bne.n	8001f88 <HAL_RCC_OscConfig+0x4d8>
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f7e:	4a0e      	ldr	r2, [pc, #56]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6713      	str	r3, [r2, #112]	; 0x70
 8001f86:	e05b      	b.n	8002040 <HAL_RCC_OscConfig+0x590>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	689b      	ldr	r3, [r3, #8]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d117      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x510>
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f94:	4a08      	ldr	r2, [pc, #32]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f96:	f023 0301 	bic.w	r3, r3, #1
 8001f9a:	6713      	str	r3, [r2, #112]	; 0x70
 8001f9c:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa0:	4a05      	ldr	r2, [pc, #20]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fac:	4a02      	ldr	r2, [pc, #8]	; (8001fb8 <HAL_RCC_OscConfig+0x508>)
 8001fae:	f023 0304 	bic.w	r3, r3, #4
 8001fb2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fb4:	e044      	b.n	8002040 <HAL_RCC_OscConfig+0x590>
 8001fb6:	bf00      	nop
 8001fb8:	58024400 	.word	0x58024400
 8001fbc:	58024800 	.word	0x58024800
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	2b05      	cmp	r3, #5
 8001fc6:	d112      	bne.n	8001fee <HAL_RCC_OscConfig+0x53e>
 8001fc8:	4b95      	ldr	r3, [pc, #596]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fcc:	4a94      	ldr	r2, [pc, #592]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fce:	f043 0304 	orr.w	r3, r3, #4
 8001fd2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fd4:	4b92      	ldr	r3, [pc, #584]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fd8:	4a91      	ldr	r2, [pc, #580]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fde:	6713      	str	r3, [r2, #112]	; 0x70
 8001fe0:	4b8f      	ldr	r3, [pc, #572]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe4:	4a8e      	ldr	r2, [pc, #568]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	6713      	str	r3, [r2, #112]	; 0x70
 8001fec:	e028      	b.n	8002040 <HAL_RCC_OscConfig+0x590>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	2b85      	cmp	r3, #133	; 0x85
 8001ff4:	d112      	bne.n	800201c <HAL_RCC_OscConfig+0x56c>
 8001ff6:	4b8a      	ldr	r3, [pc, #552]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ffa:	4a89      	ldr	r2, [pc, #548]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8001ffc:	f043 0304 	orr.w	r3, r3, #4
 8002000:	6713      	str	r3, [r2, #112]	; 0x70
 8002002:	4b87      	ldr	r3, [pc, #540]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002006:	4a86      	ldr	r2, [pc, #536]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800200c:	6713      	str	r3, [r2, #112]	; 0x70
 800200e:	4b84      	ldr	r3, [pc, #528]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002012:	4a83      	ldr	r2, [pc, #524]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	6713      	str	r3, [r2, #112]	; 0x70
 800201a:	e011      	b.n	8002040 <HAL_RCC_OscConfig+0x590>
 800201c:	4b80      	ldr	r3, [pc, #512]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800201e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002020:	4a7f      	ldr	r2, [pc, #508]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002022:	f023 0301 	bic.w	r3, r3, #1
 8002026:	6713      	str	r3, [r2, #112]	; 0x70
 8002028:	4b7d      	ldr	r3, [pc, #500]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800202a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800202c:	4a7c      	ldr	r2, [pc, #496]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800202e:	f023 0304 	bic.w	r3, r3, #4
 8002032:	6713      	str	r3, [r2, #112]	; 0x70
 8002034:	4b7a      	ldr	r3, [pc, #488]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002036:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002038:	4a79      	ldr	r2, [pc, #484]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800203a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800203e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d015      	beq.n	8002074 <HAL_RCC_OscConfig+0x5c4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002048:	f7ff f92a 	bl	80012a0 <HAL_GetTick>
 800204c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800204e:	e00a      	b.n	8002066 <HAL_RCC_OscConfig+0x5b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002050:	f7ff f926 	bl	80012a0 <HAL_GetTick>
 8002054:	4602      	mov	r2, r0
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	f241 3288 	movw	r2, #5000	; 0x1388
 800205e:	4293      	cmp	r3, r2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x5b6>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e121      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002066:	4b6e      	ldr	r3, [pc, #440]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800206a:	f003 0302 	and.w	r3, r3, #2
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0ee      	beq.n	8002050 <HAL_RCC_OscConfig+0x5a0>
 8002072:	e014      	b.n	800209e <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002074:	f7ff f914 	bl	80012a0 <HAL_GetTick>
 8002078:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800207a:	e00a      	b.n	8002092 <HAL_RCC_OscConfig+0x5e2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7ff f910 	bl	80012a0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f241 3288 	movw	r2, #5000	; 0x1388
 800208a:	4293      	cmp	r3, r2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x5e2>
        {
          return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e10b      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002092:	4b63      	ldr	r3, [pc, #396]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1ee      	bne.n	800207c <HAL_RCC_OscConfig+0x5cc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 8100 	beq.w	80022a8 <HAL_RCC_OscConfig+0x7f8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80020a8:	4b5d      	ldr	r3, [pc, #372]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80020b0:	2b18      	cmp	r3, #24
 80020b2:	f000 80bb 	beq.w	800222c <HAL_RCC_OscConfig+0x77c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	f040 8095 	bne.w	80021ea <HAL_RCC_OscConfig+0x73a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020c0:	4b57      	ldr	r3, [pc, #348]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a56      	ldr	r2, [pc, #344]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80020c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80020ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020cc:	f7ff f8e8 	bl	80012a0 <HAL_GetTick>
 80020d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020d4:	f7ff f8e4 	bl	80012a0 <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e0e1      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020e6:	4b4e      	ldr	r3, [pc, #312]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d1f0      	bne.n	80020d4 <HAL_RCC_OscConfig+0x624>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020f2:	4b4b      	ldr	r3, [pc, #300]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80020f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020f6:	4b4b      	ldr	r3, [pc, #300]	; (8002224 <HAL_RCC_OscConfig+0x774>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	687a      	ldr	r2, [r7, #4]
 80020fc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80020fe:	687a      	ldr	r2, [r7, #4]
 8002100:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002102:	0112      	lsls	r2, r2, #4
 8002104:	430a      	orrs	r2, r1
 8002106:	4946      	ldr	r1, [pc, #280]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002108:	4313      	orrs	r3, r2
 800210a:	628b      	str	r3, [r1, #40]	; 0x28
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002110:	3b01      	subs	r3, #1
 8002112:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800211a:	3b01      	subs	r3, #1
 800211c:	025b      	lsls	r3, r3, #9
 800211e:	b29b      	uxth	r3, r3
 8002120:	431a      	orrs	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002126:	3b01      	subs	r3, #1
 8002128:	041b      	lsls	r3, r3, #16
 800212a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002134:	3b01      	subs	r3, #1
 8002136:	061b      	lsls	r3, r3, #24
 8002138:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800213c:	4938      	ldr	r1, [pc, #224]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800213e:	4313      	orrs	r3, r2
 8002140:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002142:	4b37      	ldr	r3, [pc, #220]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002146:	4a36      	ldr	r2, [pc, #216]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002148:	f023 0301 	bic.w	r3, r3, #1
 800214c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800214e:	4b34      	ldr	r3, [pc, #208]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002150:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002152:	4b35      	ldr	r3, [pc, #212]	; (8002228 <HAL_RCC_OscConfig+0x778>)
 8002154:	4013      	ands	r3, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800215a:	00d2      	lsls	r2, r2, #3
 800215c:	4930      	ldr	r1, [pc, #192]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800215e:	4313      	orrs	r3, r2
 8002160:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002162:	4b2f      	ldr	r3, [pc, #188]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002166:	f023 020c 	bic.w	r2, r3, #12
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	492c      	ldr	r1, [pc, #176]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002170:	4313      	orrs	r3, r2
 8002172:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002174:	4b2a      	ldr	r3, [pc, #168]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002178:	f023 0202 	bic.w	r2, r3, #2
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002180:	4927      	ldr	r1, [pc, #156]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002182:	4313      	orrs	r3, r2
 8002184:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002186:	4b26      	ldr	r3, [pc, #152]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	4a25      	ldr	r2, [pc, #148]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 800218c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002190:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002192:	4b23      	ldr	r3, [pc, #140]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002196:	4a22      	ldr	r2, [pc, #136]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800219c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800219e:	4b20      	ldr	r3, [pc, #128]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a2:	4a1f      	ldr	r2, [pc, #124]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80021aa:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ae:	4a1c      	ldr	r2, [pc, #112]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a19      	ldr	r2, [pc, #100]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021bc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c2:	f7ff f86d 	bl	80012a0 <HAL_GetTick>
 80021c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021c8:	e008      	b.n	80021dc <HAL_RCC_OscConfig+0x72c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021ca:	f7ff f869 	bl	80012a0 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d901      	bls.n	80021dc <HAL_RCC_OscConfig+0x72c>
          {
            return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e066      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d0f0      	beq.n	80021ca <HAL_RCC_OscConfig+0x71a>
 80021e8:	e05e      	b.n	80022a8 <HAL_RCC_OscConfig+0x7f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021ea:	4b0d      	ldr	r3, [pc, #52]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a0c      	ldr	r2, [pc, #48]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 80021f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80021f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f6:	f7ff f853 	bl	80012a0 <HAL_GetTick>
 80021fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x760>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021fe:	f7ff f84f 	bl	80012a0 <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x760>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e04c      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002210:	4b03      	ldr	r3, [pc, #12]	; (8002220 <HAL_RCC_OscConfig+0x770>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1f0      	bne.n	80021fe <HAL_RCC_OscConfig+0x74e>
 800221c:	e044      	b.n	80022a8 <HAL_RCC_OscConfig+0x7f8>
 800221e:	bf00      	nop
 8002220:	58024400 	.word	0x58024400
 8002224:	fffffc0c 	.word	0xfffffc0c
 8002228:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800222c:	4b21      	ldr	r3, [pc, #132]	; (80022b4 <HAL_RCC_OscConfig+0x804>)
 800222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002230:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002232:	4b20      	ldr	r3, [pc, #128]	; (80022b4 <HAL_RCC_OscConfig+0x804>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002236:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223c:	2b01      	cmp	r3, #1
 800223e:	d031      	beq.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	f003 0203 	and.w	r2, r3, #3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800224a:	429a      	cmp	r2, r3
 800224c:	d12a      	bne.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800224e:	693b      	ldr	r3, [r7, #16]
 8002250:	091b      	lsrs	r3, r3, #4
 8002252:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225a:	429a      	cmp	r2, r3
 800225c:	d122      	bne.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d11a      	bne.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	0a5b      	lsrs	r3, r3, #9
 8002272:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800227a:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800227c:	429a      	cmp	r2, r3
 800227e:	d111      	bne.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	0c1b      	lsrs	r3, r3, #16
 8002284:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800228c:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800228e:	429a      	cmp	r2, r3
 8002290:	d108      	bne.n	80022a4 <HAL_RCC_OscConfig+0x7f4>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	0e1b      	lsrs	r3, r3, #24
 8002296:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800229e:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d001      	beq.n	80022a8 <HAL_RCC_OscConfig+0x7f8>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e000      	b.n	80022aa <HAL_RCC_OscConfig+0x7fa>
      }
    }
  }
  return HAL_OK;
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3730      	adds	r7, #48	; 0x30
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	58024400 	.word	0x58024400

080022b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e19c      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022cc:	4b8a      	ldr	r3, [pc, #552]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 030f 	and.w	r3, r3, #15
 80022d4:	683a      	ldr	r2, [r7, #0]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d910      	bls.n	80022fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022da:	4b87      	ldr	r3, [pc, #540]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f023 020f 	bic.w	r2, r3, #15
 80022e2:	4985      	ldr	r1, [pc, #532]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ea:	4b83      	ldr	r3, [pc, #524]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 030f 	and.w	r3, r3, #15
 80022f2:	683a      	ldr	r2, [r7, #0]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d001      	beq.n	80022fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e184      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0304 	and.w	r3, r3, #4
 8002304:	2b00      	cmp	r3, #0
 8002306:	d010      	beq.n	800232a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	691a      	ldr	r2, [r3, #16]
 800230c:	4b7b      	ldr	r3, [pc, #492]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002314:	429a      	cmp	r2, r3
 8002316:	d908      	bls.n	800232a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002318:	4b78      	ldr	r3, [pc, #480]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	4975      	ldr	r1, [pc, #468]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002326:	4313      	orrs	r3, r2
 8002328:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0308 	and.w	r3, r3, #8
 8002332:	2b00      	cmp	r3, #0
 8002334:	d010      	beq.n	8002358 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695a      	ldr	r2, [r3, #20]
 800233a:	4b70      	ldr	r3, [pc, #448]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800233c:	69db      	ldr	r3, [r3, #28]
 800233e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002342:	429a      	cmp	r2, r3
 8002344:	d908      	bls.n	8002358 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002346:	4b6d      	ldr	r3, [pc, #436]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002348:	69db      	ldr	r3, [r3, #28]
 800234a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	496a      	ldr	r1, [pc, #424]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002354:	4313      	orrs	r3, r2
 8002356:	61cb      	str	r3, [r1, #28]
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0310 	and.w	r3, r3, #16
 8002360:	2b00      	cmp	r3, #0
 8002362:	d010      	beq.n	8002386 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
     if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	699a      	ldr	r2, [r3, #24]
 8002368:	4b64      	ldr	r3, [pc, #400]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002370:	429a      	cmp	r2, r3
 8002372:	d908      	bls.n	8002386 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002374:	4b61      	ldr	r3, [pc, #388]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	495e      	ldr	r1, [pc, #376]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002382:	4313      	orrs	r3, r2
 8002384:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0320 	and.w	r3, r3, #32
 800238e:	2b00      	cmp	r3, #0
 8002390:	d010      	beq.n	80023b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
    }
#else
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69da      	ldr	r2, [r3, #28]
 8002396:	4b59      	ldr	r3, [pc, #356]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800239e:	429a      	cmp	r2, r3
 80023a0:	d908      	bls.n	80023b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80023a2:	4b56      	ldr	r3, [pc, #344]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69db      	ldr	r3, [r3, #28]
 80023ae:	4953      	ldr	r1, [pc, #332]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0302 	and.w	r3, r3, #2
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d010      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
        if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	4b4d      	ldr	r3, [pc, #308]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	f003 030f 	and.w	r3, r3, #15
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d908      	bls.n	80023e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d0:	4b4a      	ldr	r3, [pc, #296]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023d2:	699b      	ldr	r3, [r3, #24]
 80023d4:	f023 020f 	bic.w	r2, r3, #15
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4947      	ldr	r1, [pc, #284]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d055      	beq.n	800249a <HAL_RCC_ClockConfig+0x1e2>
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80023ee:	4b43      	ldr	r3, [pc, #268]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023f0:	699b      	ldr	r3, [r3, #24]
 80023f2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	4940      	ldr	r1, [pc, #256]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	618b      	str	r3, [r1, #24]
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	2b02      	cmp	r3, #2
 8002406:	d107      	bne.n	8002418 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002408:	4b3c      	ldr	r3, [pc, #240]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d121      	bne.n	8002458 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002414:	2301      	movs	r3, #1
 8002416:	e0f6      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	2b03      	cmp	r3, #3
 800241e:	d107      	bne.n	8002430 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002420:	4b36      	ldr	r3, [pc, #216]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d115      	bne.n	8002458 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0ea      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d107      	bne.n	8002448 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002438:	4b30      	ldr	r3, [pc, #192]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002440:	2b00      	cmp	r3, #0
 8002442:	d109      	bne.n	8002458 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e0de      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002448:	4b2c      	ldr	r3, [pc, #176]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e0d6      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002458:	4b28      	ldr	r3, [pc, #160]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	f023 0207 	bic.w	r2, r3, #7
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	4925      	ldr	r1, [pc, #148]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 8002466:	4313      	orrs	r3, r2
 8002468:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246a:	f7fe ff19 	bl	80012a0 <HAL_GetTick>
 800246e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002470:	e00a      	b.n	8002488 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002472:	f7fe ff15 	bl	80012a0 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002480:	4293      	cmp	r3, r2
 8002482:	d901      	bls.n	8002488 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e0be      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002488:	4b1c      	ldr	r3, [pc, #112]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	429a      	cmp	r2, r3
 8002498:	d1eb      	bne.n	8002472 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d010      	beq.n	80024c8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	4b14      	ldr	r3, [pc, #80]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d208      	bcs.n	80024c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024b6:	4b11      	ldr	r3, [pc, #68]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80024b8:	699b      	ldr	r3, [r3, #24]
 80024ba:	f023 020f 	bic.w	r2, r3, #15
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	490e      	ldr	r1, [pc, #56]	; (80024fc <HAL_RCC_ClockConfig+0x244>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024c8:	4b0b      	ldr	r3, [pc, #44]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 030f 	and.w	r3, r3, #15
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d214      	bcs.n	8002500 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024d6:	4b08      	ldr	r3, [pc, #32]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 020f 	bic.w	r2, r3, #15
 80024de:	4906      	ldr	r1, [pc, #24]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e6:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <HAL_RCC_ClockConfig+0x240>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d005      	beq.n	8002500 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e086      	b.n	8002606 <HAL_RCC_ClockConfig+0x34e>
 80024f8:	52002000 	.word	0x52002000
 80024fc:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d010      	beq.n	800252e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
   }
#else
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	4b3f      	ldr	r3, [pc, #252]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 8002512:	699b      	ldr	r3, [r3, #24]
 8002514:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002518:	429a      	cmp	r2, r3
 800251a:	d208      	bcs.n	800252e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800251c:	4b3c      	ldr	r3, [pc, #240]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	4939      	ldr	r1, [pc, #228]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800252a:	4313      	orrs	r3, r2
 800252c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d010      	beq.n	800255c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	695a      	ldr	r2, [r3, #20]
 800253e:	4b34      	ldr	r3, [pc, #208]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002546:	429a      	cmp	r2, r3
 8002548:	d208      	bcs.n	800255c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800254a:	4b31      	ldr	r3, [pc, #196]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	492e      	ldr	r1, [pc, #184]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 8002558:	4313      	orrs	r3, r2
 800255a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	2b00      	cmp	r3, #0
 8002566:	d010      	beq.n	800258a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
   }
#else
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	4b28      	ldr	r3, [pc, #160]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002574:	429a      	cmp	r2, r3
 8002576:	d208      	bcs.n	800258a <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002578:	4b25      	ldr	r3, [pc, #148]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800257a:	69db      	ldr	r3, [r3, #28]
 800257c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	699b      	ldr	r3, [r3, #24]
 8002584:	4922      	ldr	r1, [pc, #136]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 8002586:	4313      	orrs	r3, r2
 8002588:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0320 	and.w	r3, r3, #32
 8002592:	2b00      	cmp	r3, #0
 8002594:	d010      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
   }
#else
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69da      	ldr	r2, [r3, #28]
 800259a:	4b1d      	ldr	r3, [pc, #116]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d208      	bcs.n	80025b8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80025a6:	4b1a      	ldr	r3, [pc, #104]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	4917      	ldr	r1, [pc, #92]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 80025b4:	4313      	orrs	r3, r2
 80025b6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80025b8:	f000 f834 	bl	8002624 <HAL_RCC_GetSysClockFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	4b14      	ldr	r3, [pc, #80]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 80025c0:	699b      	ldr	r3, [r3, #24]
 80025c2:	0a1b      	lsrs	r3, r3, #8
 80025c4:	f003 030f 	and.w	r3, r3, #15
 80025c8:	4912      	ldr	r1, [pc, #72]	; (8002614 <HAL_RCC_ClockConfig+0x35c>)
 80025ca:	5ccb      	ldrb	r3, [r1, r3]
 80025cc:	f003 031f 	and.w	r3, r3, #31
 80025d0:	fa22 f303 	lsr.w	r3, r2, r3
 80025d4:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 80025d6:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <HAL_RCC_ClockConfig+0x358>)
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f003 030f 	and.w	r3, r3, #15
 80025de:	4a0d      	ldr	r2, [pc, #52]	; (8002614 <HAL_RCC_ClockConfig+0x35c>)
 80025e0:	5cd3      	ldrb	r3, [r2, r3]
 80025e2:	f003 031f 	and.w	r3, r3, #31
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
 80025ec:	4a0a      	ldr	r2, [pc, #40]	; (8002618 <HAL_RCC_ClockConfig+0x360>)
 80025ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80025f0:	4a0a      	ldr	r2, [pc, #40]	; (800261c <HAL_RCC_ClockConfig+0x364>)
 80025f2:	693b      	ldr	r3, [r7, #16]
 80025f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80025f6:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <HAL_RCC_ClockConfig+0x368>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe fe06 	bl	800120c <HAL_InitTick>
 8002600:	4603      	mov	r3, r0
 8002602:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002604:	7bfb      	ldrb	r3, [r7, #15]
}
 8002606:	4618      	mov	r0, r3
 8002608:	3718      	adds	r7, #24
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	58024400 	.word	0x58024400
 8002614:	0800f6a8 	.word	0x0800f6a8
 8002618:	24000004 	.word	0x24000004
 800261c:	24000000 	.word	0x24000000
 8002620:	24000008 	.word	0x24000008

08002624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002624:	b480      	push	{r7}
 8002626:	b089      	sub	sp, #36	; 0x24
 8002628:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800262a:	4bb3      	ldr	r3, [pc, #716]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002632:	2b18      	cmp	r3, #24
 8002634:	f200 8155 	bhi.w	80028e2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002638:	a201      	add	r2, pc, #4	; (adr r2, 8002640 <HAL_RCC_GetSysClockFreq+0x1c>)
 800263a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800263e:	bf00      	nop
 8002640:	080026a5 	.word	0x080026a5
 8002644:	080028e3 	.word	0x080028e3
 8002648:	080028e3 	.word	0x080028e3
 800264c:	080028e3 	.word	0x080028e3
 8002650:	080028e3 	.word	0x080028e3
 8002654:	080028e3 	.word	0x080028e3
 8002658:	080028e3 	.word	0x080028e3
 800265c:	080028e3 	.word	0x080028e3
 8002660:	080026cb 	.word	0x080026cb
 8002664:	080028e3 	.word	0x080028e3
 8002668:	080028e3 	.word	0x080028e3
 800266c:	080028e3 	.word	0x080028e3
 8002670:	080028e3 	.word	0x080028e3
 8002674:	080028e3 	.word	0x080028e3
 8002678:	080028e3 	.word	0x080028e3
 800267c:	080028e3 	.word	0x080028e3
 8002680:	080026d1 	.word	0x080026d1
 8002684:	080028e3 	.word	0x080028e3
 8002688:	080028e3 	.word	0x080028e3
 800268c:	080028e3 	.word	0x080028e3
 8002690:	080028e3 	.word	0x080028e3
 8002694:	080028e3 	.word	0x080028e3
 8002698:	080028e3 	.word	0x080028e3
 800269c:	080028e3 	.word	0x080028e3
 80026a0:	080026d7 	.word	0x080026d7
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026a4:	4b94      	ldr	r3, [pc, #592]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0320 	and.w	r3, r3, #32
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d009      	beq.n	80026c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80026b0:	4b91      	ldr	r3, [pc, #580]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	08db      	lsrs	r3, r3, #3
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	4a90      	ldr	r2, [pc, #576]	; (80028fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026bc:	fa22 f303 	lsr.w	r3, r2, r3
 80026c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 80026c2:	e111      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80026c4:	4b8d      	ldr	r3, [pc, #564]	; (80028fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026c6:	61bb      	str	r3, [r7, #24]
    break;
 80026c8:	e10e      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 80026ca:	4b8d      	ldr	r3, [pc, #564]	; (8002900 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80026cc:	61bb      	str	r3, [r7, #24]
    break;
 80026ce:	e10b      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 80026d0:	4b8c      	ldr	r3, [pc, #560]	; (8002904 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80026d2:	61bb      	str	r3, [r7, #24]
    break;
 80026d4:	e108      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026d6:	4b88      	ldr	r3, [pc, #544]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 80026e0:	4b85      	ldr	r3, [pc, #532]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	091b      	lsrs	r3, r3, #4
 80026e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026ea:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 80026ec:	4b82      	ldr	r3, [pc, #520]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 80026f6:	4b80      	ldr	r3, [pc, #512]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026fa:	08db      	lsrs	r3, r3, #3
 80026fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	fb02 f303 	mul.w	r3, r2, r3
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800270e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	2b00      	cmp	r3, #0
 8002716:	f000 80e1 	beq.w	80028dc <HAL_RCC_GetSysClockFreq+0x2b8>
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	2b02      	cmp	r3, #2
 800271e:	f000 8083 	beq.w	8002828 <HAL_RCC_GetSysClockFreq+0x204>
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2b02      	cmp	r3, #2
 8002726:	f200 80a1 	bhi.w	800286c <HAL_RCC_GetSysClockFreq+0x248>
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x114>
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d056      	beq.n	80027e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002736:	e099      	b.n	800286c <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002738:	4b6f      	ldr	r3, [pc, #444]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0320 	and.w	r3, r3, #32
 8002740:	2b00      	cmp	r3, #0
 8002742:	d02d      	beq.n	80027a0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002744:	4b6c      	ldr	r3, [pc, #432]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	08db      	lsrs	r3, r3, #3
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	4a6b      	ldr	r2, [pc, #428]	; (80028fc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002750:	fa22 f303 	lsr.w	r3, r2, r3
 8002754:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	ee07 3a90 	vmov	s15, r3
 800275c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	ee07 3a90 	vmov	s15, r3
 8002766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800276a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800276e:	4b62      	ldr	r3, [pc, #392]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002776:	ee07 3a90 	vmov	s15, r3
 800277a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800277e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002782:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002908 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800278a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800278e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800279a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800279e:	e087      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	ee07 3a90 	vmov	s15, r3
 80027a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027aa:	eddf 6a58 	vldr	s13, [pc, #352]	; 800290c <HAL_RCC_GetSysClockFreq+0x2e8>
 80027ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027b2:	4b51      	ldr	r3, [pc, #324]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ba:	ee07 3a90 	vmov	s15, r3
 80027be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80027c6:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002908 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80027d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80027e2:	e065      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	ee07 3a90 	vmov	s15, r3
 80027ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ee:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002910 <HAL_RCC_GetSysClockFreq+0x2ec>
 80027f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027f6:	4b40      	ldr	r3, [pc, #256]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027fe:	ee07 3a90 	vmov	s15, r3
 8002802:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002806:	ed97 6a02 	vldr	s12, [r7, #8]
 800280a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002908 <HAL_RCC_GetSysClockFreq+0x2e4>
 800280e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002812:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002816:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800281a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800281e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002822:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002826:	e043      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	ee07 3a90 	vmov	s15, r3
 800282e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002832:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002914 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002836:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800283a:	4b2f      	ldr	r3, [pc, #188]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002842:	ee07 3a90 	vmov	s15, r3
 8002846:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800284a:	ed97 6a02 	vldr	s12, [r7, #8]
 800284e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002908 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002852:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002856:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800285a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800285e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002862:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002866:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800286a:	e021      	b.n	80028b0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	ee07 3a90 	vmov	s15, r3
 8002872:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002876:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002910 <HAL_RCC_GetSysClockFreq+0x2ec>
 800287a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002886:	ee07 3a90 	vmov	s15, r3
 800288a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800288e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002892:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002908 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002896:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800289a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800289e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80028a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028ae:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	0a5b      	lsrs	r3, r3, #9
 80028b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028ba:	3301      	adds	r3, #1
 80028bc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	ee07 3a90 	vmov	s15, r3
 80028c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80028cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028d4:	ee17 3a90 	vmov	r3, s15
 80028d8:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80028da:	e005      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	61bb      	str	r3, [r7, #24]
    break;
 80028e0:	e002      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80028e2:	4b07      	ldr	r3, [pc, #28]	; (8002900 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80028e4:	61bb      	str	r3, [r7, #24]
    break;
 80028e6:	bf00      	nop
  }

  return sysclockfreq;
 80028e8:	69bb      	ldr	r3, [r7, #24]
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3724      	adds	r7, #36	; 0x24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	58024400 	.word	0x58024400
 80028fc:	03d09000 	.word	0x03d09000
 8002900:	003d0900 	.word	0x003d0900
 8002904:	007a1200 	.word	0x007a1200
 8002908:	46000000 	.word	0x46000000
 800290c:	4c742400 	.word	0x4c742400
 8002910:	4a742400 	.word	0x4a742400
 8002914:	4af42400 	.word	0x4af42400

08002918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800291e:	f7ff fe81 	bl	8002624 <HAL_RCC_GetSysClockFreq>
 8002922:	4602      	mov	r2, r0
 8002924:	4b10      	ldr	r3, [pc, #64]	; (8002968 <HAL_RCC_GetHCLKFreq+0x50>)
 8002926:	699b      	ldr	r3, [r3, #24]
 8002928:	0a1b      	lsrs	r3, r3, #8
 800292a:	f003 030f 	and.w	r3, r3, #15
 800292e:	490f      	ldr	r1, [pc, #60]	; (800296c <HAL_RCC_GetHCLKFreq+0x54>)
 8002930:	5ccb      	ldrb	r3, [r1, r3]
 8002932:	f003 031f 	and.w	r3, r3, #31
 8002936:	fa22 f303 	lsr.w	r3, r2, r3
 800293a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800293c:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <HAL_RCC_GetHCLKFreq+0x50>)
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	f003 030f 	and.w	r3, r3, #15
 8002944:	4a09      	ldr	r2, [pc, #36]	; (800296c <HAL_RCC_GetHCLKFreq+0x54>)
 8002946:	5cd3      	ldrb	r3, [r2, r3]
 8002948:	f003 031f 	and.w	r3, r3, #31
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	fa22 f303 	lsr.w	r3, r2, r3
 8002952:	4a07      	ldr	r2, [pc, #28]	; (8002970 <HAL_RCC_GetHCLKFreq+0x58>)
 8002954:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002956:	4a07      	ldr	r2, [pc, #28]	; (8002974 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800295c:	4b04      	ldr	r3, [pc, #16]	; (8002970 <HAL_RCC_GetHCLKFreq+0x58>)
 800295e:	681b      	ldr	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	3708      	adds	r7, #8
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}
 8002968:	58024400 	.word	0x58024400
 800296c:	0800f6a8 	.word	0x0800f6a8
 8002970:	24000004 	.word	0x24000004
 8002974:	24000000 	.word	0x24000000

08002978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800297c:	f7ff ffcc 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 8002980:	4602      	mov	r2, r0
 8002982:	4b06      	ldr	r3, [pc, #24]	; (800299c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002984:	69db      	ldr	r3, [r3, #28]
 8002986:	091b      	lsrs	r3, r3, #4
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	4904      	ldr	r1, [pc, #16]	; (80029a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800298e:	5ccb      	ldrb	r3, [r1, r3]
 8002990:	f003 031f 	and.w	r3, r3, #31
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}
 800299c:	58024400 	.word	0x58024400
 80029a0:	0800f6a8 	.word	0x0800f6a8

080029a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80029a8:	f7ff ffb6 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 80029ac:	4602      	mov	r2, r0
 80029ae:	4b06      	ldr	r3, [pc, #24]	; (80029c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	0a1b      	lsrs	r3, r3, #8
 80029b4:	f003 0307 	and.w	r3, r3, #7
 80029b8:	4904      	ldr	r1, [pc, #16]	; (80029cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80029ba:	5ccb      	ldrb	r3, [r1, r3]
 80029bc:	f003 031f 	and.w	r3, r3, #31
 80029c0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	58024400 	.word	0x58024400
 80029cc:	0800f6a8 	.word	0x0800f6a8

080029d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80029d8:	2300      	movs	r3, #0
 80029da:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80029dc:	2300      	movs	r3, #0
 80029de:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d03f      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029f0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80029f4:	d02a      	beq.n	8002a4c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80029f6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80029fa:	d824      	bhi.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80029fc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a00:	d018      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002a06:	d81e      	bhi.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d003      	beq.n	8002a14 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002a0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a10:	d007      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002a12:	e018      	b.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a14:	4ba6      	ldr	r3, [pc, #664]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a18:	4aa5      	ldr	r2, [pc, #660]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a20:	e015      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3304      	adds	r3, #4
 8002a26:	2102      	movs	r1, #2
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f001 f99b 	bl	8003d64 <RCCEx_PLL2_Config>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a32:	e00c      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	3324      	adds	r3, #36	; 0x24
 8002a38:	2102      	movs	r1, #2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f001 fa44 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002a40:	4603      	mov	r3, r0
 8002a42:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002a44:	e003      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	75fb      	strb	r3, [r7, #23]
      break;
 8002a4a:	e000      	b.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d109      	bne.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002a54:	4b96      	ldr	r3, [pc, #600]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a58:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a60:	4993      	ldr	r1, [pc, #588]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	650b      	str	r3, [r1, #80]	; 0x50
 8002a66:	e001      	b.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
 8002a6a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d03d      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	2b04      	cmp	r3, #4
 8002a7e:	d826      	bhi.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002a80:	a201      	add	r2, pc, #4	; (adr r2, 8002a88 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8002a82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a86:	bf00      	nop
 8002a88:	08002a9d 	.word	0x08002a9d
 8002a8c:	08002aab 	.word	0x08002aab
 8002a90:	08002abd 	.word	0x08002abd
 8002a94:	08002ad5 	.word	0x08002ad5
 8002a98:	08002ad5 	.word	0x08002ad5
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a9c:	4b84      	ldr	r3, [pc, #528]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa0:	4a83      	ldr	r2, [pc, #524]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002aa8:	e015      	b.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3304      	adds	r3, #4
 8002aae:	2100      	movs	r1, #0
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f001 f957 	bl	8003d64 <RCCEx_PLL2_Config>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002aba:	e00c      	b.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	3324      	adds	r3, #36	; 0x24
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f001 fa00 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002acc:	e003      	b.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ad2:	e000      	b.n	8002ad6 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002ad4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ad6:	7dfb      	ldrb	r3, [r7, #23]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d109      	bne.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002adc:	4b74      	ldr	r3, [pc, #464]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002ade:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ae0:	f023 0207 	bic.w	r2, r3, #7
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae8:	4971      	ldr	r1, [pc, #452]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	650b      	str	r3, [r1, #80]	; 0x50
 8002aee:	e001      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	75bb      	strb	r3, [r7, #22]

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d04a      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    switch(PeriphClkInit->Sai2AClockSelection)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b04:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002b08:	d031      	beq.n	8002b6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
 8002b0a:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002b0e:	d82b      	bhi.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b14:	d02d      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002b16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b1a:	d825      	bhi.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b1c:	2bc0      	cmp	r3, #192	; 0xc0
 8002b1e:	d02a      	beq.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002b20:	2bc0      	cmp	r3, #192	; 0xc0
 8002b22:	d821      	bhi.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b24:	2b80      	cmp	r3, #128	; 0x80
 8002b26:	d016      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002b28:	2b80      	cmp	r3, #128	; 0x80
 8002b2a:	d81d      	bhi.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d002      	beq.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8002b30:	2b40      	cmp	r3, #64	; 0x40
 8002b32:	d007      	beq.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002b34:	e018      	b.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
    case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
      /* Enable SAI2A Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b36:	4b5e      	ldr	r3, [pc, #376]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3a:	4a5d      	ldr	r2, [pc, #372]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b40:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b42:	e019      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3304      	adds	r3, #4
 8002b48:	2100      	movs	r1, #0
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f001 f90a 	bl	8003d64 <RCCEx_PLL2_Config>
 8002b50:	4603      	mov	r3, r0
 8002b52:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b54:	e010      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>

    case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	3324      	adds	r3, #36	; 0x24
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f001 f9b3 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002b62:	4603      	mov	r3, r0
 8002b64:	75fb      	strb	r3, [r7, #23]

      /* SAI2A clock source configuration done later after clock selection check */
      break;
 8002b66:	e007      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      /* SPDIF clock is used as source of SAI2A clock */
      /* SAI2A clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	75fb      	strb	r3, [r7, #23]
      break;
 8002b6c:	e004      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b6e:	bf00      	nop
 8002b70:	e002      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b72:	bf00      	nop
 8002b74:	e000      	b.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      break;
 8002b76:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d109      	bne.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8002b7e:	4b4c      	ldr	r3, [pc, #304]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b82:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b8a:	4949      	ldr	r1, [pc, #292]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	650b      	str	r3, [r1, #80]	; 0x50
 8002b90:	e001      	b.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b92:	7dfb      	ldrb	r3, [r7, #23]
 8002b94:	75bb      	strb	r3, [r7, #22]
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d04f      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    switch(PeriphClkInit->Sai2BClockSelection)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ba6:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002baa:	d036      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x24a>
 8002bac:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8002bb0:	d830      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bb2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bb6:	d032      	beq.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8002bb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bbc:	d82a      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bbe:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002bc2:	d02e      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x252>
 8002bc4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002bc8:	d824      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bce:	d018      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8002bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bd4:	d81e      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x244>
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d003      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x212>
 8002bda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bde:	d007      	beq.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0x220>
 8002be0:	e018      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x244>
    {
    case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002be2:	4b33      	ldr	r3, [pc, #204]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be6:	4a32      	ldr	r2, [pc, #200]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002be8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002bee:	e019      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	2100      	movs	r1, #0
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f001 f8b4 	bl	8003d64 <RCCEx_PLL2_Config>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002c00:	e010      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>

    case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	3324      	adds	r3, #36	; 0x24
 8002c06:	2100      	movs	r1, #0
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f001 f95d 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	75fb      	strb	r3, [r7, #23]

      /* SAI2B clock source configuration done later after clock selection check */
      break;
 8002c12:	e007      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>
      /* SPDIF clock is used as source of SAI2B clock */
      /* SAI2B clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	75fb      	strb	r3, [r7, #23]
      break;
 8002c18:	e004      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c1a:	bf00      	nop
 8002c1c:	e002      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c1e:	bf00      	nop
 8002c20:	e000      	b.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x254>
      break;
 8002c22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c24:	7dfb      	ldrb	r3, [r7, #23]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d109      	bne.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8002c2a:	4b21      	ldr	r3, [pc, #132]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c2e:	f423 6260 	bic.w	r2, r3, #3584	; 0xe00
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c36:	491e      	ldr	r1, [pc, #120]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	650b      	str	r3, [r1, #80]	; 0x50
 8002c3c:	e001      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x272>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c3e:	7dfb      	ldrb	r3, [r7, #23]
 8002c40:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d034      	beq.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c52:	2b30      	cmp	r3, #48	; 0x30
 8002c54:	d01c      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8002c56:	2b30      	cmp	r3, #48	; 0x30
 8002c58:	d817      	bhi.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002c5a:	2b20      	cmp	r3, #32
 8002c5c:	d00c      	beq.n	8002c78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c5e:	2b20      	cmp	r3, #32
 8002c60:	d813      	bhi.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d016      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 8002c66:	2b10      	cmp	r3, #16
 8002c68:	d10f      	bne.n	8002c8a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c6a:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6e:	4a10      	ldr	r2, [pc, #64]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c74:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002c76:	e00e      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x2c6>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	2102      	movs	r1, #2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f001 f870 	bl	8003d64 <RCCEx_PLL2_Config>
 8002c84:	4603      	mov	r3, r0
 8002c86:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8002c88:	e005      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	75fb      	strb	r3, [r7, #23]
      break;
 8002c8e:	e002      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c90:	bf00      	nop
 8002c92:	e000      	b.n	8002c96 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
      break;
 8002c94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c96:	7dfb      	ldrb	r3, [r7, #23]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10b      	bne.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002c9c:	4b04      	ldr	r3, [pc, #16]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002c9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ca0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ca8:	4901      	ldr	r1, [pc, #4]	; (8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002cae:	e003      	b.n	8002cb8 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002cb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cb4:	7dfb      	ldrb	r3, [r7, #23]
 8002cb6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d047      	beq.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ccc:	d030      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002cce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002cd2:	d82a      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002cd4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002cd8:	d02c      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x364>
 8002cda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002cde:	d824      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002ce0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ce4:	d018      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8002ce6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cea:	d81e      	bhi.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x328>
 8002cf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cf4:	d007      	beq.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8002cf6:	e018      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cf8:	4bb0      	ldr	r3, [pc, #704]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cfc:	4aaf      	ldr	r2, [pc, #700]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002cfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d02:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002d04:	e017      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3304      	adds	r3, #4
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f001 f829 	bl	8003d64 <RCCEx_PLL2_Config>
 8002d12:	4603      	mov	r3, r0
 8002d14:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002d16:	e00e      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x366>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3324      	adds	r3, #36	; 0x24
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f001 f8d2 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002d24:	4603      	mov	r3, r0
 8002d26:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8002d28:	e005      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x366>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	75fb      	strb	r3, [r7, #23]
      break;
 8002d2e:	e002      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002d30:	bf00      	nop
 8002d32:	e000      	b.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x366>
      break;
 8002d34:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d36:	7dfb      	ldrb	r3, [r7, #23]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d109      	bne.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x380>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002d3c:	4b9f      	ldr	r3, [pc, #636]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d40:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d48:	499c      	ldr	r1, [pc, #624]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	650b      	str	r3, [r1, #80]	; 0x50
 8002d4e:	e001      	b.n	8002d54 <HAL_RCCEx_PeriphCLKConfig+0x384>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d049      	beq.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x424>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d68:	d02e      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002d6a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d6e:	d828      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d70:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d74:	d02a      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002d76:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d7a:	d822      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d7c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d80:	d026      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8002d82:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002d86:	d81c      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d8c:	d010      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8002d8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d92:	d816      	bhi.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d01d      	beq.n	8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8002d98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d9c:	d111      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	3304      	adds	r3, #4
 8002da2:	2101      	movs	r1, #1
 8002da4:	4618      	mov	r0, r3
 8002da6:	f000 ffdd 	bl	8003d64 <RCCEx_PLL2_Config>
 8002daa:	4603      	mov	r3, r0
 8002dac:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002dae:	e012      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	3324      	adds	r3, #36	; 0x24
 8002db4:	2101      	movs	r1, #1
 8002db6:	4618      	mov	r0, r3
 8002db8:	f001 f886 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002dc0:	e009      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	75fb      	strb	r3, [r7, #23]
      break;
 8002dc6:	e006      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dc8:	bf00      	nop
 8002dca:	e004      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dcc:	bf00      	nop
 8002dce:	e002      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dd0:	bf00      	nop
 8002dd2:	e000      	b.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x406>
      break;
 8002dd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002dd6:	7dfb      	ldrb	r3, [r7, #23]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d109      	bne.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x420>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002ddc:	4b77      	ldr	r3, [pc, #476]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002dde:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002de0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002de8:	4974      	ldr	r1, [pc, #464]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	650b      	str	r3, [r1, #80]	; 0x50
 8002dee:	e001      	b.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x424>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df0:	7dfb      	ldrb	r3, [r7, #23]
 8002df2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d053      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002e06:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002e0a:	d034      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002e0c:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 8002e10:	d82e      	bhi.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e16:	d030      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8002e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e1c:	d828      	bhi.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e22:	d02c      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8002e24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e28:	d822      	bhi.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e2a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e2e:	d028      	beq.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8002e30:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002e34:	d81c      	bhi.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e3a:	d010      	beq.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x48e>
 8002e3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e40:	d816      	bhi.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d01f      	beq.n	8002e86 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8002e46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e4a:	d111      	bne.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3304      	adds	r3, #4
 8002e50:	2101      	movs	r1, #1
 8002e52:	4618      	mov	r0, r3
 8002e54:	f000 ff86 	bl	8003d64 <RCCEx_PLL2_Config>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002e5c:	e014      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	3324      	adds	r3, #36	; 0x24
 8002e62:	2101      	movs	r1, #1
 8002e64:	4618      	mov	r0, r3
 8002e66:	f001 f82f 	bl	8003ec8 <RCCEx_PLL3_Config>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002e6e:	e00b      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	75fb      	strb	r3, [r7, #23]
      break;
 8002e74:	e008      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e76:	bf00      	nop
 8002e78:	e006      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e7a:	bf00      	nop
 8002e7c:	e004      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e7e:	bf00      	nop
 8002e80:	e002      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e82:	bf00      	nop
 8002e84:	e000      	b.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
      break;
 8002e86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e88:	7dfb      	ldrb	r3, [r7, #23]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d10a      	bne.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002e8e:	4b4b      	ldr	r3, [pc, #300]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e92:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002e9c:	4947      	ldr	r1, [pc, #284]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	658b      	str	r3, [r1, #88]	; 0x58
 8002ea2:	e001      	b.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ea4:	7dfb      	ldrb	r3, [r7, #23]
 8002ea6:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d02f      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x544>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002eb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ebc:	d00e      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8002ebe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002ec2:	d814      	bhi.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d015      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002ec8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ecc:	d10f      	bne.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x51e>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ece:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed2:	4a3a      	ldr	r2, [pc, #232]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ed8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002eda:	e00c      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x526>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3304      	adds	r3, #4
 8002ee0:	2101      	movs	r1, #1
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 ff3e 	bl	8003d64 <RCCEx_PLL2_Config>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002eec:	e003      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	75fb      	strb	r3, [r7, #23]
      break;
 8002ef2:	e000      	b.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x526>
      break;
 8002ef4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ef6:	7dfb      	ldrb	r3, [r7, #23]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d109      	bne.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x540>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002efc:	4b2f      	ldr	r3, [pc, #188]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002efe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f00:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f08:	492c      	ldr	r1, [pc, #176]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	650b      	str	r3, [r1, #80]	; 0x50
 8002f0e:	e001      	b.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x544>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d032      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d81b      	bhi.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x590>
 8002f28:	a201      	add	r2, pc, #4	; (adr r2, 8002f30 <HAL_RCCEx_PeriphCLKConfig+0x560>)
 8002f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f2e:	bf00      	nop
 8002f30:	08002f67 	.word	0x08002f67
 8002f34:	08002f41 	.word	0x08002f41
 8002f38:	08002f4f 	.word	0x08002f4f
 8002f3c:	08002f67 	.word	0x08002f67
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f40:	4b1e      	ldr	r3, [pc, #120]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f44:	4a1d      	ldr	r2, [pc, #116]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002f4c:	e00c      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x598>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	3304      	adds	r3, #4
 8002f52:	2102      	movs	r1, #2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f000 ff05 	bl	8003d64 <RCCEx_PLL2_Config>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002f5e:	e003      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x598>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	75fb      	strb	r3, [r7, #23]
      break;
 8002f64:	e000      	b.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x598>
      break;
 8002f66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f68:	7dfb      	ldrb	r3, [r7, #23]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d109      	bne.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x5b2>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002f6e:	4b13      	ldr	r3, [pc, #76]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f72:	f023 0203 	bic.w	r2, r3, #3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	4910      	ldr	r1, [pc, #64]	; (8002fbc <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002f80:	e001      	b.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f82:	7dfb      	ldrb	r3, [r7, #23]
 8002f84:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 808a 	beq.w	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f94:	4b0a      	ldr	r3, [pc, #40]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a09      	ldr	r2, [pc, #36]	; (8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fa0:	f7fe f97e 	bl	80012a0 <HAL_GetTick>
 8002fa4:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fa6:	e00d      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fa8:	f7fe f97a 	bl	80012a0 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b64      	cmp	r3, #100	; 0x64
 8002fb4:	d906      	bls.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	75fb      	strb	r3, [r7, #23]
        break;
 8002fba:	e009      	b.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8002fbc:	58024400 	.word	0x58024400
 8002fc0:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002fc4:	4bba      	ldr	r3, [pc, #744]	; (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0eb      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
      }
    }

    if(ret == HAL_OK)
 8002fd0:	7dfb      	ldrb	r3, [r7, #23]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d166      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002fd6:	4bb7      	ldr	r3, [pc, #732]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002fe0:	4053      	eors	r3, r2
 8002fe2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d013      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fea:	4bb2      	ldr	r3, [pc, #712]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ff2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002ff4:	4baf      	ldr	r3, [pc, #700]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff8:	4aae      	ldr	r2, [pc, #696]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8002ffa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ffe:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003000:	4bac      	ldr	r3, [pc, #688]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003004:	4aab      	ldr	r2, [pc, #684]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800300c:	4aa9      	ldr	r2, [pc, #676]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003018:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800301c:	d115      	bne.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301e:	f7fe f93f 	bl	80012a0 <HAL_GetTick>
 8003022:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003024:	e00b      	b.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003026:	f7fe f93b 	bl	80012a0 <HAL_GetTick>
 800302a:	4602      	mov	r2, r0
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	1ad3      	subs	r3, r2, r3
 8003030:	f241 3288 	movw	r2, #5000	; 0x1388
 8003034:	4293      	cmp	r3, r2
 8003036:	d902      	bls.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8003038:	2303      	movs	r3, #3
 800303a:	75fb      	strb	r3, [r7, #23]
            break;
 800303c:	e005      	b.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800303e:	4b9d      	ldr	r3, [pc, #628]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003040:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003042:	f003 0302 	and.w	r3, r3, #2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d0ed      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 800304a:	7dfb      	ldrb	r3, [r7, #23]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d126      	bne.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003056:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800305a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800305e:	d10d      	bne.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8003060:	4b94      	ldr	r3, [pc, #592]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003062:	691b      	ldr	r3, [r3, #16]
 8003064:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800306e:	0919      	lsrs	r1, r3, #4
 8003070:	4b91      	ldr	r3, [pc, #580]	; (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8003072:	400b      	ands	r3, r1
 8003074:	498f      	ldr	r1, [pc, #572]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003076:	4313      	orrs	r3, r2
 8003078:	610b      	str	r3, [r1, #16]
 800307a:	e005      	b.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 800307c:	4b8d      	ldr	r3, [pc, #564]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	4a8c      	ldr	r2, [pc, #560]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003082:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003086:	6113      	str	r3, [r2, #16]
 8003088:	4b8a      	ldr	r3, [pc, #552]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800308a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003092:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003096:	4987      	ldr	r1, [pc, #540]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003098:	4313      	orrs	r3, r2
 800309a:	670b      	str	r3, [r1, #112]	; 0x70
 800309c:	e004      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800309e:	7dfb      	ldrb	r3, [r7, #23]
 80030a0:	75bb      	strb	r3, [r7, #22]
 80030a2:	e001      	b.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a4:	7dfb      	ldrb	r3, [r7, #23]
 80030a6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d07f      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030ba:	2b28      	cmp	r3, #40	; 0x28
 80030bc:	d866      	bhi.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 80030be:	a201      	add	r2, pc, #4	; (adr r2, 80030c4 <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 80030c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030c4:	08003193 	.word	0x08003193
 80030c8:	0800318d 	.word	0x0800318d
 80030cc:	0800318d 	.word	0x0800318d
 80030d0:	0800318d 	.word	0x0800318d
 80030d4:	0800318d 	.word	0x0800318d
 80030d8:	0800318d 	.word	0x0800318d
 80030dc:	0800318d 	.word	0x0800318d
 80030e0:	0800318d 	.word	0x0800318d
 80030e4:	08003169 	.word	0x08003169
 80030e8:	0800318d 	.word	0x0800318d
 80030ec:	0800318d 	.word	0x0800318d
 80030f0:	0800318d 	.word	0x0800318d
 80030f4:	0800318d 	.word	0x0800318d
 80030f8:	0800318d 	.word	0x0800318d
 80030fc:	0800318d 	.word	0x0800318d
 8003100:	0800318d 	.word	0x0800318d
 8003104:	0800317b 	.word	0x0800317b
 8003108:	0800318d 	.word	0x0800318d
 800310c:	0800318d 	.word	0x0800318d
 8003110:	0800318d 	.word	0x0800318d
 8003114:	0800318d 	.word	0x0800318d
 8003118:	0800318d 	.word	0x0800318d
 800311c:	0800318d 	.word	0x0800318d
 8003120:	0800318d 	.word	0x0800318d
 8003124:	08003193 	.word	0x08003193
 8003128:	0800318d 	.word	0x0800318d
 800312c:	0800318d 	.word	0x0800318d
 8003130:	0800318d 	.word	0x0800318d
 8003134:	0800318d 	.word	0x0800318d
 8003138:	0800318d 	.word	0x0800318d
 800313c:	0800318d 	.word	0x0800318d
 8003140:	0800318d 	.word	0x0800318d
 8003144:	08003193 	.word	0x08003193
 8003148:	0800318d 	.word	0x0800318d
 800314c:	0800318d 	.word	0x0800318d
 8003150:	0800318d 	.word	0x0800318d
 8003154:	0800318d 	.word	0x0800318d
 8003158:	0800318d 	.word	0x0800318d
 800315c:	0800318d 	.word	0x0800318d
 8003160:	0800318d 	.word	0x0800318d
 8003164:	08003193 	.word	0x08003193
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3304      	adds	r3, #4
 800316c:	2101      	movs	r1, #1
 800316e:	4618      	mov	r0, r3
 8003170:	f000 fdf8 	bl	8003d64 <RCCEx_PLL2_Config>
 8003174:	4603      	mov	r3, r0
 8003176:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003178:	e00c      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3324      	adds	r3, #36	; 0x24
 800317e:	2101      	movs	r1, #1
 8003180:	4618      	mov	r0, r3
 8003182:	f000 fea1 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003186:	4603      	mov	r3, r0
 8003188:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800318a:	e003      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	75fb      	strb	r3, [r7, #23]
      break;
 8003190:	e000      	b.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 8003192:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003194:	7dfb      	ldrb	r3, [r7, #23]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d10a      	bne.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800319a:	4b46      	ldr	r3, [pc, #280]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800319c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80031a8:	4942      	ldr	r1, [pc, #264]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	654b      	str	r3, [r1, #84]	; 0x54
 80031ae:	e001      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031b0:	7dfb      	ldrb	r3, [r7, #23]
 80031b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0302 	and.w	r3, r3, #2
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d038      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d821      	bhi.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80031c8:	a201      	add	r2, pc, #4	; (adr r2, 80031d0 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80031ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031ce:	bf00      	nop
 80031d0:	08003213 	.word	0x08003213
 80031d4:	080031e9 	.word	0x080031e9
 80031d8:	080031fb 	.word	0x080031fb
 80031dc:	08003213 	.word	0x08003213
 80031e0:	08003213 	.word	0x08003213
 80031e4:	08003213 	.word	0x08003213
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	3304      	adds	r3, #4
 80031ec:	2101      	movs	r1, #1
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fdb8 	bl	8003d64 <RCCEx_PLL2_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80031f8:	e00c      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3324      	adds	r3, #36	; 0x24
 80031fe:	2101      	movs	r1, #1
 8003200:	4618      	mov	r0, r3
 8003202:	f000 fe61 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003206:	4603      	mov	r3, r0
 8003208:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800320a:	e003      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	75fb      	strb	r3, [r7, #23]
      break;
 8003210:	e000      	b.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8003212:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003214:	7dfb      	ldrb	r3, [r7, #23]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d109      	bne.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800321a:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800321c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800321e:	f023 0207 	bic.w	r2, r3, #7
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003226:	4923      	ldr	r1, [pc, #140]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8003228:	4313      	orrs	r3, r2
 800322a:	654b      	str	r3, [r1, #84]	; 0x54
 800322c:	e001      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322e:	7dfb      	ldrb	r3, [r7, #23]
 8003230:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0304 	and.w	r3, r3, #4
 800323a:	2b00      	cmp	r3, #0
 800323c:	d040      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003244:	2b05      	cmp	r3, #5
 8003246:	d821      	bhi.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003248:	a201      	add	r2, pc, #4	; (adr r2, 8003250 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800324a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800324e:	bf00      	nop
 8003250:	08003293 	.word	0x08003293
 8003254:	08003269 	.word	0x08003269
 8003258:	0800327b 	.word	0x0800327b
 800325c:	08003293 	.word	0x08003293
 8003260:	08003293 	.word	0x08003293
 8003264:	08003293 	.word	0x08003293
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3304      	adds	r3, #4
 800326c:	2101      	movs	r1, #1
 800326e:	4618      	mov	r0, r3
 8003270:	f000 fd78 	bl	8003d64 <RCCEx_PLL2_Config>
 8003274:	4603      	mov	r3, r0
 8003276:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003278:	e00c      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	3324      	adds	r3, #36	; 0x24
 800327e:	2101      	movs	r1, #1
 8003280:	4618      	mov	r0, r3
 8003282:	f000 fe21 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003286:	4603      	mov	r3, r0
 8003288:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800328a:	e003      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	75fb      	strb	r3, [r7, #23]
      break;
 8003290:	e000      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8003292:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003294:	7dfb      	ldrb	r3, [r7, #23]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d110      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800329a:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800329c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800329e:	f023 0207 	bic.w	r2, r3, #7
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80032a8:	4902      	ldr	r1, [pc, #8]	; (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	658b      	str	r3, [r1, #88]	; 0x58
 80032ae:	e007      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80032b0:	58024800 	.word	0x58024800
 80032b4:	58024400 	.word	0x58024400
 80032b8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	7dfb      	ldrb	r3, [r7, #23]
 80032be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0320 	and.w	r3, r3, #32
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d04b      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032d6:	d02e      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x966>
 80032d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032dc:	d828      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e2:	d02a      	beq.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80032e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032e8:	d822      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80032ee:	d026      	beq.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80032f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80032f4:	d81c      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80032f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80032fa:	d010      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80032fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003300:	d816      	bhi.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003302:	2b00      	cmp	r3, #0
 8003304:	d01d      	beq.n	8003342 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8003306:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800330a:	d111      	bne.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	3304      	adds	r3, #4
 8003310:	2100      	movs	r1, #0
 8003312:	4618      	mov	r0, r3
 8003314:	f000 fd26 	bl	8003d64 <RCCEx_PLL2_Config>
 8003318:	4603      	mov	r3, r0
 800331a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800331c:	e012      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3324      	adds	r3, #36	; 0x24
 8003322:	2102      	movs	r1, #2
 8003324:	4618      	mov	r0, r3
 8003326:	f000 fdcf 	bl	8003ec8 <RCCEx_PLL3_Config>
 800332a:	4603      	mov	r3, r0
 800332c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800332e:	e009      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	75fb      	strb	r3, [r7, #23]
      break;
 8003334:	e006      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003336:	bf00      	nop
 8003338:	e004      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800333a:	bf00      	nop
 800333c:	e002      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800333e:	bf00      	nop
 8003340:	e000      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8003342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003344:	7dfb      	ldrb	r3, [r7, #23]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d10a      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800334a:	4bb3      	ldr	r3, [pc, #716]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800334c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800334e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003358:	49af      	ldr	r1, [pc, #700]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800335a:	4313      	orrs	r3, r2
 800335c:	654b      	str	r3, [r1, #84]	; 0x54
 800335e:	e001      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003360:	7dfb      	ldrb	r3, [r7, #23]
 8003362:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336c:	2b00      	cmp	r3, #0
 800336e:	d04b      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003376:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800337a:	d02e      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800337c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003380:	d828      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003386:	d02a      	beq.n	80033de <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8003388:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800338c:	d822      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800338e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003392:	d026      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003394:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003398:	d81c      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800339a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800339e:	d010      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 80033a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033a4:	d816      	bhi.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d01d      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 80033aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ae:	d111      	bne.n	80033d4 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3304      	adds	r3, #4
 80033b4:	2100      	movs	r1, #0
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fcd4 	bl	8003d64 <RCCEx_PLL2_Config>
 80033bc:	4603      	mov	r3, r0
 80033be:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80033c0:	e012      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	3324      	adds	r3, #36	; 0x24
 80033c6:	2102      	movs	r1, #2
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 fd7d 	bl	8003ec8 <RCCEx_PLL3_Config>
 80033ce:	4603      	mov	r3, r0
 80033d0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80033d2:	e009      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	75fb      	strb	r3, [r7, #23]
      break;
 80033d8:	e006      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033da:	bf00      	nop
 80033dc:	e004      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033de:	bf00      	nop
 80033e0:	e002      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033e2:	bf00      	nop
 80033e4:	e000      	b.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80033e6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033e8:	7dfb      	ldrb	r3, [r7, #23]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10a      	bne.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80033ee:	4b8a      	ldr	r3, [pc, #552]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80033fc:	4986      	ldr	r1, [pc, #536]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	658b      	str	r3, [r1, #88]	; 0x58
 8003402:	e001      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003404:	7dfb      	ldrb	r3, [r7, #23]
 8003406:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003410:	2b00      	cmp	r3, #0
 8003412:	d04b      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800341a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800341e:	d02e      	beq.n	800347e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8003420:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003424:	d828      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003426:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800342a:	d02a      	beq.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800342c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003430:	d822      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003432:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003436:	d026      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8003438:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800343c:	d81c      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800343e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003442:	d010      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8003444:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003448:	d816      	bhi.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800344a:	2b00      	cmp	r3, #0
 800344c:	d01d      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0xaba>
 800344e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003452:	d111      	bne.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3304      	adds	r3, #4
 8003458:	2100      	movs	r1, #0
 800345a:	4618      	mov	r0, r3
 800345c:	f000 fc82 	bl	8003d64 <RCCEx_PLL2_Config>
 8003460:	4603      	mov	r3, r0
 8003462:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003464:	e012      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3324      	adds	r3, #36	; 0x24
 800346a:	2102      	movs	r1, #2
 800346c:	4618      	mov	r0, r3
 800346e:	f000 fd2b 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003472:	4603      	mov	r3, r0
 8003474:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003476:	e009      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	75fb      	strb	r3, [r7, #23]
      break;
 800347c:	e006      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800347e:	bf00      	nop
 8003480:	e004      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003482:	bf00      	nop
 8003484:	e002      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8003486:	bf00      	nop
 8003488:	e000      	b.n	800348c <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 800348a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800348c:	7dfb      	ldrb	r3, [r7, #23]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003492:	4b61      	ldr	r3, [pc, #388]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003496:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80034a0:	495d      	ldr	r1, [pc, #372]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	658b      	str	r3, [r1, #88]	; 0x58
 80034a6:	e001      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a8:	7dfb      	ldrb	r3, [r7, #23]
 80034aa:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c2:	d10a      	bne.n	80034da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3324      	adds	r3, #36	; 0x24
 80034c8:	2102      	movs	r1, #2
 80034ca:	4618      	mov	r0, r3
 80034cc:	f000 fcfc 	bl	8003ec8 <RCCEx_PLL3_Config>
 80034d0:	4603      	mov	r3, r0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d001      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0xb0a>
        {
          status = HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80034da:	4b4f      	ldr	r3, [pc, #316]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034e8:	494b      	ldr	r1, [pc, #300]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0310 	and.w	r3, r3, #16
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d01a      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xb60>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003500:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003504:	d10a      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3324      	adds	r3, #36	; 0x24
 800350a:	2102      	movs	r1, #2
 800350c:	4618      	mov	r0, r3
 800350e:	f000 fcdb 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
      {
        status = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800351c:	4b3e      	ldr	r3, [pc, #248]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800352a:	493b      	ldr	r1, [pc, #236]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800352c:	4313      	orrs	r3, r2
 800352e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d034      	beq.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003542:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003546:	d01d      	beq.n	8003584 <HAL_RCCEx_PeriphCLKConfig+0xbb4>
 8003548:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800354c:	d817      	bhi.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xbae>
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0xb8a>
 8003552:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003556:	d009      	beq.n	800356c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003558:	e011      	b.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xbae>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	3304      	adds	r3, #4
 800355e:	2100      	movs	r1, #0
 8003560:	4618      	mov	r0, r3
 8003562:	f000 fbff 	bl	8003d64 <RCCEx_PLL2_Config>
 8003566:	4603      	mov	r3, r0
 8003568:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800356a:	e00c      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xbb6>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3324      	adds	r3, #36	; 0x24
 8003570:	2102      	movs	r1, #2
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fca8 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003578:	4603      	mov	r3, r0
 800357a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800357c:	e003      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	75fb      	strb	r3, [r7, #23]
      break;
 8003582:	e000      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
      break;
 8003584:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d10a      	bne.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800358c:	4b22      	ldr	r3, [pc, #136]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800358e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003590:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800359a:	491f      	ldr	r1, [pc, #124]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 800359c:	4313      	orrs	r3, r2
 800359e:	658b      	str	r3, [r1, #88]	; 0x58
 80035a0:	e001      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a2:	7dfb      	ldrb	r3, [r7, #23]
 80035a4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d036      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xc50>
  {

    switch(PeriphClkInit->UsbClockSelection)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035b8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035bc:	d01c      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80035be:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80035c2:	d816      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 80035c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035c8:	d003      	beq.n	80035d2 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 80035ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035ce:	d007      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 80035d0:	e00f      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035d2:	4b11      	ldr	r3, [pc, #68]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80035d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d6:	4a10      	ldr	r2, [pc, #64]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 80035d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80035de:	e00c      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3324      	adds	r3, #36	; 0x24
 80035e4:	2101      	movs	r1, #1
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fc6e 	bl	8003ec8 <RCCEx_PLL3_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80035f0:	e003      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	75fb      	strb	r3, [r7, #23]
      break;
 80035f6:	e000      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 80035f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035fa:	7dfb      	ldrb	r3, [r7, #23]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10d      	bne.n	800361c <HAL_RCCEx_PeriphCLKConfig+0xc4c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003600:	4b05      	ldr	r3, [pc, #20]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003604:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800360e:	4902      	ldr	r1, [pc, #8]	; (8003618 <HAL_RCCEx_PeriphCLKConfig+0xc48>)
 8003610:	4313      	orrs	r3, r2
 8003612:	654b      	str	r3, [r1, #84]	; 0x54
 8003614:	e004      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0xc50>
 8003616:	bf00      	nop
 8003618:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361c:	7dfb      	ldrb	r3, [r7, #23]
 800361e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d029      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003630:	2b00      	cmp	r3, #0
 8003632:	d003      	beq.n	800363c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8003634:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003638:	d007      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
 800363a:	e00f      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800363c:	4b69      	ldr	r3, [pc, #420]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800363e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003640:	4a68      	ldr	r2, [pc, #416]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003642:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003646:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003648:	e00b      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3304      	adds	r3, #4
 800364e:	2102      	movs	r1, #2
 8003650:	4618      	mov	r0, r3
 8003652:	f000 fb87 	bl	8003d64 <RCCEx_PLL2_Config>
 8003656:	4603      	mov	r3, r0
 8003658:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800365a:	e002      	b.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0xc92>

    default:
      ret = HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	75fb      	strb	r3, [r7, #23]
      break;
 8003660:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003662:	7dfb      	ldrb	r3, [r7, #23]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d109      	bne.n	800367c <HAL_RCCEx_PeriphCLKConfig+0xcac>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003668:	4b5e      	ldr	r3, [pc, #376]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800366a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800366c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003674:	495b      	ldr	r1, [pc, #364]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003676:	4313      	orrs	r3, r2
 8003678:	64cb      	str	r3, [r1, #76]	; 0x4c
 800367a:	e001      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800367c:	7dfb      	ldrb	r3, [r7, #23]
 800367e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d00a      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	3324      	adds	r3, #36	; 0x24
 8003690:	2102      	movs	r1, #2
 8003692:	4618      	mov	r0, r3
 8003694:	f000 fc18 	bl	8003ec8 <RCCEx_PLL3_Config>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d001      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0xcd2>
    {
      status=HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d032      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {

    switch(PeriphClkInit->RngClockSelection)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036b8:	d017      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0xd1a>
 80036ba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036be:	d811      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80036c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036c4:	d013      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xd1e>
 80036c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ca:	d80b      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d010      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0xd22>
 80036d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036d4:	d106      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036d6:	4b43      	ldr	r3, [pc, #268]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036da:	4a42      	ldr	r2, [pc, #264]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80036e2:	e007      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	75fb      	strb	r3, [r7, #23]
      break;
 80036e8:	e004      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036ea:	bf00      	nop
 80036ec:	e002      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036ee:	bf00      	nop
 80036f0:	e000      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
      break;
 80036f2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036f4:	7dfb      	ldrb	r3, [r7, #23]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10a      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036fa:	4b3a      	ldr	r3, [pc, #232]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80036fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003708:	4936      	ldr	r1, [pc, #216]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800370a:	4313      	orrs	r3, r2
 800370c:	654b      	str	r3, [r1, #84]	; 0x54
 800370e:	e001      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0xd44>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xd62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003720:	4b30      	ldr	r3, [pc, #192]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003722:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003724:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800372c:	492d      	ldr	r1, [pc, #180]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800372e:	4313      	orrs	r3, r2
 8003730:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d008      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xd80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800373e:	4b29      	ldr	r3, [pc, #164]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003740:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003742:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800374a:	4926      	ldr	r1, [pc, #152]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800374c:	4313      	orrs	r3, r2
 800374e:	650b      	str	r3, [r1, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0xd9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800375c:	4b21      	ldr	r3, [pc, #132]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800375e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003760:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003768:	491e      	ldr	r1, [pc, #120]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800376a:	4313      	orrs	r3, r2
 800376c:	658b      	str	r3, [r1, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d00d      	beq.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800377a:	4b1a      	ldr	r3, [pc, #104]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	4a19      	ldr	r2, [pc, #100]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003780:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003784:	6113      	str	r3, [r2, #16]
 8003786:	4b17      	ldr	r3, [pc, #92]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003790:	4914      	ldr	r1, [pc, #80]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 8003792:	4313      	orrs	r3, r2
 8003794:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	da08      	bge.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xde0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800379e:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037aa:	490e      	ldr	r1, [pc, #56]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d009      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0xe00>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80037bc:	4b09      	ldr	r3, [pc, #36]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ca:	4906      	ldr	r1, [pc, #24]	; (80037e4 <HAL_RCCEx_PeriphCLKConfig+0xe14>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80037d0:	7dbb      	ldrb	r3, [r7, #22]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d101      	bne.n	80037da <HAL_RCCEx_PeriphCLKConfig+0xe0a>
  {
    return HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	e000      	b.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0xe0c>
  }
  return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3718      	adds	r7, #24
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	58024400 	.word	0x58024400

080037e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 80037ec:	f7ff f894 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 80037f0:	4602      	mov	r2, r0
 80037f2:	4b06      	ldr	r3, [pc, #24]	; (800380c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	091b      	lsrs	r3, r3, #4
 80037f8:	f003 0307 	and.w	r3, r3, #7
 80037fc:	4904      	ldr	r1, [pc, #16]	; (8003810 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80037fe:	5ccb      	ldrb	r3, [r1, r3]
 8003800:	f003 031f 	and.w	r3, r3, #31
 8003804:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8003808:	4618      	mov	r0, r3
 800380a:	bd80      	pop	{r7, pc}
 800380c:	58024400 	.word	0x58024400
 8003810:	0800f6a8 	.word	0x0800f6a8

08003814 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8003814:	b480      	push	{r7}
 8003816:	b089      	sub	sp, #36	; 0x24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800381c:	4ba1      	ldr	r3, [pc, #644]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800381e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003820:	f003 0303 	and.w	r3, r3, #3
 8003824:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8003826:	4b9f      	ldr	r3, [pc, #636]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382a:	0b1b      	lsrs	r3, r3, #12
 800382c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003830:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003832:	4b9c      	ldr	r3, [pc, #624]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003836:	091b      	lsrs	r3, r3, #4
 8003838:	f003 0301 	and.w	r3, r3, #1
 800383c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800383e:	4b99      	ldr	r3, [pc, #612]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003842:	08db      	lsrs	r3, r3, #3
 8003844:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	fb02 f303 	mul.w	r3, r2, r3
 800384e:	ee07 3a90 	vmov	s15, r3
 8003852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003856:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b00      	cmp	r3, #0
 800385e:	f000 8111 	beq.w	8003a84 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	2b02      	cmp	r3, #2
 8003866:	f000 8083 	beq.w	8003970 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2b02      	cmp	r3, #2
 800386e:	f200 80a1 	bhi.w	80039b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d003      	beq.n	8003880 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d056      	beq.n	800392c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800387e:	e099      	b.n	80039b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003880:	4b88      	ldr	r3, [pc, #544]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0320 	and.w	r3, r3, #32
 8003888:	2b00      	cmp	r3, #0
 800388a:	d02d      	beq.n	80038e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800388c:	4b85      	ldr	r3, [pc, #532]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	08db      	lsrs	r3, r3, #3
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	4a84      	ldr	r2, [pc, #528]	; (8003aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003898:	fa22 f303 	lsr.w	r3, r2, r3
 800389c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800389e:	68bb      	ldr	r3, [r7, #8]
 80038a0:	ee07 3a90 	vmov	s15, r3
 80038a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	ee07 3a90 	vmov	s15, r3
 80038ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038b6:	4b7b      	ldr	r3, [pc, #492]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038be:	ee07 3a90 	vmov	s15, r3
 80038c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80038ca:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80038ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80038da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038e2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80038e6:	e087      	b.n	80039f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	ee07 3a90 	vmov	s15, r3
 80038ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038f2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80038f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038fa:	4b6a      	ldr	r3, [pc, #424]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80038fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003902:	ee07 3a90 	vmov	s15, r3
 8003906:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800390a:	ed97 6a03 	vldr	s12, [r7, #12]
 800390e:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003912:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003916:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800391a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800391e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003922:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003926:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800392a:	e065      	b.n	80039f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003936:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800393a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800393e:	4b59      	ldr	r3, [pc, #356]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003942:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003946:	ee07 3a90 	vmov	s15, r3
 800394a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800394e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003952:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003956:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800395a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800395e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003962:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003966:	ee67 7a27 	vmul.f32	s15, s14, s15
 800396a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800396e:	e043      	b.n	80039f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	ee07 3a90 	vmov	s15, r3
 8003976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800397a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800397e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003982:	4b48      	ldr	r3, [pc, #288]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800398a:	ee07 3a90 	vmov	s15, r3
 800398e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003992:	ed97 6a03 	vldr	s12, [r7, #12]
 8003996:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800399a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800399e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039b2:	e021      	b.n	80039f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039be:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80039c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039c6:	4b37      	ldr	r3, [pc, #220]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039ce:	ee07 3a90 	vmov	s15, r3
 80039d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80039da:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003aac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80039de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80039f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80039f8:	4b2a      	ldr	r3, [pc, #168]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80039fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fc:	0a5b      	lsrs	r3, r3, #9
 80039fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a12:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a1e:	ee17 2a90 	vmov	r2, s15
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8003a26:	4b1f      	ldr	r3, [pc, #124]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a2a:	0c1b      	lsrs	r3, r3, #16
 8003a2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a30:	ee07 3a90 	vmov	s15, r3
 8003a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a3c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a40:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a4c:	ee17 2a90 	vmov	r2, s15
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003a54:	4b13      	ldr	r3, [pc, #76]	; (8003aa4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a58:	0e1b      	lsrs	r3, r3, #24
 8003a5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003a6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003a6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a7a:	ee17 2a90 	vmov	r2, s15
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003a82:	e008      	b.n	8003a96 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	609a      	str	r2, [r3, #8]
}
 8003a96:	bf00      	nop
 8003a98:	3724      	adds	r7, #36	; 0x24
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	58024400 	.word	0x58024400
 8003aa8:	03d09000 	.word	0x03d09000
 8003aac:	46000000 	.word	0x46000000
 8003ab0:	4c742400 	.word	0x4c742400
 8003ab4:	4a742400 	.word	0x4a742400
 8003ab8:	4af42400 	.word	0x4af42400

08003abc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b089      	sub	sp, #36	; 0x24
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003ac4:	4ba1      	ldr	r3, [pc, #644]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ac8:	f003 0303 	and.w	r3, r3, #3
 8003acc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003ace:	4b9f      	ldr	r3, [pc, #636]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ad2:	0d1b      	lsrs	r3, r3, #20
 8003ad4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8003ada:	4b9c      	ldr	r3, [pc, #624]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8003ae6:	4b99      	ldr	r3, [pc, #612]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	08db      	lsrs	r3, r3, #3
 8003aec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	fb02 f303 	mul.w	r3, r2, r3
 8003af6:	ee07 3a90 	vmov	s15, r3
 8003afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f000 8111 	beq.w	8003d2c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b02      	cmp	r3, #2
 8003b0e:	f000 8083 	beq.w	8003c18 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	f200 80a1 	bhi.w	8003c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d056      	beq.n	8003bd4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8003b26:	e099      	b.n	8003c5c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003b28:	4b88      	ldr	r3, [pc, #544]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0320 	and.w	r3, r3, #32
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d02d      	beq.n	8003b90 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003b34:	4b85      	ldr	r3, [pc, #532]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	08db      	lsrs	r3, r3, #3
 8003b3a:	f003 0303 	and.w	r3, r3, #3
 8003b3e:	4a84      	ldr	r2, [pc, #528]	; (8003d50 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8003b40:	fa22 f303 	lsr.w	r3, r2, r3
 8003b44:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	ee07 3a90 	vmov	s15, r3
 8003b4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	ee07 3a90 	vmov	s15, r3
 8003b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b5e:	4b7b      	ldr	r3, [pc, #492]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b66:	ee07 3a90 	vmov	s15, r3
 8003b6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b6e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003b72:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003b76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b7e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003b82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b8a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003b8e:	e087      	b.n	8003ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	ee07 3a90 	vmov	s15, r3
 8003b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003d58 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba2:	4b6a      	ldr	r3, [pc, #424]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003baa:	ee07 3a90 	vmov	s15, r3
 8003bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bb2:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bb6:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003bc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003bd2:	e065      	b.n	8003ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	ee07 3a90 	vmov	s15, r3
 8003bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bde:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003be2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003be6:	4b59      	ldr	r3, [pc, #356]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bee:	ee07 3a90 	vmov	s15, r3
 8003bf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bf6:	ed97 6a03 	vldr	s12, [r7, #12]
 8003bfa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003bfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c16:	e043      	b.n	8003ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c22:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003d60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8003c26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c2a:	4b48      	ldr	r3, [pc, #288]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c32:	ee07 3a90 	vmov	s15, r3
 8003c36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c3e:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c5a:	e021      	b.n	8003ca0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	ee07 3a90 	vmov	s15, r3
 8003c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c66:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003d5c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003c6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c6e:	4b37      	ldr	r3, [pc, #220]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003c70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c76:	ee07 3a90 	vmov	s15, r3
 8003c7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8003c82:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003d54 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8003c86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003c92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c9a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c9e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003ca0:	4b2a      	ldr	r3, [pc, #168]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca4:	0a5b      	lsrs	r3, r3, #9
 8003ca6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003caa:	ee07 3a90 	vmov	s15, r3
 8003cae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cc6:	ee17 2a90 	vmov	r2, s15
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003cce:	4b1f      	ldr	r3, [pc, #124]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	0c1b      	lsrs	r3, r3, #16
 8003cd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003cd8:	ee07 3a90 	vmov	s15, r3
 8003cdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ce0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003ce4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003ce8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cf0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cf4:	ee17 2a90 	vmov	r2, s15
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8003cfc:	4b13      	ldr	r3, [pc, #76]	; (8003d4c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	0e1b      	lsrs	r3, r3, #24
 8003d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d06:	ee07 3a90 	vmov	s15, r3
 8003d0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003d12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003d16:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d22:	ee17 2a90 	vmov	r2, s15
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8003d2a:	e008      	b.n	8003d3e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	609a      	str	r2, [r3, #8]
}
 8003d3e:	bf00      	nop
 8003d40:	3724      	adds	r7, #36	; 0x24
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr
 8003d4a:	bf00      	nop
 8003d4c:	58024400 	.word	0x58024400
 8003d50:	03d09000 	.word	0x03d09000
 8003d54:	46000000 	.word	0x46000000
 8003d58:	4c742400 	.word	0x4c742400
 8003d5c:	4a742400 	.word	0x4a742400
 8003d60:	4af42400 	.word	0x4af42400

08003d64 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
 8003d6c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003d72:	4b53      	ldr	r3, [pc, #332]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d76:	f003 0303 	and.w	r3, r3, #3
 8003d7a:	2b03      	cmp	r3, #3
 8003d7c:	d101      	bne.n	8003d82 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e099      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003d82:	4b4f      	ldr	r3, [pc, #316]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a4e      	ldr	r2, [pc, #312]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003d88:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d8e:	f7fd fa87 	bl	80012a0 <HAL_GetTick>
 8003d92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003d94:	e008      	b.n	8003da8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003d96:	f7fd fa83 	bl	80012a0 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d901      	bls.n	8003da8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	e086      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003da8:	4b45      	ldr	r3, [pc, #276]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1f0      	bne.n	8003d96 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003db4:	4b42      	ldr	r3, [pc, #264]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	031b      	lsls	r3, r3, #12
 8003dc2:	493f      	ldr	r1, [pc, #252]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	628b      	str	r3, [r1, #40]	; 0x28
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	3b01      	subs	r3, #1
 8003dce:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	3b01      	subs	r3, #1
 8003dd8:	025b      	lsls	r3, r3, #9
 8003dda:	b29b      	uxth	r3, r3
 8003ddc:	431a      	orrs	r2, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	041b      	lsls	r3, r3, #16
 8003de6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003dea:	431a      	orrs	r2, r3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	691b      	ldr	r3, [r3, #16]
 8003df0:	3b01      	subs	r3, #1
 8003df2:	061b      	lsls	r3, r3, #24
 8003df4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003df8:	4931      	ldr	r1, [pc, #196]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003dfe:	4b30      	ldr	r3, [pc, #192]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	695b      	ldr	r3, [r3, #20]
 8003e0a:	492d      	ldr	r1, [pc, #180]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e0c:	4313      	orrs	r3, r2
 8003e0e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003e10:	4b2b      	ldr	r3, [pc, #172]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e14:	f023 0220 	bic.w	r2, r3, #32
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	4928      	ldr	r1, [pc, #160]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003e22:	4b27      	ldr	r3, [pc, #156]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e26:	4a26      	ldr	r2, [pc, #152]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e28:	f023 0310 	bic.w	r3, r3, #16
 8003e2c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003e2e:	4b24      	ldr	r3, [pc, #144]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e32:	4b24      	ldr	r3, [pc, #144]	; (8003ec4 <RCCEx_PLL2_Config+0x160>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	69d2      	ldr	r2, [r2, #28]
 8003e3a:	00d2      	lsls	r2, r2, #3
 8003e3c:	4920      	ldr	r1, [pc, #128]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003e42:	4b1f      	ldr	r3, [pc, #124]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e46:	4a1e      	ldr	r2, [pc, #120]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e48:	f043 0310 	orr.w	r3, r3, #16
 8003e4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003e54:	4b1a      	ldr	r3, [pc, #104]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e58:	4a19      	ldr	r2, [pc, #100]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003e5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e60:	e00f      	b.n	8003e82 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d106      	bne.n	8003e76 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003e68:	4b15      	ldr	r3, [pc, #84]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	4a14      	ldr	r2, [pc, #80]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e72:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003e74:	e005      	b.n	8003e82 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003e76:	4b12      	ldr	r3, [pc, #72]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7a:	4a11      	ldr	r2, [pc, #68]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003e80:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003e82:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a0e      	ldr	r2, [pc, #56]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003e88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e8e:	f7fd fa07 	bl	80012a0 <HAL_GetTick>
 8003e92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003e94:	e008      	b.n	8003ea8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8003e96:	f7fd fa03 	bl	80012a0 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	1ad3      	subs	r3, r2, r3
 8003ea0:	2b02      	cmp	r3, #2
 8003ea2:	d901      	bls.n	8003ea8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	e006      	b.n	8003eb6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003ea8:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <RCCEx_PLL2_Config+0x15c>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f0      	beq.n	8003e96 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	58024400 	.word	0x58024400
 8003ec4:	ffff0007 	.word	0xffff0007

08003ec8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
 8003ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ed6:	4b53      	ldr	r3, [pc, #332]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	2b03      	cmp	r3, #3
 8003ee0:	d101      	bne.n	8003ee6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e099      	b.n	800401a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ee6:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a4e      	ldr	r2, [pc, #312]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003eec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef2:	f7fd f9d5 	bl	80012a0 <HAL_GetTick>
 8003ef6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003ef8:	e008      	b.n	8003f0c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003efa:	f7fd f9d1 	bl	80012a0 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e086      	b.n	800401a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003f0c:	4b45      	ldr	r3, [pc, #276]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1f0      	bne.n	8003efa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003f18:	4b42      	ldr	r3, [pc, #264]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	051b      	lsls	r3, r3, #20
 8003f26:	493f      	ldr	r1, [pc, #252]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	628b      	str	r3, [r1, #40]	; 0x28
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	3b01      	subs	r3, #1
 8003f32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	025b      	lsls	r3, r3, #9
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	041b      	lsls	r3, r3, #16
 8003f4a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	3b01      	subs	r3, #1
 8003f56:	061b      	lsls	r3, r3, #24
 8003f58:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f5c:	4931      	ldr	r1, [pc, #196]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003f62:	4b30      	ldr	r3, [pc, #192]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	492d      	ldr	r1, [pc, #180]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f70:	4313      	orrs	r3, r2
 8003f72:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003f74:	4b2b      	ldr	r3, [pc, #172]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	4928      	ldr	r1, [pc, #160]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003f86:	4b27      	ldr	r3, [pc, #156]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	4a26      	ldr	r2, [pc, #152]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f90:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003f92:	4b24      	ldr	r3, [pc, #144]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f96:	4b24      	ldr	r3, [pc, #144]	; (8004028 <RCCEx_PLL3_Config+0x160>)
 8003f98:	4013      	ands	r3, r2
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	69d2      	ldr	r2, [r2, #28]
 8003f9e:	00d2      	lsls	r2, r2, #3
 8003fa0:	4920      	ldr	r1, [pc, #128]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003fa6:	4b1f      	ldr	r3, [pc, #124]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003faa:	4a1e      	ldr	r2, [pc, #120]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d106      	bne.n	8003fc6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003fb8:	4b1a      	ldr	r3, [pc, #104]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fbc:	4a19      	ldr	r2, [pc, #100]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fc4:	e00f      	b.n	8003fe6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d106      	bne.n	8003fda <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003fcc:	4b15      	ldr	r3, [pc, #84]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd0:	4a14      	ldr	r2, [pc, #80]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fd2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fd6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003fd8:	e005      	b.n	8003fe6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003fda:	4b12      	ldr	r3, [pc, #72]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	4a11      	ldr	r2, [pc, #68]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fe0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fe4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a0e      	ldr	r2, [pc, #56]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff2:	f7fd f955 	bl	80012a0 <HAL_GetTick>
 8003ff6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ff8:	e008      	b.n	800400c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8003ffa:	f7fd f951 	bl	80012a0 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e006      	b.n	800401a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800400c:	4b05      	ldr	r3, [pc, #20]	; (8004024 <RCCEx_PLL3_Config+0x15c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004018:	7bfb      	ldrb	r3, [r7, #15]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	58024400 	.word	0x58024400
 8004028:	ffff0007 	.word	0xffff0007

0800402c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e042      	b.n	80040c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004044:	2b00      	cmp	r3, #0
 8004046:	d106      	bne.n	8004056 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	f7fc ff37 	bl	8000ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2224      	movs	r2, #36	; 0x24
 800405a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f8c2 	bl	80041f8 <UART_SetConfig>
 8004074:	4603      	mov	r3, r0
 8004076:	2b01      	cmp	r3, #1
 8004078:	d101      	bne.n	800407e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e022      	b.n	80040c4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 ff14 	bl	8004eb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800409a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 ff9b 	bl	8004ff8 <UART_CheckIdleState>
 80040c2:	4603      	mov	r3, r0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b08a      	sub	sp, #40	; 0x28
 80040d0:	af02      	add	r7, sp, #8
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	603b      	str	r3, [r7, #0]
 80040d8:	4613      	mov	r3, r2
 80040da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040e2:	2b20      	cmp	r3, #32
 80040e4:	f040 8083 	bne.w	80041ee <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d002      	beq.n	80040f4 <HAL_UART_Transmit+0x28>
 80040ee:	88fb      	ldrh	r3, [r7, #6]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e07b      	b.n	80041f0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d101      	bne.n	8004106 <HAL_UART_Transmit+0x3a>
 8004102:	2302      	movs	r3, #2
 8004104:	e074      	b.n	80041f0 <HAL_UART_Transmit+0x124>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2221      	movs	r2, #33	; 0x21
 800411a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800411e:	f7fd f8bf 	bl	80012a0 <HAL_GetTick>
 8004122:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	88fa      	ldrh	r2, [r7, #6]
 8004128:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	88fa      	ldrh	r2, [r7, #6]
 8004130:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800413c:	d108      	bne.n	8004150 <HAL_UART_Transmit+0x84>
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d104      	bne.n	8004150 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004146:	2300      	movs	r3, #0
 8004148:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	61bb      	str	r3, [r7, #24]
 800414e:	e003      	b.n	8004158 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004154:	2300      	movs	r3, #0
 8004156:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004160:	e02c      	b.n	80041bc <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	9300      	str	r3, [sp, #0]
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2200      	movs	r2, #0
 800416a:	2180      	movs	r1, #128	; 0x80
 800416c:	68f8      	ldr	r0, [r7, #12]
 800416e:	f000 ff8e 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e039      	b.n	80041f0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10b      	bne.n	800419a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	881b      	ldrh	r3, [r3, #0]
 8004186:	461a      	mov	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004190:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	3302      	adds	r3, #2
 8004196:	61bb      	str	r3, [r7, #24]
 8004198:	e007      	b.n	80041aa <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800419a:	69fb      	ldr	r3, [r7, #28]
 800419c:	781a      	ldrb	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	3301      	adds	r3, #1
 80041a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80041c2:	b29b      	uxth	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d1cc      	bne.n	8004162 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	2200      	movs	r2, #0
 80041d0:	2140      	movs	r1, #64	; 0x40
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 ff5b 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e006      	b.n	80041f0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2220      	movs	r2, #32
 80041e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80041ea:	2300      	movs	r3, #0
 80041ec:	e000      	b.n	80041f0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80041ee:	2302      	movs	r3, #2
  }
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3720      	adds	r7, #32
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80041f8:	b5b0      	push	{r4, r5, r7, lr}
 80041fa:	b08e      	sub	sp, #56	; 0x38
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	431a      	orrs	r2, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	695b      	ldr	r3, [r3, #20]
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69db      	ldr	r3, [r3, #28]
 800421a:	4313      	orrs	r3, r2
 800421c:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	4bbf      	ldr	r3, [pc, #764]	; (8004524 <UART_SetConfig+0x32c>)
 8004226:	4013      	ands	r3, r2
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	6812      	ldr	r2, [r2, #0]
 800422c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800422e:	430b      	orrs	r3, r1
 8004230:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	430a      	orrs	r2, r1
 8004246:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4ab5      	ldr	r2, [pc, #724]	; (8004528 <UART_SetConfig+0x330>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6a1b      	ldr	r3, [r3, #32]
 800425c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800425e:	4313      	orrs	r3, r2
 8004260:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	4bb0      	ldr	r3, [pc, #704]	; (800452c <UART_SetConfig+0x334>)
 800426a:	4013      	ands	r3, r2
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6812      	ldr	r2, [r2, #0]
 8004270:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004272:	430b      	orrs	r3, r1
 8004274:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800427c:	f023 010f 	bic.w	r1, r3, #15
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	430a      	orrs	r2, r1
 800428a:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4aa7      	ldr	r2, [pc, #668]	; (8004530 <UART_SetConfig+0x338>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d176      	bne.n	8004384 <UART_SetConfig+0x18c>
 8004296:	4ba7      	ldr	r3, [pc, #668]	; (8004534 <UART_SetConfig+0x33c>)
 8004298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800429a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800429e:	2b28      	cmp	r3, #40	; 0x28
 80042a0:	d86c      	bhi.n	800437c <UART_SetConfig+0x184>
 80042a2:	a201      	add	r2, pc, #4	; (adr r2, 80042a8 <UART_SetConfig+0xb0>)
 80042a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a8:	0800434d 	.word	0x0800434d
 80042ac:	0800437d 	.word	0x0800437d
 80042b0:	0800437d 	.word	0x0800437d
 80042b4:	0800437d 	.word	0x0800437d
 80042b8:	0800437d 	.word	0x0800437d
 80042bc:	0800437d 	.word	0x0800437d
 80042c0:	0800437d 	.word	0x0800437d
 80042c4:	0800437d 	.word	0x0800437d
 80042c8:	08004355 	.word	0x08004355
 80042cc:	0800437d 	.word	0x0800437d
 80042d0:	0800437d 	.word	0x0800437d
 80042d4:	0800437d 	.word	0x0800437d
 80042d8:	0800437d 	.word	0x0800437d
 80042dc:	0800437d 	.word	0x0800437d
 80042e0:	0800437d 	.word	0x0800437d
 80042e4:	0800437d 	.word	0x0800437d
 80042e8:	0800435d 	.word	0x0800435d
 80042ec:	0800437d 	.word	0x0800437d
 80042f0:	0800437d 	.word	0x0800437d
 80042f4:	0800437d 	.word	0x0800437d
 80042f8:	0800437d 	.word	0x0800437d
 80042fc:	0800437d 	.word	0x0800437d
 8004300:	0800437d 	.word	0x0800437d
 8004304:	0800437d 	.word	0x0800437d
 8004308:	08004365 	.word	0x08004365
 800430c:	0800437d 	.word	0x0800437d
 8004310:	0800437d 	.word	0x0800437d
 8004314:	0800437d 	.word	0x0800437d
 8004318:	0800437d 	.word	0x0800437d
 800431c:	0800437d 	.word	0x0800437d
 8004320:	0800437d 	.word	0x0800437d
 8004324:	0800437d 	.word	0x0800437d
 8004328:	0800436d 	.word	0x0800436d
 800432c:	0800437d 	.word	0x0800437d
 8004330:	0800437d 	.word	0x0800437d
 8004334:	0800437d 	.word	0x0800437d
 8004338:	0800437d 	.word	0x0800437d
 800433c:	0800437d 	.word	0x0800437d
 8004340:	0800437d 	.word	0x0800437d
 8004344:	0800437d 	.word	0x0800437d
 8004348:	08004375 	.word	0x08004375
 800434c:	2301      	movs	r3, #1
 800434e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004352:	e326      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004354:	2304      	movs	r3, #4
 8004356:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800435a:	e322      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800435c:	2308      	movs	r3, #8
 800435e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004362:	e31e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004364:	2310      	movs	r3, #16
 8004366:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800436a:	e31a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800436c:	2320      	movs	r3, #32
 800436e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004372:	e316      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004374:	2340      	movs	r3, #64	; 0x40
 8004376:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800437a:	e312      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800437c:	2380      	movs	r3, #128	; 0x80
 800437e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004382:	e30e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a6b      	ldr	r2, [pc, #428]	; (8004538 <UART_SetConfig+0x340>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d130      	bne.n	80043f0 <UART_SetConfig+0x1f8>
 800438e:	4b69      	ldr	r3, [pc, #420]	; (8004534 <UART_SetConfig+0x33c>)
 8004390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	2b05      	cmp	r3, #5
 8004398:	d826      	bhi.n	80043e8 <UART_SetConfig+0x1f0>
 800439a:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <UART_SetConfig+0x1a8>)
 800439c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043a0:	080043b9 	.word	0x080043b9
 80043a4:	080043c1 	.word	0x080043c1
 80043a8:	080043c9 	.word	0x080043c9
 80043ac:	080043d1 	.word	0x080043d1
 80043b0:	080043d9 	.word	0x080043d9
 80043b4:	080043e1 	.word	0x080043e1
 80043b8:	2300      	movs	r3, #0
 80043ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043be:	e2f0      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043c0:	2304      	movs	r3, #4
 80043c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043c6:	e2ec      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043c8:	2308      	movs	r3, #8
 80043ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ce:	e2e8      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043d0:	2310      	movs	r3, #16
 80043d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043d6:	e2e4      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043d8:	2320      	movs	r3, #32
 80043da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043de:	e2e0      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043e0:	2340      	movs	r3, #64	; 0x40
 80043e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043e6:	e2dc      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043e8:	2380      	movs	r3, #128	; 0x80
 80043ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80043ee:	e2d8      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a51      	ldr	r2, [pc, #324]	; (800453c <UART_SetConfig+0x344>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d130      	bne.n	800445c <UART_SetConfig+0x264>
 80043fa:	4b4e      	ldr	r3, [pc, #312]	; (8004534 <UART_SetConfig+0x33c>)
 80043fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fe:	f003 0307 	and.w	r3, r3, #7
 8004402:	2b05      	cmp	r3, #5
 8004404:	d826      	bhi.n	8004454 <UART_SetConfig+0x25c>
 8004406:	a201      	add	r2, pc, #4	; (adr r2, 800440c <UART_SetConfig+0x214>)
 8004408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440c:	08004425 	.word	0x08004425
 8004410:	0800442d 	.word	0x0800442d
 8004414:	08004435 	.word	0x08004435
 8004418:	0800443d 	.word	0x0800443d
 800441c:	08004445 	.word	0x08004445
 8004420:	0800444d 	.word	0x0800444d
 8004424:	2300      	movs	r3, #0
 8004426:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800442a:	e2ba      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800442c:	2304      	movs	r3, #4
 800442e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004432:	e2b6      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004434:	2308      	movs	r3, #8
 8004436:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800443a:	e2b2      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800443c:	2310      	movs	r3, #16
 800443e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004442:	e2ae      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004444:	2320      	movs	r3, #32
 8004446:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800444a:	e2aa      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800444c:	2340      	movs	r3, #64	; 0x40
 800444e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004452:	e2a6      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800445a:	e2a2      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a37      	ldr	r2, [pc, #220]	; (8004540 <UART_SetConfig+0x348>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d130      	bne.n	80044c8 <UART_SetConfig+0x2d0>
 8004466:	4b33      	ldr	r3, [pc, #204]	; (8004534 <UART_SetConfig+0x33c>)
 8004468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446a:	f003 0307 	and.w	r3, r3, #7
 800446e:	2b05      	cmp	r3, #5
 8004470:	d826      	bhi.n	80044c0 <UART_SetConfig+0x2c8>
 8004472:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <UART_SetConfig+0x280>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	08004491 	.word	0x08004491
 800447c:	08004499 	.word	0x08004499
 8004480:	080044a1 	.word	0x080044a1
 8004484:	080044a9 	.word	0x080044a9
 8004488:	080044b1 	.word	0x080044b1
 800448c:	080044b9 	.word	0x080044b9
 8004490:	2300      	movs	r3, #0
 8004492:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004496:	e284      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004498:	2304      	movs	r3, #4
 800449a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800449e:	e280      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044a0:	2308      	movs	r3, #8
 80044a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044a6:	e27c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044a8:	2310      	movs	r3, #16
 80044aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044ae:	e278      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044b0:	2320      	movs	r3, #32
 80044b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044b6:	e274      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044b8:	2340      	movs	r3, #64	; 0x40
 80044ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044be:	e270      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044c0:	2380      	movs	r3, #128	; 0x80
 80044c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80044c6:	e26c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a1d      	ldr	r2, [pc, #116]	; (8004544 <UART_SetConfig+0x34c>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d142      	bne.n	8004558 <UART_SetConfig+0x360>
 80044d2:	4b18      	ldr	r3, [pc, #96]	; (8004534 <UART_SetConfig+0x33c>)
 80044d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	2b05      	cmp	r3, #5
 80044dc:	d838      	bhi.n	8004550 <UART_SetConfig+0x358>
 80044de:	a201      	add	r2, pc, #4	; (adr r2, 80044e4 <UART_SetConfig+0x2ec>)
 80044e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e4:	080044fd 	.word	0x080044fd
 80044e8:	08004505 	.word	0x08004505
 80044ec:	0800450d 	.word	0x0800450d
 80044f0:	08004515 	.word	0x08004515
 80044f4:	0800451d 	.word	0x0800451d
 80044f8:	08004549 	.word	0x08004549
 80044fc:	2300      	movs	r3, #0
 80044fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004502:	e24e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004504:	2304      	movs	r3, #4
 8004506:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800450a:	e24a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800450c:	2308      	movs	r3, #8
 800450e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004512:	e246      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004514:	2310      	movs	r3, #16
 8004516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800451a:	e242      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800451c:	2320      	movs	r3, #32
 800451e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004522:	e23e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004524:	cfff69f3 	.word	0xcfff69f3
 8004528:	58000c00 	.word	0x58000c00
 800452c:	11fff4ff 	.word	0x11fff4ff
 8004530:	40011000 	.word	0x40011000
 8004534:	58024400 	.word	0x58024400
 8004538:	40004400 	.word	0x40004400
 800453c:	40004800 	.word	0x40004800
 8004540:	40004c00 	.word	0x40004c00
 8004544:	40005000 	.word	0x40005000
 8004548:	2340      	movs	r3, #64	; 0x40
 800454a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800454e:	e228      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004556:	e224      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4ab1      	ldr	r2, [pc, #708]	; (8004824 <UART_SetConfig+0x62c>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d176      	bne.n	8004650 <UART_SetConfig+0x458>
 8004562:	4bb1      	ldr	r3, [pc, #708]	; (8004828 <UART_SetConfig+0x630>)
 8004564:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004566:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800456a:	2b28      	cmp	r3, #40	; 0x28
 800456c:	d86c      	bhi.n	8004648 <UART_SetConfig+0x450>
 800456e:	a201      	add	r2, pc, #4	; (adr r2, 8004574 <UART_SetConfig+0x37c>)
 8004570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004574:	08004619 	.word	0x08004619
 8004578:	08004649 	.word	0x08004649
 800457c:	08004649 	.word	0x08004649
 8004580:	08004649 	.word	0x08004649
 8004584:	08004649 	.word	0x08004649
 8004588:	08004649 	.word	0x08004649
 800458c:	08004649 	.word	0x08004649
 8004590:	08004649 	.word	0x08004649
 8004594:	08004621 	.word	0x08004621
 8004598:	08004649 	.word	0x08004649
 800459c:	08004649 	.word	0x08004649
 80045a0:	08004649 	.word	0x08004649
 80045a4:	08004649 	.word	0x08004649
 80045a8:	08004649 	.word	0x08004649
 80045ac:	08004649 	.word	0x08004649
 80045b0:	08004649 	.word	0x08004649
 80045b4:	08004629 	.word	0x08004629
 80045b8:	08004649 	.word	0x08004649
 80045bc:	08004649 	.word	0x08004649
 80045c0:	08004649 	.word	0x08004649
 80045c4:	08004649 	.word	0x08004649
 80045c8:	08004649 	.word	0x08004649
 80045cc:	08004649 	.word	0x08004649
 80045d0:	08004649 	.word	0x08004649
 80045d4:	08004631 	.word	0x08004631
 80045d8:	08004649 	.word	0x08004649
 80045dc:	08004649 	.word	0x08004649
 80045e0:	08004649 	.word	0x08004649
 80045e4:	08004649 	.word	0x08004649
 80045e8:	08004649 	.word	0x08004649
 80045ec:	08004649 	.word	0x08004649
 80045f0:	08004649 	.word	0x08004649
 80045f4:	08004639 	.word	0x08004639
 80045f8:	08004649 	.word	0x08004649
 80045fc:	08004649 	.word	0x08004649
 8004600:	08004649 	.word	0x08004649
 8004604:	08004649 	.word	0x08004649
 8004608:	08004649 	.word	0x08004649
 800460c:	08004649 	.word	0x08004649
 8004610:	08004649 	.word	0x08004649
 8004614:	08004641 	.word	0x08004641
 8004618:	2301      	movs	r3, #1
 800461a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800461e:	e1c0      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004620:	2304      	movs	r3, #4
 8004622:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004626:	e1bc      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004628:	2308      	movs	r3, #8
 800462a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800462e:	e1b8      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004630:	2310      	movs	r3, #16
 8004632:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004636:	e1b4      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004638:	2320      	movs	r3, #32
 800463a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800463e:	e1b0      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004640:	2340      	movs	r3, #64	; 0x40
 8004642:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004646:	e1ac      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004648:	2380      	movs	r3, #128	; 0x80
 800464a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800464e:	e1a8      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a75      	ldr	r2, [pc, #468]	; (800482c <UART_SetConfig+0x634>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d130      	bne.n	80046bc <UART_SetConfig+0x4c4>
 800465a:	4b73      	ldr	r3, [pc, #460]	; (8004828 <UART_SetConfig+0x630>)
 800465c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	2b05      	cmp	r3, #5
 8004664:	d826      	bhi.n	80046b4 <UART_SetConfig+0x4bc>
 8004666:	a201      	add	r2, pc, #4	; (adr r2, 800466c <UART_SetConfig+0x474>)
 8004668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466c:	08004685 	.word	0x08004685
 8004670:	0800468d 	.word	0x0800468d
 8004674:	08004695 	.word	0x08004695
 8004678:	0800469d 	.word	0x0800469d
 800467c:	080046a5 	.word	0x080046a5
 8004680:	080046ad 	.word	0x080046ad
 8004684:	2300      	movs	r3, #0
 8004686:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800468a:	e18a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800468c:	2304      	movs	r3, #4
 800468e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004692:	e186      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004694:	2308      	movs	r3, #8
 8004696:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800469a:	e182      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800469c:	2310      	movs	r3, #16
 800469e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046a2:	e17e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80046a4:	2320      	movs	r3, #32
 80046a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046aa:	e17a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80046ac:	2340      	movs	r3, #64	; 0x40
 80046ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046b2:	e176      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80046b4:	2380      	movs	r3, #128	; 0x80
 80046b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046ba:	e172      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a5b      	ldr	r2, [pc, #364]	; (8004830 <UART_SetConfig+0x638>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d130      	bne.n	8004728 <UART_SetConfig+0x530>
 80046c6:	4b58      	ldr	r3, [pc, #352]	; (8004828 <UART_SetConfig+0x630>)
 80046c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	2b05      	cmp	r3, #5
 80046d0:	d826      	bhi.n	8004720 <UART_SetConfig+0x528>
 80046d2:	a201      	add	r2, pc, #4	; (adr r2, 80046d8 <UART_SetConfig+0x4e0>)
 80046d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046d8:	080046f1 	.word	0x080046f1
 80046dc:	080046f9 	.word	0x080046f9
 80046e0:	08004701 	.word	0x08004701
 80046e4:	08004709 	.word	0x08004709
 80046e8:	08004711 	.word	0x08004711
 80046ec:	08004719 	.word	0x08004719
 80046f0:	2300      	movs	r3, #0
 80046f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046f6:	e154      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80046f8:	2304      	movs	r3, #4
 80046fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80046fe:	e150      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004700:	2308      	movs	r3, #8
 8004702:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004706:	e14c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004708:	2310      	movs	r3, #16
 800470a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800470e:	e148      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004710:	2320      	movs	r3, #32
 8004712:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004716:	e144      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004718:	2340      	movs	r3, #64	; 0x40
 800471a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800471e:	e140      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004720:	2380      	movs	r3, #128	; 0x80
 8004722:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004726:	e13c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a41      	ldr	r2, [pc, #260]	; (8004834 <UART_SetConfig+0x63c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	f040 8082 	bne.w	8004838 <UART_SetConfig+0x640>
 8004734:	4b3c      	ldr	r3, [pc, #240]	; (8004828 <UART_SetConfig+0x630>)
 8004736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004738:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800473c:	2b28      	cmp	r3, #40	; 0x28
 800473e:	d86d      	bhi.n	800481c <UART_SetConfig+0x624>
 8004740:	a201      	add	r2, pc, #4	; (adr r2, 8004748 <UART_SetConfig+0x550>)
 8004742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004746:	bf00      	nop
 8004748:	080047ed 	.word	0x080047ed
 800474c:	0800481d 	.word	0x0800481d
 8004750:	0800481d 	.word	0x0800481d
 8004754:	0800481d 	.word	0x0800481d
 8004758:	0800481d 	.word	0x0800481d
 800475c:	0800481d 	.word	0x0800481d
 8004760:	0800481d 	.word	0x0800481d
 8004764:	0800481d 	.word	0x0800481d
 8004768:	080047f5 	.word	0x080047f5
 800476c:	0800481d 	.word	0x0800481d
 8004770:	0800481d 	.word	0x0800481d
 8004774:	0800481d 	.word	0x0800481d
 8004778:	0800481d 	.word	0x0800481d
 800477c:	0800481d 	.word	0x0800481d
 8004780:	0800481d 	.word	0x0800481d
 8004784:	0800481d 	.word	0x0800481d
 8004788:	080047fd 	.word	0x080047fd
 800478c:	0800481d 	.word	0x0800481d
 8004790:	0800481d 	.word	0x0800481d
 8004794:	0800481d 	.word	0x0800481d
 8004798:	0800481d 	.word	0x0800481d
 800479c:	0800481d 	.word	0x0800481d
 80047a0:	0800481d 	.word	0x0800481d
 80047a4:	0800481d 	.word	0x0800481d
 80047a8:	08004805 	.word	0x08004805
 80047ac:	0800481d 	.word	0x0800481d
 80047b0:	0800481d 	.word	0x0800481d
 80047b4:	0800481d 	.word	0x0800481d
 80047b8:	0800481d 	.word	0x0800481d
 80047bc:	0800481d 	.word	0x0800481d
 80047c0:	0800481d 	.word	0x0800481d
 80047c4:	0800481d 	.word	0x0800481d
 80047c8:	0800480d 	.word	0x0800480d
 80047cc:	0800481d 	.word	0x0800481d
 80047d0:	0800481d 	.word	0x0800481d
 80047d4:	0800481d 	.word	0x0800481d
 80047d8:	0800481d 	.word	0x0800481d
 80047dc:	0800481d 	.word	0x0800481d
 80047e0:	0800481d 	.word	0x0800481d
 80047e4:	0800481d 	.word	0x0800481d
 80047e8:	08004815 	.word	0x08004815
 80047ec:	2301      	movs	r3, #1
 80047ee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047f2:	e0d6      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80047f4:	2304      	movs	r3, #4
 80047f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80047fa:	e0d2      	b.n	80049a2 <UART_SetConfig+0x7aa>
 80047fc:	2308      	movs	r3, #8
 80047fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004802:	e0ce      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004804:	2310      	movs	r3, #16
 8004806:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800480a:	e0ca      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800480c:	2320      	movs	r3, #32
 800480e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004812:	e0c6      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004814:	2340      	movs	r3, #64	; 0x40
 8004816:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800481a:	e0c2      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800481c:	2380      	movs	r3, #128	; 0x80
 800481e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004822:	e0be      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004824:	40011400 	.word	0x40011400
 8004828:	58024400 	.word	0x58024400
 800482c:	40007800 	.word	0x40007800
 8004830:	40007c00 	.word	0x40007c00
 8004834:	40011800 	.word	0x40011800
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4aad      	ldr	r2, [pc, #692]	; (8004af4 <UART_SetConfig+0x8fc>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d176      	bne.n	8004930 <UART_SetConfig+0x738>
 8004842:	4bad      	ldr	r3, [pc, #692]	; (8004af8 <UART_SetConfig+0x900>)
 8004844:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004846:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800484a:	2b28      	cmp	r3, #40	; 0x28
 800484c:	d86c      	bhi.n	8004928 <UART_SetConfig+0x730>
 800484e:	a201      	add	r2, pc, #4	; (adr r2, 8004854 <UART_SetConfig+0x65c>)
 8004850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004854:	080048f9 	.word	0x080048f9
 8004858:	08004929 	.word	0x08004929
 800485c:	08004929 	.word	0x08004929
 8004860:	08004929 	.word	0x08004929
 8004864:	08004929 	.word	0x08004929
 8004868:	08004929 	.word	0x08004929
 800486c:	08004929 	.word	0x08004929
 8004870:	08004929 	.word	0x08004929
 8004874:	08004901 	.word	0x08004901
 8004878:	08004929 	.word	0x08004929
 800487c:	08004929 	.word	0x08004929
 8004880:	08004929 	.word	0x08004929
 8004884:	08004929 	.word	0x08004929
 8004888:	08004929 	.word	0x08004929
 800488c:	08004929 	.word	0x08004929
 8004890:	08004929 	.word	0x08004929
 8004894:	08004909 	.word	0x08004909
 8004898:	08004929 	.word	0x08004929
 800489c:	08004929 	.word	0x08004929
 80048a0:	08004929 	.word	0x08004929
 80048a4:	08004929 	.word	0x08004929
 80048a8:	08004929 	.word	0x08004929
 80048ac:	08004929 	.word	0x08004929
 80048b0:	08004929 	.word	0x08004929
 80048b4:	08004911 	.word	0x08004911
 80048b8:	08004929 	.word	0x08004929
 80048bc:	08004929 	.word	0x08004929
 80048c0:	08004929 	.word	0x08004929
 80048c4:	08004929 	.word	0x08004929
 80048c8:	08004929 	.word	0x08004929
 80048cc:	08004929 	.word	0x08004929
 80048d0:	08004929 	.word	0x08004929
 80048d4:	08004919 	.word	0x08004919
 80048d8:	08004929 	.word	0x08004929
 80048dc:	08004929 	.word	0x08004929
 80048e0:	08004929 	.word	0x08004929
 80048e4:	08004929 	.word	0x08004929
 80048e8:	08004929 	.word	0x08004929
 80048ec:	08004929 	.word	0x08004929
 80048f0:	08004929 	.word	0x08004929
 80048f4:	08004921 	.word	0x08004921
 80048f8:	2301      	movs	r3, #1
 80048fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80048fe:	e050      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004900:	2304      	movs	r3, #4
 8004902:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004906:	e04c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004908:	2308      	movs	r3, #8
 800490a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800490e:	e048      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004910:	2310      	movs	r3, #16
 8004912:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004916:	e044      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004918:	2320      	movs	r3, #32
 800491a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800491e:	e040      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004920:	2340      	movs	r3, #64	; 0x40
 8004922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004926:	e03c      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004928:	2380      	movs	r3, #128	; 0x80
 800492a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800492e:	e038      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a71      	ldr	r2, [pc, #452]	; (8004afc <UART_SetConfig+0x904>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d130      	bne.n	800499c <UART_SetConfig+0x7a4>
 800493a:	4b6f      	ldr	r3, [pc, #444]	; (8004af8 <UART_SetConfig+0x900>)
 800493c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	2b05      	cmp	r3, #5
 8004944:	d826      	bhi.n	8004994 <UART_SetConfig+0x79c>
 8004946:	a201      	add	r2, pc, #4	; (adr r2, 800494c <UART_SetConfig+0x754>)
 8004948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800494c:	08004965 	.word	0x08004965
 8004950:	0800496d 	.word	0x0800496d
 8004954:	08004975 	.word	0x08004975
 8004958:	0800497d 	.word	0x0800497d
 800495c:	08004985 	.word	0x08004985
 8004960:	0800498d 	.word	0x0800498d
 8004964:	2302      	movs	r3, #2
 8004966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800496a:	e01a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800496c:	2304      	movs	r3, #4
 800496e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004972:	e016      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004974:	2308      	movs	r3, #8
 8004976:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800497a:	e012      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800497c:	2310      	movs	r3, #16
 800497e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004982:	e00e      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004984:	2320      	movs	r3, #32
 8004986:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800498a:	e00a      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800498c:	2340      	movs	r3, #64	; 0x40
 800498e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004992:	e006      	b.n	80049a2 <UART_SetConfig+0x7aa>
 8004994:	2380      	movs	r3, #128	; 0x80
 8004996:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800499a:	e002      	b.n	80049a2 <UART_SetConfig+0x7aa>
 800499c:	2380      	movs	r3, #128	; 0x80
 800499e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a55      	ldr	r2, [pc, #340]	; (8004afc <UART_SetConfig+0x904>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	f040 80f0 	bne.w	8004b8e <UART_SetConfig+0x996>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80049ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80049b2:	2b20      	cmp	r3, #32
 80049b4:	dc46      	bgt.n	8004a44 <UART_SetConfig+0x84c>
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	db75      	blt.n	8004aa6 <UART_SetConfig+0x8ae>
 80049ba:	3b02      	subs	r3, #2
 80049bc:	2b1e      	cmp	r3, #30
 80049be:	d872      	bhi.n	8004aa6 <UART_SetConfig+0x8ae>
 80049c0:	a201      	add	r2, pc, #4	; (adr r2, 80049c8 <UART_SetConfig+0x7d0>)
 80049c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c6:	bf00      	nop
 80049c8:	08004a4b 	.word	0x08004a4b
 80049cc:	08004aa7 	.word	0x08004aa7
 80049d0:	08004a53 	.word	0x08004a53
 80049d4:	08004aa7 	.word	0x08004aa7
 80049d8:	08004aa7 	.word	0x08004aa7
 80049dc:	08004aa7 	.word	0x08004aa7
 80049e0:	08004a63 	.word	0x08004a63
 80049e4:	08004aa7 	.word	0x08004aa7
 80049e8:	08004aa7 	.word	0x08004aa7
 80049ec:	08004aa7 	.word	0x08004aa7
 80049f0:	08004aa7 	.word	0x08004aa7
 80049f4:	08004aa7 	.word	0x08004aa7
 80049f8:	08004aa7 	.word	0x08004aa7
 80049fc:	08004aa7 	.word	0x08004aa7
 8004a00:	08004a73 	.word	0x08004a73
 8004a04:	08004aa7 	.word	0x08004aa7
 8004a08:	08004aa7 	.word	0x08004aa7
 8004a0c:	08004aa7 	.word	0x08004aa7
 8004a10:	08004aa7 	.word	0x08004aa7
 8004a14:	08004aa7 	.word	0x08004aa7
 8004a18:	08004aa7 	.word	0x08004aa7
 8004a1c:	08004aa7 	.word	0x08004aa7
 8004a20:	08004aa7 	.word	0x08004aa7
 8004a24:	08004aa7 	.word	0x08004aa7
 8004a28:	08004aa7 	.word	0x08004aa7
 8004a2c:	08004aa7 	.word	0x08004aa7
 8004a30:	08004aa7 	.word	0x08004aa7
 8004a34:	08004aa7 	.word	0x08004aa7
 8004a38:	08004aa7 	.word	0x08004aa7
 8004a3c:	08004aa7 	.word	0x08004aa7
 8004a40:	08004a99 	.word	0x08004a99
 8004a44:	2b40      	cmp	r3, #64	; 0x40
 8004a46:	d02a      	beq.n	8004a9e <UART_SetConfig+0x8a6>
 8004a48:	e02d      	b.n	8004aa6 <UART_SetConfig+0x8ae>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004a4a:	f7fe fecd 	bl	80037e8 <HAL_RCCEx_GetD3PCLK1Freq>
 8004a4e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004a50:	e02f      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a52:	f107 0314 	add.w	r3, r7, #20
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fe fedc 	bl	8003814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a60:	e027      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a62:	f107 0308 	add.w	r3, r7, #8
 8004a66:	4618      	mov	r0, r3
 8004a68:	f7ff f828 	bl	8003abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a70:	e01f      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a72:	4b21      	ldr	r3, [pc, #132]	; (8004af8 <UART_SetConfig+0x900>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0320 	and.w	r3, r3, #32
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <UART_SetConfig+0x89a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004a7e:	4b1e      	ldr	r3, [pc, #120]	; (8004af8 <UART_SetConfig+0x900>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	08db      	lsrs	r3, r3, #3
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	4a1d      	ldr	r2, [pc, #116]	; (8004b00 <UART_SetConfig+0x908>)
 8004a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004a90:	e00f      	b.n	8004ab2 <UART_SetConfig+0x8ba>
          pclk = (uint32_t) HSI_VALUE;
 8004a92:	4b1b      	ldr	r3, [pc, #108]	; (8004b00 <UART_SetConfig+0x908>)
 8004a94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a96:	e00c      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004a98:	4b1a      	ldr	r3, [pc, #104]	; (8004b04 <UART_SetConfig+0x90c>)
 8004a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004a9c:	e009      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004aa4:	e005      	b.n	8004ab2 <UART_SetConfig+0x8ba>
      default:
        pclk = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004ab0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f000 81e6 	beq.w	8004e86 <UART_SetConfig+0xc8e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abe:	4a12      	ldr	r2, [pc, #72]	; (8004b08 <UART_SetConfig+0x910>)
 8004ac0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ac4:	461a      	mov	r2, r3
 8004ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac8:	fbb3 f3f2 	udiv	r3, r3, r2
 8004acc:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	4613      	mov	r3, r2
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	4413      	add	r3, r2
 8004ad8:	6a3a      	ldr	r2, [r7, #32]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d305      	bcc.n	8004aea <UART_SetConfig+0x8f2>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ae4:	6a3a      	ldr	r2, [r7, #32]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d910      	bls.n	8004b0c <UART_SetConfig+0x914>
      {
        ret = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004af0:	e1c9      	b.n	8004e86 <UART_SetConfig+0xc8e>
 8004af2:	bf00      	nop
 8004af4:	40011c00 	.word	0x40011c00
 8004af8:	58024400 	.word	0x58024400
 8004afc:	58000c00 	.word	0x58000c00
 8004b00:	03d09000 	.word	0x03d09000
 8004b04:	003d0900 	.word	0x003d0900
 8004b08:	0800f6b8 	.word	0x0800f6b8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f04f 0100 	mov.w	r1, #0
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b18:	4ac1      	ldr	r2, [pc, #772]	; (8004e20 <UART_SetConfig+0xc28>)
 8004b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	f04f 0300 	mov.w	r3, #0
 8004b24:	f7fb fc3c 	bl	80003a0 <__aeabi_uldivmod>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4610      	mov	r0, r2
 8004b2e:	4619      	mov	r1, r3
 8004b30:	f04f 0200 	mov.w	r2, #0
 8004b34:	f04f 0300 	mov.w	r3, #0
 8004b38:	020b      	lsls	r3, r1, #8
 8004b3a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004b3e:	0202      	lsls	r2, r0, #8
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	6849      	ldr	r1, [r1, #4]
 8004b44:	0849      	lsrs	r1, r1, #1
 8004b46:	4608      	mov	r0, r1
 8004b48:	f04f 0100 	mov.w	r1, #0
 8004b4c:	1814      	adds	r4, r2, r0
 8004b4e:	eb43 0501 	adc.w	r5, r3, r1
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	461a      	mov	r2, r3
 8004b58:	f04f 0300 	mov.w	r3, #0
 8004b5c:	4620      	mov	r0, r4
 8004b5e:	4629      	mov	r1, r5
 8004b60:	f7fb fc1e 	bl	80003a0 <__aeabi_uldivmod>
 8004b64:	4602      	mov	r2, r0
 8004b66:	460b      	mov	r3, r1
 8004b68:	4613      	mov	r3, r2
 8004b6a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b72:	d308      	bcc.n	8004b86 <UART_SetConfig+0x98e>
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b7a:	d204      	bcs.n	8004b86 <UART_SetConfig+0x98e>
        {
          huart->Instance->BRR = usartdiv;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b82:	60da      	str	r2, [r3, #12]
 8004b84:	e17f      	b.n	8004e86 <UART_SetConfig+0xc8e>
        }
        else
        {
          ret = HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004b8c:	e17b      	b.n	8004e86 <UART_SetConfig+0xc8e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	69db      	ldr	r3, [r3, #28]
 8004b92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b96:	f040 80bd 	bne.w	8004d14 <UART_SetConfig+0xb1c>
  {
    switch (clocksource)
 8004b9a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b9e:	2b20      	cmp	r3, #32
 8004ba0:	dc48      	bgt.n	8004c34 <UART_SetConfig+0xa3c>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	db7b      	blt.n	8004c9e <UART_SetConfig+0xaa6>
 8004ba6:	2b20      	cmp	r3, #32
 8004ba8:	d879      	bhi.n	8004c9e <UART_SetConfig+0xaa6>
 8004baa:	a201      	add	r2, pc, #4	; (adr r2, 8004bb0 <UART_SetConfig+0x9b8>)
 8004bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb0:	08004c3b 	.word	0x08004c3b
 8004bb4:	08004c43 	.word	0x08004c43
 8004bb8:	08004c9f 	.word	0x08004c9f
 8004bbc:	08004c9f 	.word	0x08004c9f
 8004bc0:	08004c4b 	.word	0x08004c4b
 8004bc4:	08004c9f 	.word	0x08004c9f
 8004bc8:	08004c9f 	.word	0x08004c9f
 8004bcc:	08004c9f 	.word	0x08004c9f
 8004bd0:	08004c5b 	.word	0x08004c5b
 8004bd4:	08004c9f 	.word	0x08004c9f
 8004bd8:	08004c9f 	.word	0x08004c9f
 8004bdc:	08004c9f 	.word	0x08004c9f
 8004be0:	08004c9f 	.word	0x08004c9f
 8004be4:	08004c9f 	.word	0x08004c9f
 8004be8:	08004c9f 	.word	0x08004c9f
 8004bec:	08004c9f 	.word	0x08004c9f
 8004bf0:	08004c6b 	.word	0x08004c6b
 8004bf4:	08004c9f 	.word	0x08004c9f
 8004bf8:	08004c9f 	.word	0x08004c9f
 8004bfc:	08004c9f 	.word	0x08004c9f
 8004c00:	08004c9f 	.word	0x08004c9f
 8004c04:	08004c9f 	.word	0x08004c9f
 8004c08:	08004c9f 	.word	0x08004c9f
 8004c0c:	08004c9f 	.word	0x08004c9f
 8004c10:	08004c9f 	.word	0x08004c9f
 8004c14:	08004c9f 	.word	0x08004c9f
 8004c18:	08004c9f 	.word	0x08004c9f
 8004c1c:	08004c9f 	.word	0x08004c9f
 8004c20:	08004c9f 	.word	0x08004c9f
 8004c24:	08004c9f 	.word	0x08004c9f
 8004c28:	08004c9f 	.word	0x08004c9f
 8004c2c:	08004c9f 	.word	0x08004c9f
 8004c30:	08004c91 	.word	0x08004c91
 8004c34:	2b40      	cmp	r3, #64	; 0x40
 8004c36:	d02e      	beq.n	8004c96 <UART_SetConfig+0xa9e>
 8004c38:	e031      	b.n	8004c9e <UART_SetConfig+0xaa6>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c3a:	f7fd fe9d 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004c3e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004c40:	e033      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c42:	f7fd feaf 	bl	80029a4 <HAL_RCC_GetPCLK2Freq>
 8004c46:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004c48:	e02f      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c4a:	f107 0314 	add.w	r3, r7, #20
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7fe fde0 	bl	8003814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c58:	e027      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c5a:	f107 0308 	add.w	r3, r7, #8
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe ff2c 	bl	8003abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c68:	e01f      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c6a:	4b6e      	ldr	r3, [pc, #440]	; (8004e24 <UART_SetConfig+0xc2c>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0320 	and.w	r3, r3, #32
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d009      	beq.n	8004c8a <UART_SetConfig+0xa92>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004c76:	4b6b      	ldr	r3, [pc, #428]	; (8004e24 <UART_SetConfig+0xc2c>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	08db      	lsrs	r3, r3, #3
 8004c7c:	f003 0303 	and.w	r3, r3, #3
 8004c80:	4a69      	ldr	r2, [pc, #420]	; (8004e28 <UART_SetConfig+0xc30>)
 8004c82:	fa22 f303 	lsr.w	r3, r2, r3
 8004c86:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004c88:	e00f      	b.n	8004caa <UART_SetConfig+0xab2>
          pclk = (uint32_t) HSI_VALUE;
 8004c8a:	4b67      	ldr	r3, [pc, #412]	; (8004e28 <UART_SetConfig+0xc30>)
 8004c8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c8e:	e00c      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004c90:	4b66      	ldr	r3, [pc, #408]	; (8004e2c <UART_SetConfig+0xc34>)
 8004c92:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c94:	e009      	b.n	8004caa <UART_SetConfig+0xab2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004c9c:	e005      	b.n	8004caa <UART_SetConfig+0xab2>
      default:
        pclk = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004ca8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 80ea 	beq.w	8004e86 <UART_SetConfig+0xc8e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cb6:	4a5a      	ldr	r2, [pc, #360]	; (8004e20 <UART_SetConfig+0xc28>)
 8004cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cc4:	005a      	lsls	r2, r3, #1
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	085b      	lsrs	r3, r3, #1
 8004ccc:	441a      	add	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cd6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cda:	2b0f      	cmp	r3, #15
 8004cdc:	d916      	bls.n	8004d0c <UART_SetConfig+0xb14>
 8004cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ce4:	d212      	bcs.n	8004d0c <UART_SetConfig+0xb14>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	f023 030f 	bic.w	r3, r3, #15
 8004cee:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	085b      	lsrs	r3, r3, #1
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	f003 0307 	and.w	r3, r3, #7
 8004cfa:	b29a      	uxth	r2, r3
 8004cfc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d08:	60da      	str	r2, [r3, #12]
 8004d0a:	e0bc      	b.n	8004e86 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8004d12:	e0b8      	b.n	8004e86 <UART_SetConfig+0xc8e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	dc4b      	bgt.n	8004db4 <UART_SetConfig+0xbbc>
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	f2c0 8087 	blt.w	8004e30 <UART_SetConfig+0xc38>
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	f200 8084 	bhi.w	8004e30 <UART_SetConfig+0xc38>
 8004d28:	a201      	add	r2, pc, #4	; (adr r2, 8004d30 <UART_SetConfig+0xb38>)
 8004d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2e:	bf00      	nop
 8004d30:	08004dbb 	.word	0x08004dbb
 8004d34:	08004dc3 	.word	0x08004dc3
 8004d38:	08004e31 	.word	0x08004e31
 8004d3c:	08004e31 	.word	0x08004e31
 8004d40:	08004dcb 	.word	0x08004dcb
 8004d44:	08004e31 	.word	0x08004e31
 8004d48:	08004e31 	.word	0x08004e31
 8004d4c:	08004e31 	.word	0x08004e31
 8004d50:	08004ddb 	.word	0x08004ddb
 8004d54:	08004e31 	.word	0x08004e31
 8004d58:	08004e31 	.word	0x08004e31
 8004d5c:	08004e31 	.word	0x08004e31
 8004d60:	08004e31 	.word	0x08004e31
 8004d64:	08004e31 	.word	0x08004e31
 8004d68:	08004e31 	.word	0x08004e31
 8004d6c:	08004e31 	.word	0x08004e31
 8004d70:	08004deb 	.word	0x08004deb
 8004d74:	08004e31 	.word	0x08004e31
 8004d78:	08004e31 	.word	0x08004e31
 8004d7c:	08004e31 	.word	0x08004e31
 8004d80:	08004e31 	.word	0x08004e31
 8004d84:	08004e31 	.word	0x08004e31
 8004d88:	08004e31 	.word	0x08004e31
 8004d8c:	08004e31 	.word	0x08004e31
 8004d90:	08004e31 	.word	0x08004e31
 8004d94:	08004e31 	.word	0x08004e31
 8004d98:	08004e31 	.word	0x08004e31
 8004d9c:	08004e31 	.word	0x08004e31
 8004da0:	08004e31 	.word	0x08004e31
 8004da4:	08004e31 	.word	0x08004e31
 8004da8:	08004e31 	.word	0x08004e31
 8004dac:	08004e31 	.word	0x08004e31
 8004db0:	08004e11 	.word	0x08004e11
 8004db4:	2b40      	cmp	r3, #64	; 0x40
 8004db6:	d02e      	beq.n	8004e16 <UART_SetConfig+0xc1e>
 8004db8:	e03a      	b.n	8004e30 <UART_SetConfig+0xc38>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dba:	f7fd fddd 	bl	8002978 <HAL_RCC_GetPCLK1Freq>
 8004dbe:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004dc0:	e03c      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dc2:	f7fd fdef 	bl	80029a4 <HAL_RCC_GetPCLK2Freq>
 8004dc6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004dc8:	e038      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dca:	f107 0314 	add.w	r3, r7, #20
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fe fd20 	bl	8003814 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004dd8:	e030      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004dda:	f107 0308 	add.w	r3, r7, #8
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7fe fe6c 	bl	8003abc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004de8:	e028      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004dea:	4b0e      	ldr	r3, [pc, #56]	; (8004e24 <UART_SetConfig+0xc2c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0320 	and.w	r3, r3, #32
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d009      	beq.n	8004e0a <UART_SetConfig+0xc12>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004df6:	4b0b      	ldr	r3, [pc, #44]	; (8004e24 <UART_SetConfig+0xc2c>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	08db      	lsrs	r3, r3, #3
 8004dfc:	f003 0303 	and.w	r3, r3, #3
 8004e00:	4a09      	ldr	r2, [pc, #36]	; (8004e28 <UART_SetConfig+0xc30>)
 8004e02:	fa22 f303 	lsr.w	r3, r2, r3
 8004e06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004e08:	e018      	b.n	8004e3c <UART_SetConfig+0xc44>
          pclk = (uint32_t) HSI_VALUE;
 8004e0a:	4b07      	ldr	r3, [pc, #28]	; (8004e28 <UART_SetConfig+0xc30>)
 8004e0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e0e:	e015      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004e10:	4b06      	ldr	r3, [pc, #24]	; (8004e2c <UART_SetConfig+0xc34>)
 8004e12:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e14:	e012      	b.n	8004e3c <UART_SetConfig+0xc44>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004e1c:	e00e      	b.n	8004e3c <UART_SetConfig+0xc44>
 8004e1e:	bf00      	nop
 8004e20:	0800f6b8 	.word	0x0800f6b8
 8004e24:	58024400 	.word	0x58024400
 8004e28:	03d09000 	.word	0x03d09000
 8004e2c:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8004e30:	2300      	movs	r3, #0
 8004e32:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8004e3a:	bf00      	nop
    }

    if (pclk != 0U)
 8004e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d021      	beq.n	8004e86 <UART_SetConfig+0xc8e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e46:	4a1a      	ldr	r2, [pc, #104]	; (8004eb0 <UART_SetConfig+0xcb8>)
 8004e48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e50:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	085b      	lsrs	r3, r3, #1
 8004e5a:	441a      	add	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e64:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e68:	2b0f      	cmp	r3, #15
 8004e6a:	d909      	bls.n	8004e80 <UART_SetConfig+0xc88>
 8004e6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e72:	d205      	bcs.n	8004e80 <UART_SetConfig+0xc88>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	60da      	str	r2, [r3, #12]
 8004e7e:	e002      	b.n	8004e86 <UART_SetConfig+0xc8e>
      }
      else
      {
        ret = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2201      	movs	r2, #1
 8004e8a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004ea2:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3738      	adds	r7, #56	; 0x38
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bdb0      	pop	{r4, r5, r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	0800f6b8 	.word	0x0800f6b8

08004eb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d00a      	beq.n	8004ede <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	430a      	orrs	r2, r1
 8004edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d00a      	beq.n	8004f00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00a      	beq.n	8004f22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f26:	f003 0308 	and.w	r3, r3, #8
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f48:	f003 0310 	and.w	r3, r3, #16
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00a      	beq.n	8004f66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6a:	f003 0320 	and.w	r3, r3, #32
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00a      	beq.n	8004f88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	430a      	orrs	r2, r1
 8004f86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d01a      	beq.n	8004fca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fb2:	d10a      	bne.n	8004fca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00a      	beq.n	8004fec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	605a      	str	r2, [r3, #4]
  }
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005008:	f7fc f94a 	bl	80012a0 <HAL_GetTick>
 800500c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0308 	and.w	r3, r3, #8
 8005018:	2b08      	cmp	r3, #8
 800501a:	d10e      	bne.n	800503a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800501c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005020:	9300      	str	r3, [sp, #0]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2200      	movs	r2, #0
 8005026:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 f82f 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d001      	beq.n	800503a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e025      	b.n	8005086 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b04      	cmp	r3, #4
 8005046:	d10e      	bne.n	8005066 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005048:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800504c:	9300      	str	r3, [sp, #0]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f819 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e00f      	b.n	8005086 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2220      	movs	r2, #32
 800506a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2220      	movs	r2, #32
 8005072:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2200      	movs	r2, #0
 800507a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b09c      	sub	sp, #112	; 0x70
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	4613      	mov	r3, r2
 800509c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509e:	e0a9      	b.n	80051f4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a6:	f000 80a5 	beq.w	80051f4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050aa:	f7fc f8f9 	bl	80012a0 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d302      	bcc.n	80050c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80050ba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d140      	bne.n	8005142 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050c8:	e853 3f00 	ldrex	r3, [r3]
 80050cc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80050ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80050d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80050d4:	667b      	str	r3, [r7, #100]	; 0x64
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	461a      	mov	r2, r3
 80050dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80050de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80050e0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80050e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80050e6:	e841 2300 	strex	r3, r2, [r1]
 80050ea:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80050ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1e6      	bne.n	80050c0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3308      	adds	r3, #8
 80050f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050fc:	e853 3f00 	ldrex	r3, [r3]
 8005100:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005104:	f023 0301 	bic.w	r3, r3, #1
 8005108:	663b      	str	r3, [r7, #96]	; 0x60
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3308      	adds	r3, #8
 8005110:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005112:	64ba      	str	r2, [r7, #72]	; 0x48
 8005114:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005118:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005120:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e5      	bne.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2220      	movs	r2, #32
 800512a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2220      	movs	r2, #32
 8005132:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e069      	b.n	8005216 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0304 	and.w	r3, r3, #4
 800514c:	2b00      	cmp	r3, #0
 800514e:	d051      	beq.n	80051f4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800515a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800515e:	d149      	bne.n	80051f4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005168:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005172:	e853 3f00 	ldrex	r3, [r3]
 8005176:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800517e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	461a      	mov	r2, r3
 8005186:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005188:	637b      	str	r3, [r7, #52]	; 0x34
 800518a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800518e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e6      	bne.n	800516a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3308      	adds	r3, #8
 80051a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	e853 3f00 	ldrex	r3, [r3]
 80051aa:	613b      	str	r3, [r7, #16]
   return(result);
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f023 0301 	bic.w	r3, r3, #1
 80051b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	3308      	adds	r3, #8
 80051ba:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80051bc:	623a      	str	r2, [r7, #32]
 80051be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c0:	69f9      	ldr	r1, [r7, #28]
 80051c2:	6a3a      	ldr	r2, [r7, #32]
 80051c4:	e841 2300 	strex	r3, r2, [r1]
 80051c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1e5      	bne.n	800519c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2220      	movs	r2, #32
 80051dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80051f0:	2303      	movs	r3, #3
 80051f2:	e010      	b.n	8005216 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	69da      	ldr	r2, [r3, #28]
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	4013      	ands	r3, r2
 80051fe:	68ba      	ldr	r2, [r7, #8]
 8005200:	429a      	cmp	r2, r3
 8005202:	bf0c      	ite	eq
 8005204:	2301      	moveq	r3, #1
 8005206:	2300      	movne	r3, #0
 8005208:	b2db      	uxtb	r3, r3
 800520a:	461a      	mov	r2, r3
 800520c:	79fb      	ldrb	r3, [r7, #7]
 800520e:	429a      	cmp	r2, r3
 8005210:	f43f af46 	beq.w	80050a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3770      	adds	r7, #112	; 0x70
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800521e:	b480      	push	{r7}
 8005220:	b085      	sub	sp, #20
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800522c:	2b01      	cmp	r3, #1
 800522e:	d101      	bne.n	8005234 <HAL_UARTEx_DisableFifoMode+0x16>
 8005230:	2302      	movs	r3, #2
 8005232:	e027      	b.n	8005284 <HAL_UARTEx_DisableFifoMode+0x66>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2224      	movs	r2, #36	; 0x24
 8005240:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f022 0201 	bic.w	r2, r2, #1
 800525a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005262:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2200      	movs	r2, #0
 8005268:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68fa      	ldr	r2, [r7, #12]
 8005270:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3714      	adds	r7, #20
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d101      	bne.n	80052a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052a4:	2302      	movs	r3, #2
 80052a6:	e02d      	b.n	8005304 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2224      	movs	r2, #36	; 0x24
 80052b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0201 	bic.w	r2, r2, #1
 80052ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	683a      	ldr	r2, [r7, #0]
 80052e0:	430a      	orrs	r2, r1
 80052e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f84f 	bl	8005388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800531c:	2b01      	cmp	r3, #1
 800531e:	d101      	bne.n	8005324 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005320:	2302      	movs	r3, #2
 8005322:	e02d      	b.n	8005380 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2224      	movs	r2, #36	; 0x24
 8005330:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f022 0201 	bic.w	r2, r2, #1
 800534a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	430a      	orrs	r2, r1
 800535e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 f811 	bl	8005388 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2220      	movs	r2, #32
 8005372:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3710      	adds	r7, #16
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005394:	2b00      	cmp	r3, #0
 8005396:	d108      	bne.n	80053aa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053a8:	e031      	b.n	800540e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053aa:	2310      	movs	r3, #16
 80053ac:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053ae:	2310      	movs	r3, #16
 80053b0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	0e5b      	lsrs	r3, r3, #25
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	f003 0307 	and.w	r3, r3, #7
 80053c0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	0f5b      	lsrs	r3, r3, #29
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	f003 0307 	and.w	r3, r3, #7
 80053d0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053d2:	7bbb      	ldrb	r3, [r7, #14]
 80053d4:	7b3a      	ldrb	r2, [r7, #12]
 80053d6:	4911      	ldr	r1, [pc, #68]	; (800541c <UARTEx_SetNbDataToProcess+0x94>)
 80053d8:	5c8a      	ldrb	r2, [r1, r2]
 80053da:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80053de:	7b3a      	ldrb	r2, [r7, #12]
 80053e0:	490f      	ldr	r1, [pc, #60]	; (8005420 <UARTEx_SetNbDataToProcess+0x98>)
 80053e2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	7b7a      	ldrb	r2, [r7, #13]
 80053f4:	4909      	ldr	r1, [pc, #36]	; (800541c <UARTEx_SetNbDataToProcess+0x94>)
 80053f6:	5c8a      	ldrb	r2, [r1, r2]
 80053f8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80053fc:	7b7a      	ldrb	r2, [r7, #13]
 80053fe:	4908      	ldr	r1, [pc, #32]	; (8005420 <UARTEx_SetNbDataToProcess+0x98>)
 8005400:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005402:	fb93 f3f2 	sdiv	r3, r3, r2
 8005406:	b29a      	uxth	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800540e:	bf00      	nop
 8005410:	3714      	adds	r7, #20
 8005412:	46bd      	mov	sp, r7
 8005414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005418:	4770      	bx	lr
 800541a:	bf00      	nop
 800541c:	0800f6d0 	.word	0x0800f6d0
 8005420:	0800f6d8 	.word	0x0800f6d8

08005424 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	2101      	movs	r1, #1
 8005432:	4855      	ldr	r0, [pc, #340]	; (8005588 <network_configure_activations+0x164>)
 8005434:	f000 fbee 	bl	8005c14 <ai_platform_get_activations_map>
 8005438:	4603      	mov	r3, r0
 800543a:	2b00      	cmp	r3, #0
 800543c:	f000 809a 	beq.w	8005574 <network_configure_activations+0x150>
    /* Updating activations (byte) offsets */
    
    serving_default_input0_output_array.data = AI_PTR(g_network_activations_map[0] + 5120);
 8005440:	4b51      	ldr	r3, [pc, #324]	; (8005588 <network_configure_activations+0x164>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8005448:	4a50      	ldr	r2, [pc, #320]	; (800558c <network_configure_activations+0x168>)
 800544a:	6093      	str	r3, [r2, #8]
    serving_default_input0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 5120);
 800544c:	4b4e      	ldr	r3, [pc, #312]	; (8005588 <network_configure_activations+0x164>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8005454:	4a4d      	ldr	r2, [pc, #308]	; (800558c <network_configure_activations+0x168>)
 8005456:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 5888);
 8005458:	4b4b      	ldr	r3, [pc, #300]	; (8005588 <network_configure_activations+0x164>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8005460:	4a4b      	ldr	r2, [pc, #300]	; (8005590 <network_configure_activations+0x16c>)
 8005462:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 5888);
 8005464:	4b48      	ldr	r3, [pc, #288]	; (8005588 <network_configure_activations+0x164>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 800546c:	4a48      	ldr	r2, [pc, #288]	; (8005590 <network_configure_activations+0x16c>)
 800546e:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 6912);
 8005470:	4b45      	ldr	r3, [pc, #276]	; (8005588 <network_configure_activations+0x164>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
 8005478:	4a46      	ldr	r2, [pc, #280]	; (8005594 <network_configure_activations+0x170>)
 800547a:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 6912);
 800547c:	4b42      	ldr	r3, [pc, #264]	; (8005588 <network_configure_activations+0x164>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f503 53d8 	add.w	r3, r3, #6912	; 0x1b00
 8005484:	4a43      	ldr	r2, [pc, #268]	; (8005594 <network_configure_activations+0x170>)
 8005486:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8005488:	4b3f      	ldr	r3, [pc, #252]	; (8005588 <network_configure_activations+0x164>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a42      	ldr	r2, [pc, #264]	; (8005598 <network_configure_activations+0x174>)
 800548e:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005490:	4b3d      	ldr	r3, [pc, #244]	; (8005588 <network_configure_activations+0x164>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a40      	ldr	r2, [pc, #256]	; (8005598 <network_configure_activations+0x174>)
 8005496:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_output_array.data = AI_PTR(g_network_activations_map[0] + 7296);
 8005498:	4b3b      	ldr	r3, [pc, #236]	; (8005588 <network_configure_activations+0x164>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f503 53e4 	add.w	r3, r3, #7296	; 0x1c80
 80054a0:	4a3e      	ldr	r2, [pc, #248]	; (800559c <network_configure_activations+0x178>)
 80054a2:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 7296);
 80054a4:	4b38      	ldr	r3, [pc, #224]	; (8005588 <network_configure_activations+0x164>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f503 53e4 	add.w	r3, r3, #7296	; 0x1c80
 80054ac:	4a3b      	ldr	r2, [pc, #236]	; (800559c <network_configure_activations+0x178>)
 80054ae:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80054b0:	4b35      	ldr	r3, [pc, #212]	; (8005588 <network_configure_activations+0x164>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a3a      	ldr	r2, [pc, #232]	; (80055a0 <network_configure_activations+0x17c>)
 80054b6:	6093      	str	r3, [r2, #8]
    dense_3_dense_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80054b8:	4b33      	ldr	r3, [pc, #204]	; (8005588 <network_configure_activations+0x164>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a38      	ldr	r2, [pc, #224]	; (80055a0 <network_configure_activations+0x17c>)
 80054be:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 128);
 80054c0:	4b31      	ldr	r3, [pc, #196]	; (8005588 <network_configure_activations+0x164>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	3380      	adds	r3, #128	; 0x80
 80054c6:	4a37      	ldr	r2, [pc, #220]	; (80055a4 <network_configure_activations+0x180>)
 80054c8:	6093      	str	r3, [r2, #8]
    dense_3_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 128);
 80054ca:	4b2f      	ldr	r3, [pc, #188]	; (8005588 <network_configure_activations+0x164>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3380      	adds	r3, #128	; 0x80
 80054d0:	4a34      	ldr	r2, [pc, #208]	; (80055a4 <network_configure_activations+0x180>)
 80054d2:	60d3      	str	r3, [r2, #12]
    
    dense_4_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80054d4:	4b2c      	ldr	r3, [pc, #176]	; (8005588 <network_configure_activations+0x164>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a33      	ldr	r2, [pc, #204]	; (80055a8 <network_configure_activations+0x184>)
 80054da:	6093      	str	r3, [r2, #8]
    dense_4_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 80054dc:	4b2a      	ldr	r3, [pc, #168]	; (8005588 <network_configure_activations+0x164>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	4a31      	ldr	r2, [pc, #196]	; (80055a8 <network_configure_activations+0x184>)
 80054e2:	60d3      	str	r3, [r2, #12]
    
    dense_4_output_array.data = AI_PTR(g_network_activations_map[0] + 64);
 80054e4:	4b28      	ldr	r3, [pc, #160]	; (8005588 <network_configure_activations+0x164>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	3340      	adds	r3, #64	; 0x40
 80054ea:	4a30      	ldr	r2, [pc, #192]	; (80055ac <network_configure_activations+0x188>)
 80054ec:	6093      	str	r3, [r2, #8]
    dense_4_output_array.data_start = AI_PTR(g_network_activations_map[0] + 64);
 80054ee:	4b26      	ldr	r3, [pc, #152]	; (8005588 <network_configure_activations+0x164>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	3340      	adds	r3, #64	; 0x40
 80054f4:	4a2d      	ldr	r2, [pc, #180]	; (80055ac <network_configure_activations+0x188>)
 80054f6:	60d3      	str	r3, [r2, #12]
    
    dense_5_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 0);
 80054f8:	4b23      	ldr	r3, [pc, #140]	; (8005588 <network_configure_activations+0x164>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a2c      	ldr	r2, [pc, #176]	; (80055b0 <network_configure_activations+0x18c>)
 80054fe:	6093      	str	r3, [r2, #8]
    dense_5_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8005500:	4b21      	ldr	r3, [pc, #132]	; (8005588 <network_configure_activations+0x164>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a2a      	ldr	r2, [pc, #168]	; (80055b0 <network_configure_activations+0x18c>)
 8005506:	60d3      	str	r3, [r2, #12]
    
    dense_5_output_array.data = AI_PTR(g_network_activations_map[0] + 8);
 8005508:	4b1f      	ldr	r3, [pc, #124]	; (8005588 <network_configure_activations+0x164>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3308      	adds	r3, #8
 800550e:	4a29      	ldr	r2, [pc, #164]	; (80055b4 <network_configure_activations+0x190>)
 8005510:	6093      	str	r3, [r2, #8]
    dense_5_output_array.data_start = AI_PTR(g_network_activations_map[0] + 8);
 8005512:	4b1d      	ldr	r3, [pc, #116]	; (8005588 <network_configure_activations+0x164>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3308      	adds	r3, #8
 8005518:	4a26      	ldr	r2, [pc, #152]	; (80055b4 <network_configure_activations+0x190>)
 800551a:	60d3      	str	r3, [r2, #12]
    
    dense_6_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 40);
 800551c:	4b1a      	ldr	r3, [pc, #104]	; (8005588 <network_configure_activations+0x164>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3328      	adds	r3, #40	; 0x28
 8005522:	4a25      	ldr	r2, [pc, #148]	; (80055b8 <network_configure_activations+0x194>)
 8005524:	6093      	str	r3, [r2, #8]
    dense_6_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 40);
 8005526:	4b18      	ldr	r3, [pc, #96]	; (8005588 <network_configure_activations+0x164>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	3328      	adds	r3, #40	; 0x28
 800552c:	4a22      	ldr	r2, [pc, #136]	; (80055b8 <network_configure_activations+0x194>)
 800552e:	60d3      	str	r3, [r2, #12]
    
    dense_6_output_array.data = AI_PTR(g_network_activations_map[0] + 104);
 8005530:	4b15      	ldr	r3, [pc, #84]	; (8005588 <network_configure_activations+0x164>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3368      	adds	r3, #104	; 0x68
 8005536:	4a21      	ldr	r2, [pc, #132]	; (80055bc <network_configure_activations+0x198>)
 8005538:	6093      	str	r3, [r2, #8]
    dense_6_output_array.data_start = AI_PTR(g_network_activations_map[0] + 104);
 800553a:	4b13      	ldr	r3, [pc, #76]	; (8005588 <network_configure_activations+0x164>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3368      	adds	r3, #104	; 0x68
 8005540:	4a1e      	ldr	r2, [pc, #120]	; (80055bc <network_configure_activations+0x198>)
 8005542:	60d3      	str	r3, [r2, #12]
    
    dense_7_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 200);
 8005544:	4b10      	ldr	r3, [pc, #64]	; (8005588 <network_configure_activations+0x164>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	33c8      	adds	r3, #200	; 0xc8
 800554a:	4a1d      	ldr	r2, [pc, #116]	; (80055c0 <network_configure_activations+0x19c>)
 800554c:	6093      	str	r3, [r2, #8]
    dense_7_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 200);
 800554e:	4b0e      	ldr	r3, [pc, #56]	; (8005588 <network_configure_activations+0x164>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	33c8      	adds	r3, #200	; 0xc8
 8005554:	4a1a      	ldr	r2, [pc, #104]	; (80055c0 <network_configure_activations+0x19c>)
 8005556:	60d3      	str	r3, [r2, #12]
    
    dense_7_output_array.data = AI_PTR(g_network_activations_map[0] + 392);
 8005558:	4b0b      	ldr	r3, [pc, #44]	; (8005588 <network_configure_activations+0x164>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005560:	4a18      	ldr	r2, [pc, #96]	; (80055c4 <network_configure_activations+0x1a0>)
 8005562:	6093      	str	r3, [r2, #8]
    dense_7_output_array.data_start = AI_PTR(g_network_activations_map[0] + 392);
 8005564:	4b08      	ldr	r3, [pc, #32]	; (8005588 <network_configure_activations+0x164>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800556c:	4a15      	ldr	r2, [pc, #84]	; (80055c4 <network_configure_activations+0x1a0>)
 800556e:	60d3      	str	r3, [r2, #12]
    
    return true;
 8005570:	2301      	movs	r3, #1
 8005572:	e005      	b.n	8005580 <network_configure_activations+0x15c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8005574:	2213      	movs	r2, #19
 8005576:	2130      	movs	r1, #48	; 0x30
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 fcc9 	bl	8005f10 <ai_platform_network_set_error>
  return false;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3708      	adds	r7, #8
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	240043d0 	.word	0x240043d0
 800558c:	24000160 	.word	0x24000160
 8005590:	240000f0 	.word	0x240000f0
 8005594:	24000170 	.word	0x24000170
 8005598:	24000100 	.word	0x24000100
 800559c:	24000180 	.word	0x24000180
 80055a0:	24000110 	.word	0x24000110
 80055a4:	24000190 	.word	0x24000190
 80055a8:	24000120 	.word	0x24000120
 80055ac:	240001a0 	.word	0x240001a0
 80055b0:	24000130 	.word	0x24000130
 80055b4:	240001b0 	.word	0x240001b0
 80055b8:	24000140 	.word	0x24000140
 80055bc:	240001c0 	.word	0x240001c0
 80055c0:	24000150 	.word	0x24000150
 80055c4:	240001d0 	.word	0x240001d0

080055c8 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	2101      	movs	r1, #1
 80055d6:	488b      	ldr	r0, [pc, #556]	; (8005804 <network_configure_weights+0x23c>)
 80055d8:	f000 fac4 	bl	8005b64 <ai_platform_get_weights_map>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	f000 8106 	beq.w	80057f0 <network_configure_weights+0x228>
    /* Updating weights (byte) offsets */
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 80055e4:	4b88      	ldr	r3, [pc, #544]	; (8005808 <network_configure_weights+0x240>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055ec:	4a86      	ldr	r2, [pc, #536]	; (8005808 <network_configure_weights+0x240>)
 80055ee:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 80055f0:	4b84      	ldr	r3, [pc, #528]	; (8005804 <network_configure_weights+0x23c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a84      	ldr	r2, [pc, #528]	; (8005808 <network_configure_weights+0x240>)
 80055f6:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 80055f8:	4b82      	ldr	r3, [pc, #520]	; (8005804 <network_configure_weights+0x23c>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a82      	ldr	r2, [pc, #520]	; (8005808 <network_configure_weights+0x240>)
 80055fe:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8005600:	4b82      	ldr	r3, [pc, #520]	; (800580c <network_configure_weights+0x244>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005608:	4a80      	ldr	r2, [pc, #512]	; (800580c <network_configure_weights+0x244>)
 800560a:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 32768);
 800560c:	4b7d      	ldr	r3, [pc, #500]	; (8005804 <network_configure_weights+0x23c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005614:	4a7d      	ldr	r2, [pc, #500]	; (800580c <network_configure_weights+0x244>)
 8005616:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 32768);
 8005618:	4b7a      	ldr	r3, [pc, #488]	; (8005804 <network_configure_weights+0x23c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8005620:	4a7a      	ldr	r2, [pc, #488]	; (800580c <network_configure_weights+0x244>)
 8005622:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 8005624:	4b7a      	ldr	r3, [pc, #488]	; (8005810 <network_configure_weights+0x248>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800562c:	4a78      	ldr	r2, [pc, #480]	; (8005810 <network_configure_weights+0x248>)
 800562e:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_network_weights_map[0] + 33280);
 8005630:	4b74      	ldr	r3, [pc, #464]	; (8005804 <network_configure_weights+0x23c>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8005638:	4a75      	ldr	r2, [pc, #468]	; (8005810 <network_configure_weights+0x248>)
 800563a:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 33280);
 800563c:	4b71      	ldr	r3, [pc, #452]	; (8005804 <network_configure_weights+0x23c>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8005644:	4a72      	ldr	r2, [pc, #456]	; (8005810 <network_configure_weights+0x248>)
 8005646:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 8005648:	4b72      	ldr	r3, [pc, #456]	; (8005814 <network_configure_weights+0x24c>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005650:	4a70      	ldr	r2, [pc, #448]	; (8005814 <network_configure_weights+0x24c>)
 8005652:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_network_weights_map[0] + 57856);
 8005654:	4b6b      	ldr	r3, [pc, #428]	; (8005804 <network_configure_weights+0x23c>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f503 4362 	add.w	r3, r3, #57856	; 0xe200
 800565c:	4a6d      	ldr	r2, [pc, #436]	; (8005814 <network_configure_weights+0x24c>)
 800565e:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 57856);
 8005660:	4b68      	ldr	r3, [pc, #416]	; (8005804 <network_configure_weights+0x23c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f503 4362 	add.w	r3, r3, #57856	; 0xe200
 8005668:	4a6a      	ldr	r2, [pc, #424]	; (8005814 <network_configure_weights+0x24c>)
 800566a:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 800566c:	4b6a      	ldr	r3, [pc, #424]	; (8005818 <network_configure_weights+0x250>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005674:	4a68      	ldr	r2, [pc, #416]	; (8005818 <network_configure_weights+0x250>)
 8005676:	6013      	str	r3, [r2, #0]
    dense_3_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 58112);
 8005678:	4b62      	ldr	r3, [pc, #392]	; (8005804 <network_configure_weights+0x23c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f503 4363 	add.w	r3, r3, #58112	; 0xe300
 8005680:	4a65      	ldr	r2, [pc, #404]	; (8005818 <network_configure_weights+0x250>)
 8005682:	6093      	str	r3, [r2, #8]
    dense_3_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 58112);
 8005684:	4b5f      	ldr	r3, [pc, #380]	; (8005804 <network_configure_weights+0x23c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f503 4363 	add.w	r3, r3, #58112	; 0xe300
 800568c:	4a62      	ldr	r2, [pc, #392]	; (8005818 <network_configure_weights+0x250>)
 800568e:	60d3      	str	r3, [r2, #12]
    
    dense_3_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8005690:	4b62      	ldr	r3, [pc, #392]	; (800581c <network_configure_weights+0x254>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005698:	4a60      	ldr	r2, [pc, #384]	; (800581c <network_configure_weights+0x254>)
 800569a:	6013      	str	r3, [r2, #0]
    dense_3_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 60160);
 800569c:	4b59      	ldr	r3, [pc, #356]	; (8005804 <network_configure_weights+0x23c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 80056a4:	4a5d      	ldr	r2, [pc, #372]	; (800581c <network_configure_weights+0x254>)
 80056a6:	6093      	str	r3, [r2, #8]
    dense_3_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 60160);
 80056a8:	4b56      	ldr	r3, [pc, #344]	; (8005804 <network_configure_weights+0x23c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 80056b0:	4a5a      	ldr	r2, [pc, #360]	; (800581c <network_configure_weights+0x254>)
 80056b2:	60d3      	str	r3, [r2, #12]
    
    dense_4_weights_array.format |= AI_FMT_FLAG_CONST;
 80056b4:	4b5a      	ldr	r3, [pc, #360]	; (8005820 <network_configure_weights+0x258>)
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056bc:	4a58      	ldr	r2, [pc, #352]	; (8005820 <network_configure_weights+0x258>)
 80056be:	6013      	str	r3, [r2, #0]
    dense_4_weights_array.data = AI_PTR(g_network_weights_map[0] + 60288);
 80056c0:	4b50      	ldr	r3, [pc, #320]	; (8005804 <network_configure_weights+0x23c>)
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	f64e 3380 	movw	r3, #60288	; 0xeb80
 80056c8:	4413      	add	r3, r2
 80056ca:	4a55      	ldr	r2, [pc, #340]	; (8005820 <network_configure_weights+0x258>)
 80056cc:	6093      	str	r3, [r2, #8]
    dense_4_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60288);
 80056ce:	4b4d      	ldr	r3, [pc, #308]	; (8005804 <network_configure_weights+0x23c>)
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	f64e 3380 	movw	r3, #60288	; 0xeb80
 80056d6:	4413      	add	r3, r2
 80056d8:	4a51      	ldr	r2, [pc, #324]	; (8005820 <network_configure_weights+0x258>)
 80056da:	60d3      	str	r3, [r2, #12]
    
    dense_4_bias_array.format |= AI_FMT_FLAG_CONST;
 80056dc:	4b51      	ldr	r3, [pc, #324]	; (8005824 <network_configure_weights+0x25c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056e4:	4a4f      	ldr	r2, [pc, #316]	; (8005824 <network_configure_weights+0x25c>)
 80056e6:	6013      	str	r3, [r2, #0]
    dense_4_bias_array.data = AI_PTR(g_network_weights_map[0] + 60416);
 80056e8:	4b46      	ldr	r3, [pc, #280]	; (8005804 <network_configure_weights+0x23c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80056f0:	4a4c      	ldr	r2, [pc, #304]	; (8005824 <network_configure_weights+0x25c>)
 80056f2:	6093      	str	r3, [r2, #8]
    dense_4_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 60416);
 80056f4:	4b43      	ldr	r3, [pc, #268]	; (8005804 <network_configure_weights+0x23c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80056fc:	4a49      	ldr	r2, [pc, #292]	; (8005824 <network_configure_weights+0x25c>)
 80056fe:	60d3      	str	r3, [r2, #12]
    
    dense_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8005700:	4b49      	ldr	r3, [pc, #292]	; (8005828 <network_configure_weights+0x260>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005708:	4a47      	ldr	r2, [pc, #284]	; (8005828 <network_configure_weights+0x260>)
 800570a:	6013      	str	r3, [r2, #0]
    dense_5_weights_array.data = AI_PTR(g_network_weights_map[0] + 60432);
 800570c:	4b3d      	ldr	r3, [pc, #244]	; (8005804 <network_configure_weights+0x23c>)
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	f64e 4310 	movw	r3, #60432	; 0xec10
 8005714:	4413      	add	r3, r2
 8005716:	4a44      	ldr	r2, [pc, #272]	; (8005828 <network_configure_weights+0x260>)
 8005718:	6093      	str	r3, [r2, #8]
    dense_5_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60432);
 800571a:	4b3a      	ldr	r3, [pc, #232]	; (8005804 <network_configure_weights+0x23c>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	f64e 4310 	movw	r3, #60432	; 0xec10
 8005722:	4413      	add	r3, r2
 8005724:	4a40      	ldr	r2, [pc, #256]	; (8005828 <network_configure_weights+0x260>)
 8005726:	60d3      	str	r3, [r2, #12]
    
    dense_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8005728:	4b40      	ldr	r3, [pc, #256]	; (800582c <network_configure_weights+0x264>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005730:	4a3e      	ldr	r2, [pc, #248]	; (800582c <network_configure_weights+0x264>)
 8005732:	6013      	str	r3, [r2, #0]
    dense_5_bias_array.data = AI_PTR(g_network_weights_map[0] + 60560);
 8005734:	4b33      	ldr	r3, [pc, #204]	; (8005804 <network_configure_weights+0x23c>)
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	f64e 4390 	movw	r3, #60560	; 0xec90
 800573c:	4413      	add	r3, r2
 800573e:	4a3b      	ldr	r2, [pc, #236]	; (800582c <network_configure_weights+0x264>)
 8005740:	6093      	str	r3, [r2, #8]
    dense_5_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 60560);
 8005742:	4b30      	ldr	r3, [pc, #192]	; (8005804 <network_configure_weights+0x23c>)
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	f64e 4390 	movw	r3, #60560	; 0xec90
 800574a:	4413      	add	r3, r2
 800574c:	4a37      	ldr	r2, [pc, #220]	; (800582c <network_configure_weights+0x264>)
 800574e:	60d3      	str	r3, [r2, #12]
    
    dense_6_weights_array.format |= AI_FMT_FLAG_CONST;
 8005750:	4b37      	ldr	r3, [pc, #220]	; (8005830 <network_configure_weights+0x268>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005758:	4a35      	ldr	r2, [pc, #212]	; (8005830 <network_configure_weights+0x268>)
 800575a:	6013      	str	r3, [r2, #0]
    dense_6_weights_array.data = AI_PTR(g_network_weights_map[0] + 60688);
 800575c:	4b29      	ldr	r3, [pc, #164]	; (8005804 <network_configure_weights+0x23c>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	f64e 5310 	movw	r3, #60688	; 0xed10
 8005764:	4413      	add	r3, r2
 8005766:	4a32      	ldr	r2, [pc, #200]	; (8005830 <network_configure_weights+0x268>)
 8005768:	6093      	str	r3, [r2, #8]
    dense_6_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 60688);
 800576a:	4b26      	ldr	r3, [pc, #152]	; (8005804 <network_configure_weights+0x23c>)
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	f64e 5310 	movw	r3, #60688	; 0xed10
 8005772:	4413      	add	r3, r2
 8005774:	4a2e      	ldr	r2, [pc, #184]	; (8005830 <network_configure_weights+0x268>)
 8005776:	60d3      	str	r3, [r2, #12]
    
    dense_6_bias_array.format |= AI_FMT_FLAG_CONST;
 8005778:	4b2e      	ldr	r3, [pc, #184]	; (8005834 <network_configure_weights+0x26c>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005780:	4a2c      	ldr	r2, [pc, #176]	; (8005834 <network_configure_weights+0x26c>)
 8005782:	6013      	str	r3, [r2, #0]
    dense_6_bias_array.data = AI_PTR(g_network_weights_map[0] + 63760);
 8005784:	4b1f      	ldr	r3, [pc, #124]	; (8005804 <network_configure_weights+0x23c>)
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	f64f 1310 	movw	r3, #63760	; 0xf910
 800578c:	4413      	add	r3, r2
 800578e:	4a29      	ldr	r2, [pc, #164]	; (8005834 <network_configure_weights+0x26c>)
 8005790:	6093      	str	r3, [r2, #8]
    dense_6_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 63760);
 8005792:	4b1c      	ldr	r3, [pc, #112]	; (8005804 <network_configure_weights+0x23c>)
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	f64f 1310 	movw	r3, #63760	; 0xf910
 800579a:	4413      	add	r3, r2
 800579c:	4a25      	ldr	r2, [pc, #148]	; (8005834 <network_configure_weights+0x26c>)
 800579e:	60d3      	str	r3, [r2, #12]
    
    dense_7_weights_array.format |= AI_FMT_FLAG_CONST;
 80057a0:	4b25      	ldr	r3, [pc, #148]	; (8005838 <network_configure_weights+0x270>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057a8:	4a23      	ldr	r2, [pc, #140]	; (8005838 <network_configure_weights+0x270>)
 80057aa:	6013      	str	r3, [r2, #0]
    dense_7_weights_array.data = AI_PTR(g_network_weights_map[0] + 64144);
 80057ac:	4b15      	ldr	r3, [pc, #84]	; (8005804 <network_configure_weights+0x23c>)
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	f64f 2390 	movw	r3, #64144	; 0xfa90
 80057b4:	4413      	add	r3, r2
 80057b6:	4a20      	ldr	r2, [pc, #128]	; (8005838 <network_configure_weights+0x270>)
 80057b8:	6093      	str	r3, [r2, #8]
    dense_7_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 64144);
 80057ba:	4b12      	ldr	r3, [pc, #72]	; (8005804 <network_configure_weights+0x23c>)
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	f64f 2390 	movw	r3, #64144	; 0xfa90
 80057c2:	4413      	add	r3, r2
 80057c4:	4a1c      	ldr	r2, [pc, #112]	; (8005838 <network_configure_weights+0x270>)
 80057c6:	60d3      	str	r3, [r2, #12]
    
    dense_7_bias_array.format |= AI_FMT_FLAG_CONST;
 80057c8:	4b1c      	ldr	r3, [pc, #112]	; (800583c <network_configure_weights+0x274>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057d0:	4a1a      	ldr	r2, [pc, #104]	; (800583c <network_configure_weights+0x274>)
 80057d2:	6013      	str	r3, [r2, #0]
    dense_7_bias_array.data = AI_PTR(g_network_weights_map[0] + 137872);
 80057d4:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <network_configure_weights+0x23c>)
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	4b19      	ldr	r3, [pc, #100]	; (8005840 <network_configure_weights+0x278>)
 80057da:	4413      	add	r3, r2
 80057dc:	4a17      	ldr	r2, [pc, #92]	; (800583c <network_configure_weights+0x274>)
 80057de:	6093      	str	r3, [r2, #8]
    dense_7_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 137872);
 80057e0:	4b08      	ldr	r3, [pc, #32]	; (8005804 <network_configure_weights+0x23c>)
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	4b16      	ldr	r3, [pc, #88]	; (8005840 <network_configure_weights+0x278>)
 80057e6:	4413      	add	r3, r2
 80057e8:	4a14      	ldr	r2, [pc, #80]	; (800583c <network_configure_weights+0x274>)
 80057ea:	60d3      	str	r3, [r2, #12]
    
    return true;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e005      	b.n	80057fc <network_configure_weights+0x234>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 80057f0:	2212      	movs	r2, #18
 80057f2:	2130      	movs	r1, #48	; 0x30
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 fb8b 	bl	8005f10 <ai_platform_network_set_error>
  return false;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	240043d4 	.word	0x240043d4
 8005808:	24000010 	.word	0x24000010
 800580c:	24000020 	.word	0x24000020
 8005810:	24000030 	.word	0x24000030
 8005814:	24000040 	.word	0x24000040
 8005818:	24000050 	.word	0x24000050
 800581c:	24000060 	.word	0x24000060
 8005820:	24000070 	.word	0x24000070
 8005824:	24000080 	.word	0x24000080
 8005828:	24000090 	.word	0x24000090
 800582c:	240000a0 	.word	0x240000a0
 8005830:	240000b0 	.word	0x240000b0
 8005834:	240000c0 	.word	0x240000c0
 8005838:	240000d0 	.word	0x240000d0
 800583c:	240000e0 	.word	0x240000e0
 8005840:	00021a90 	.word	0x00021a90

08005844 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b082      	sub	sp, #8
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 fa53 	bl	8005cf8 <ai_platform_network_get_error>
 8005852:	4603      	mov	r3, r0
}
 8005854:	4618      	mov	r0, r3
 8005856:	3708      	adds	r7, #8
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}

0800585c <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af02      	add	r7, sp, #8
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8005866:	2300      	movs	r3, #0
 8005868:	9301      	str	r3, [sp, #4]
 800586a:	2305      	movs	r3, #5
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	2301      	movs	r3, #1
 8005870:	4a04      	ldr	r2, [pc, #16]	; (8005884 <ai_network_create+0x28>)
 8005872:	6839      	ldr	r1, [r7, #0]
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f000 fe65 	bl	8006544 <ai_platform_network_create>
 800587a:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 800587c:	4618      	mov	r0, r3
 800587e:	3708      	adds	r7, #8
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	24000c68 	.word	0x24000c68

08005888 <ai_network_create_and_init>:

AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b096      	sub	sp, #88	; 0x58
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8005894:	2100      	movs	r1, #0
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f7ff ffe0 	bl	800585c <ai_network_create>
 800589c:	4603      	mov	r3, r0
 800589e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 80058a0:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d001      	beq.n	80058ac <ai_network_create_and_init+0x24>
        return err;
 80058a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058aa:	e05d      	b.n	8005968 <ai_network_create_and_init+0xe0>
    if (ai_network_data_params_get(&params) != true) {
 80058ac:	f107 0314 	add.w	r3, r7, #20
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 f8dd 	bl	8005a70 <ai_network_data_params_get>
 80058b6:	4603      	mov	r3, r0
 80058b8:	f083 0301 	eor.w	r3, r3, #1
 80058bc:	b2db      	uxtb	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d008      	beq.n	80058d4 <ai_network_create_and_init+0x4c>
        err = ai_network_get_error(*network);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff ffbc 	bl	8005844 <ai_network_get_error>
 80058cc:	4603      	mov	r3, r0
 80058ce:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 80058d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058d2:	e049      	b.n	8005968 <ai_network_create_and_init+0xe0>
    }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d016      	beq.n	8005908 <ai_network_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 80058da:	2300      	movs	r3, #0
 80058dc:	657b      	str	r3, [r7, #84]	; 0x54
 80058de:	e00e      	b.n	80058fe <ai_network_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80058e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80058e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	68ba      	ldr	r2, [r7, #8]
 80058e8:	4413      	add	r3, r2
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	f107 0314 	add.w	r3, r7, #20
 80058f0:	330c      	adds	r3, #12
 80058f2:	4618      	mov	r0, r3
 80058f4:	f000 f922 	bl	8005b3c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 80058f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80058fa:	3301      	adds	r3, #1
 80058fc:	657b      	str	r3, [r7, #84]	; 0x54
 80058fe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005900:	461a      	mov	r2, r3
 8005902:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005904:	4293      	cmp	r3, r2
 8005906:	dbeb      	blt.n	80058e0 <ai_network_create_and_init+0x58>
    }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
    if (weights) {
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d016      	beq.n	800593c <ai_network_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 800590e:	2300      	movs	r3, #0
 8005910:	653b      	str	r3, [r7, #80]	; 0x50
 8005912:	e00e      	b.n	8005932 <ai_network_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8005914:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005916:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005918:	009b      	lsls	r3, r3, #2
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	4413      	add	r3, r2
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	f107 0314 	add.w	r3, r7, #20
 8005924:	3304      	adds	r3, #4
 8005926:	4618      	mov	r0, r3
 8005928:	f000 f908 	bl	8005b3c <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 800592c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800592e:	3301      	adds	r3, #1
 8005930:	653b      	str	r3, [r7, #80]	; 0x50
 8005932:	8b7b      	ldrh	r3, [r7, #26]
 8005934:	461a      	mov	r2, r3
 8005936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005938:	4293      	cmp	r3, r2
 800593a:	dbeb      	blt.n	8005914 <ai_network_create_and_init+0x8c>
    }
#endif
    if (ai_network_init(*network, &params) != true) {
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f107 0214 	add.w	r2, r7, #20
 8005944:	4611      	mov	r1, r2
 8005946:	4618      	mov	r0, r3
 8005948:	f000 f846 	bl	80059d8 <ai_network_init>
 800594c:	4603      	mov	r3, r0
 800594e:	f083 0301 	eor.w	r3, r3, #1
 8005952:	b2db      	uxtb	r3, r3
 8005954:	2b00      	cmp	r3, #0
 8005956:	d006      	beq.n	8005966 <ai_network_create_and_init+0xde>
        err = ai_network_get_error(*network);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4618      	mov	r0, r3
 800595e:	f7ff ff71 	bl	8005844 <ai_network_get_error>
 8005962:	4603      	mov	r3, r0
 8005964:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 8005966:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005968:	4618      	mov	r0, r3
 800596a:	3758      	adds	r7, #88	; 0x58
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <ai_network_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d104      	bne.n	800598a <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005980:	4b06      	ldr	r3, [pc, #24]	; (800599c <ai_network_inputs_get+0x2c>)
 8005982:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a06      	ldr	r2, [pc, #24]	; (80059a0 <ai_network_inputs_get+0x30>)
 8005988:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 800598a:	6839      	ldr	r1, [r7, #0]
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 fac5 	bl	8005f1c <ai_platform_inputs_get>
 8005992:	4603      	mov	r3, r0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	24000c68 	.word	0x24000c68
 80059a0:	a1c00100 	.word	0xa1c00100

080059a4 <ai_network_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d104      	bne.n	80059be <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80059b4:	4b06      	ldr	r3, [pc, #24]	; (80059d0 <ai_network_outputs_get+0x2c>)
 80059b6:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	4a06      	ldr	r2, [pc, #24]	; (80059d4 <ai_network_outputs_get+0x30>)
 80059bc:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80059be:	6839      	ldr	r1, [r7, #0]
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f000 fc37 	bl	8006234 <ai_platform_outputs_get>
 80059c6:	4603      	mov	r3, r0
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3708      	adds	r7, #8
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	24000c68 	.word	0x24000c68
 80059d4:	a1c00100 	.word	0xa1c00100

080059d8 <ai_network_init>:
}

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 80059e2:	6839      	ldr	r1, [r7, #0]
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 ff87 	bl	80068f8 <ai_platform_network_init>
 80059ea:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d101      	bne.n	80059f6 <ai_network_init+0x1e>
 80059f2:	2300      	movs	r3, #0
 80059f4:	e028      	b.n	8005a48 <ai_network_init+0x70>

  ai_bool ok = true;
 80059f6:	2301      	movs	r3, #1
 80059f8:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, params);
 80059fa:	6839      	ldr	r1, [r7, #0]
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f7ff fde3 	bl	80055c8 <network_configure_weights>
 8005a02:	4603      	mov	r3, r0
 8005a04:	461a      	mov	r2, r3
 8005a06:	7afb      	ldrb	r3, [r7, #11]
 8005a08:	4013      	ands	r3, r2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	bf14      	ite	ne
 8005a0e:	2301      	movne	r3, #1
 8005a10:	2300      	moveq	r3, #0
 8005a12:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8005a14:	6839      	ldr	r1, [r7, #0]
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f7ff fd04 	bl	8005424 <network_configure_activations>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	461a      	mov	r2, r3
 8005a20:	7afb      	ldrb	r3, [r7, #11]
 8005a22:	4013      	ands	r3, r2
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	bf14      	ite	ne
 8005a28:	2301      	movne	r3, #1
 8005a2a:	2300      	moveq	r3, #0
 8005a2c:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f001 f8fe 	bl	8006c30 <ai_platform_network_post_init>
 8005a34:	4603      	mov	r3, r0
 8005a36:	461a      	mov	r2, r3
 8005a38:	7afb      	ldrb	r3, [r7, #11]
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	bf14      	ite	ne
 8005a40:	2301      	movne	r3, #1
 8005a42:	2300      	moveq	r3, #0
 8005a44:	72fb      	strb	r3, [r7, #11]

  return ok;
 8005a46:	7afb      	ldrb	r3, [r7, #11]
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3710      	adds	r7, #16
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	68b9      	ldr	r1, [r7, #8]
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f001 fa0f 	bl	8006e84 <ai_platform_network_process>
 8005a66:	4603      	mov	r3, r0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3710      	adds	r7, #16
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b086      	sub	sp, #24
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <ai_network_data_params_get+0x12>
 8005a7e:	2300      	movs	r3, #0
 8005a80:	e016      	b.n	8005ab0 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8005a82:	4a0d      	ldr	r2, [pc, #52]	; (8005ab8 <ai_network_data_params_get+0x48>)
 8005a84:	f107 0310 	add.w	r3, r7, #16
 8005a88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a8c:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 8005a90:	4a0a      	ldr	r2, [pc, #40]	; (8005abc <ai_network_data_params_get+0x4c>)
 8005a92:	f107 0308 	add.w	r3, r7, #8
 8005a96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005a9a:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 8005a9e:	f107 0210 	add.w	r2, r7, #16
 8005aa2:	f107 0308 	add.w	r3, r7, #8
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f90b 	bl	8005cc4 <ai_platform_bind_network_params>
 8005aae:	4603      	mov	r3, r0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	0800f698 	.word	0x0800f698
 8005abc:	0800f6a0 	.word	0x0800f6a0

08005ac0 <ai_buffer_get_size>:
 8005ac0:	b368      	cbz	r0, 8005b1e <ai_buffer_get_size+0x5e>
 8005ac2:	4b17      	ldr	r3, [pc, #92]	; (8005b20 <ai_buffer_get_size+0x60>)
 8005ac4:	4a17      	ldr	r2, [pc, #92]	; (8005b24 <ai_buffer_get_size+0x64>)
 8005ac6:	b410      	push	{r4}
 8005ac8:	6804      	ldr	r4, [r0, #0]
 8005aca:	4023      	ands	r3, r4
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d123      	bne.n	8005b18 <ai_buffer_get_size+0x58>
 8005ad0:	b311      	cbz	r1, 8005b18 <ai_buffer_get_size+0x58>
 8005ad2:	6984      	ldr	r4, [r0, #24]
 8005ad4:	6862      	ldr	r2, [r4, #4]
 8005ad6:	321f      	adds	r2, #31
 8005ad8:	f022 021f 	bic.w	r2, r2, #31
 8005adc:	7d03      	ldrb	r3, [r0, #20]
 8005ade:	6941      	ldr	r1, [r0, #20]
 8005ae0:	f1a3 0301 	sub.w	r3, r3, #1
 8005ae4:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8005ae8:	fab3 f383 	clz	r3, r3
 8005aec:	095b      	lsrs	r3, r3, #5
 8005aee:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8005af2:	da0c      	bge.n	8005b0e <ai_buffer_get_size+0x4e>
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d103      	bne.n	8005b00 <ai_buffer_get_size+0x40>
 8005af8:	2802      	cmp	r0, #2
 8005afa:	f04f 0302 	mov.w	r3, #2
 8005afe:	d006      	beq.n	8005b0e <ai_buffer_get_size+0x4e>
 8005b00:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8005b04:	3301      	adds	r3, #1
 8005b06:	4298      	cmp	r0, r3
 8005b08:	fb01 f202 	mul.w	r2, r1, r2
 8005b0c:	d1f2      	bne.n	8005af4 <ai_buffer_get_size+0x34>
 8005b0e:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8005b12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	6984      	ldr	r4, [r0, #24]
 8005b1a:	6862      	ldr	r2, [r4, #4]
 8005b1c:	e7de      	b.n	8005adc <ai_buffer_get_size+0x1c>
 8005b1e:	4770      	bx	lr
 8005b20:	017fffff 	.word	0x017fffff
 8005b24:	000400c0 	.word	0x000400c0

08005b28 <ai_buffer_array_sane>:
 8005b28:	b138      	cbz	r0, 8005b3a <ai_buffer_array_sane+0x12>
 8005b2a:	6843      	ldr	r3, [r0, #4]
 8005b2c:	b123      	cbz	r3, 8005b38 <ai_buffer_array_sane+0x10>
 8005b2e:	8840      	ldrh	r0, [r0, #2]
 8005b30:	3800      	subs	r0, #0
 8005b32:	bf18      	it	ne
 8005b34:	2001      	movne	r0, #1
 8005b36:	4770      	bx	lr
 8005b38:	4618      	mov	r0, r3
 8005b3a:	4770      	bx	lr

08005b3c <ai_buffer_array_item_set_address>:
 8005b3c:	b150      	cbz	r0, 8005b54 <ai_buffer_array_item_set_address+0x18>
 8005b3e:	6843      	ldr	r3, [r0, #4]
 8005b40:	b14b      	cbz	r3, 8005b56 <ai_buffer_array_item_set_address+0x1a>
 8005b42:	8840      	ldrh	r0, [r0, #2]
 8005b44:	b900      	cbnz	r0, 8005b48 <ai_buffer_array_item_set_address+0xc>
 8005b46:	4770      	bx	lr
 8005b48:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005b4c:	2001      	movs	r0, #1
 8005b4e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8005b52:	604a      	str	r2, [r1, #4]
 8005b54:	4770      	bx	lr
 8005b56:	4618      	mov	r0, r3
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop

08005b5c <_ai_platform_acquire_crc>:
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	4770      	bx	lr

08005b60 <_ai_platform_release_crc>:
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop

08005b64 <ai_platform_get_weights_map>:
 8005b64:	2900      	cmp	r1, #0
 8005b66:	bf18      	it	ne
 8005b68:	2800      	cmpne	r0, #0
 8005b6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b6c:	bf0c      	ite	eq
 8005b6e:	2401      	moveq	r4, #1
 8005b70:	2400      	movne	r4, #0
 8005b72:	2a00      	cmp	r2, #0
 8005b74:	bf08      	it	eq
 8005b76:	f044 0401 	orreq.w	r4, r4, #1
 8005b7a:	b114      	cbz	r4, 8005b82 <ai_platform_get_weights_map+0x1e>
 8005b7c:	2400      	movs	r4, #0
 8005b7e:	4620      	mov	r0, r4
 8005b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b82:	4616      	mov	r6, r2
 8005b84:	4b22      	ldr	r3, [pc, #136]	; (8005c10 <ai_platform_get_weights_map+0xac>)
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	4605      	mov	r5, r0
 8005b8a:	460f      	mov	r7, r1
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d022      	beq.n	8005bd6 <ai_platform_get_weights_map+0x72>
 8005b90:	6870      	ldr	r0, [r6, #4]
 8005b92:	2800      	cmp	r0, #0
 8005b94:	d0f2      	beq.n	8005b7c <ai_platform_get_weights_map+0x18>
 8005b96:	6806      	ldr	r6, [r0, #0]
 8005b98:	429e      	cmp	r6, r3
 8005b9a:	d006      	beq.n	8005baa <ai_platform_get_weights_map+0x46>
 8005b9c:	f1a1 0401 	sub.w	r4, r1, #1
 8005ba0:	6028      	str	r0, [r5, #0]
 8005ba2:	fab4 f484 	clz	r4, r4
 8005ba6:	0964      	lsrs	r4, r4, #5
 8005ba8:	e7e9      	b.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005baa:	3d04      	subs	r5, #4
 8005bac:	4602      	mov	r2, r0
 8005bae:	4621      	mov	r1, r4
 8005bb0:	e000      	b.n	8005bb4 <ai_platform_get_weights_map+0x50>
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8005bb8:	42b3      	cmp	r3, r6
 8005bba:	d025      	beq.n	8005c08 <ai_platform_get_weights_map+0xa4>
 8005bbc:	f845 3f04 	str.w	r3, [r5, #4]!
 8005bc0:	1c4b      	adds	r3, r1, #1
 8005bc2:	429f      	cmp	r7, r3
 8005bc4:	d8f5      	bhi.n	8005bb2 <ai_platform_get_weights_map+0x4e>
 8005bc6:	d1da      	bne.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005bc8:	3102      	adds	r1, #2
 8005bca:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8005bce:	42b3      	cmp	r3, r6
 8005bd0:	d1d5      	bne.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005bd2:	2401      	movs	r4, #1
 8005bd4:	e7d3      	b.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005bd6:	1d30      	adds	r0, r6, #4
 8005bd8:	f7ff ffa6 	bl	8005b28 <ai_buffer_array_sane>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d0cd      	beq.n	8005b7c <ai_platform_get_weights_map+0x18>
 8005be0:	88f3      	ldrh	r3, [r6, #6]
 8005be2:	429f      	cmp	r7, r3
 8005be4:	d1ca      	bne.n	8005b7c <ai_platform_get_weights_map+0x18>
 8005be6:	3d04      	subs	r5, #4
 8005be8:	4622      	mov	r2, r4
 8005bea:	68b3      	ldr	r3, [r6, #8]
 8005bec:	4423      	add	r3, r4
 8005bee:	341c      	adds	r4, #28
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	b123      	cbz	r3, 8005bfe <ai_platform_get_weights_map+0x9a>
 8005bf4:	3201      	adds	r2, #1
 8005bf6:	f845 3f04 	str.w	r3, [r5, #4]!
 8005bfa:	4297      	cmp	r7, r2
 8005bfc:	d8f5      	bhi.n	8005bea <ai_platform_get_weights_map+0x86>
 8005bfe:	1abc      	subs	r4, r7, r2
 8005c00:	fab4 f484 	clz	r4, r4
 8005c04:	0964      	lsrs	r4, r4, #5
 8005c06:	e7ba      	b.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005c08:	428f      	cmp	r7, r1
 8005c0a:	d1b8      	bne.n	8005b7e <ai_platform_get_weights_map+0x1a>
 8005c0c:	e7e1      	b.n	8005bd2 <ai_platform_get_weights_map+0x6e>
 8005c0e:	bf00      	nop
 8005c10:	a1facade 	.word	0xa1facade

08005c14 <ai_platform_get_activations_map>:
 8005c14:	2900      	cmp	r1, #0
 8005c16:	bf18      	it	ne
 8005c18:	2800      	cmpne	r0, #0
 8005c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1c:	bf0c      	ite	eq
 8005c1e:	2401      	moveq	r4, #1
 8005c20:	2400      	movne	r4, #0
 8005c22:	2a00      	cmp	r2, #0
 8005c24:	bf08      	it	eq
 8005c26:	f044 0401 	orreq.w	r4, r4, #1
 8005c2a:	b114      	cbz	r4, 8005c32 <ai_platform_get_activations_map+0x1e>
 8005c2c:	2400      	movs	r4, #0
 8005c2e:	4620      	mov	r0, r4
 8005c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c32:	4616      	mov	r6, r2
 8005c34:	4b22      	ldr	r3, [pc, #136]	; (8005cc0 <ai_platform_get_activations_map+0xac>)
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	4605      	mov	r5, r0
 8005c3a:	460f      	mov	r7, r1
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d022      	beq.n	8005c86 <ai_platform_get_activations_map+0x72>
 8005c40:	6a30      	ldr	r0, [r6, #32]
 8005c42:	2800      	cmp	r0, #0
 8005c44:	d0f2      	beq.n	8005c2c <ai_platform_get_activations_map+0x18>
 8005c46:	6806      	ldr	r6, [r0, #0]
 8005c48:	429e      	cmp	r6, r3
 8005c4a:	d006      	beq.n	8005c5a <ai_platform_get_activations_map+0x46>
 8005c4c:	f1a1 0401 	sub.w	r4, r1, #1
 8005c50:	6028      	str	r0, [r5, #0]
 8005c52:	fab4 f484 	clz	r4, r4
 8005c56:	0964      	lsrs	r4, r4, #5
 8005c58:	e7e9      	b.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005c5a:	3d04      	subs	r5, #4
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	4621      	mov	r1, r4
 8005c60:	e000      	b.n	8005c64 <ai_platform_get_activations_map+0x50>
 8005c62:	4619      	mov	r1, r3
 8005c64:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8005c68:	42b3      	cmp	r3, r6
 8005c6a:	d026      	beq.n	8005cba <ai_platform_get_activations_map+0xa6>
 8005c6c:	f845 3f04 	str.w	r3, [r5, #4]!
 8005c70:	1c4b      	adds	r3, r1, #1
 8005c72:	429f      	cmp	r7, r3
 8005c74:	d8f5      	bhi.n	8005c62 <ai_platform_get_activations_map+0x4e>
 8005c76:	d1da      	bne.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005c78:	3102      	adds	r1, #2
 8005c7a:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8005c7e:	42b3      	cmp	r3, r6
 8005c80:	d1d5      	bne.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005c82:	2401      	movs	r4, #1
 8005c84:	e7d3      	b.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005c86:	f106 000c 	add.w	r0, r6, #12
 8005c8a:	f7ff ff4d 	bl	8005b28 <ai_buffer_array_sane>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	d0cc      	beq.n	8005c2c <ai_platform_get_activations_map+0x18>
 8005c92:	89f3      	ldrh	r3, [r6, #14]
 8005c94:	429f      	cmp	r7, r3
 8005c96:	d1c9      	bne.n	8005c2c <ai_platform_get_activations_map+0x18>
 8005c98:	3d04      	subs	r5, #4
 8005c9a:	4622      	mov	r2, r4
 8005c9c:	6933      	ldr	r3, [r6, #16]
 8005c9e:	4423      	add	r3, r4
 8005ca0:	341c      	adds	r4, #28
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	b123      	cbz	r3, 8005cb0 <ai_platform_get_activations_map+0x9c>
 8005ca6:	3201      	adds	r2, #1
 8005ca8:	f845 3f04 	str.w	r3, [r5, #4]!
 8005cac:	4297      	cmp	r7, r2
 8005cae:	d8f5      	bhi.n	8005c9c <ai_platform_get_activations_map+0x88>
 8005cb0:	1abc      	subs	r4, r7, r2
 8005cb2:	fab4 f484 	clz	r4, r4
 8005cb6:	0964      	lsrs	r4, r4, #5
 8005cb8:	e7b9      	b.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005cba:	428f      	cmp	r7, r1
 8005cbc:	d1b7      	bne.n	8005c2e <ai_platform_get_activations_map+0x1a>
 8005cbe:	e7e0      	b.n	8005c82 <ai_platform_get_activations_map+0x6e>
 8005cc0:	a1facade 	.word	0xa1facade

08005cc4 <ai_platform_bind_network_params>:
 8005cc4:	2a00      	cmp	r2, #0
 8005cc6:	bf18      	it	ne
 8005cc8:	2900      	cmpne	r1, #0
 8005cca:	d010      	beq.n	8005cee <ai_platform_bind_network_params+0x2a>
 8005ccc:	b178      	cbz	r0, 8005cee <ai_platform_bind_network_params+0x2a>
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4808      	ldr	r0, [pc, #32]	; (8005cf4 <ai_platform_bind_network_params+0x30>)
 8005cd2:	f103 0c0c 	add.w	ip, r3, #12
 8005cd6:	f843 0b04 	str.w	r0, [r3], #4
 8005cda:	c903      	ldmia	r1, {r0, r1}
 8005cdc:	e883 0003 	stmia.w	r3, {r0, r1}
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005ce6:	e88c 0003 	stmia.w	ip, {r0, r1}
 8005cea:	4618      	mov	r0, r3
 8005cec:	4770      	bx	lr
 8005cee:	2300      	movs	r3, #0
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	4770      	bx	lr
 8005cf4:	a1facade 	.word	0xa1facade

08005cf8 <ai_platform_network_get_error>:
 8005cf8:	b510      	push	{r4, lr}
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d03f      	beq.n	8005d7e <ai_platform_network_get_error+0x86>
 8005cfe:	4b7d      	ldr	r3, [pc, #500]	; (8005ef4 <ai_platform_network_get_error+0x1fc>)
 8005d00:	4604      	mov	r4, r0
 8005d02:	6802      	ldr	r2, [r0, #0]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d13a      	bne.n	8005d7e <ai_platform_network_get_error+0x86>
 8005d08:	f7ff ff28 	bl	8005b5c <_ai_platform_acquire_crc>
 8005d0c:	4b7a      	ldr	r3, [pc, #488]	; (8005ef8 <ai_platform_network_get_error+0x200>)
 8005d0e:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d18:	189a      	adds	r2, r3, r2
 8005d1a:	2a01      	cmp	r2, #1
 8005d1c:	f240 8086 	bls.w	8005e2c <ai_platform_network_get_error+0x134>
 8005d20:	f240 4249 	movw	r2, #1097	; 0x449
 8005d24:	4293      	cmp	r3, r2
 8005d26:	f000 8081 	beq.w	8005e2c <ai_platform_network_get_error+0x134>
 8005d2a:	4a74      	ldr	r2, [pc, #464]	; (8005efc <ai_platform_network_get_error+0x204>)
 8005d2c:	6813      	ldr	r3, [r2, #0]
 8005d2e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d32:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005d36:	f000 8087 	beq.w	8005e48 <ai_platform_network_get_error+0x150>
 8005d3a:	6813      	ldr	r3, [r2, #0]
 8005d3c:	f240 4183 	movw	r1, #1155	; 0x483
 8005d40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d44:	428b      	cmp	r3, r1
 8005d46:	f000 80a9 	beq.w	8005e9c <ai_platform_network_get_error+0x1a4>
 8005d4a:	6813      	ldr	r3, [r2, #0]
 8005d4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d50:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005d54:	f000 80c0 	beq.w	8005ed8 <ai_platform_network_get_error+0x1e0>
 8005d58:	6813      	ldr	r3, [r2, #0]
 8005d5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f040 8082 	bne.w	8005e68 <ai_platform_network_get_error+0x170>
 8005d64:	4a66      	ldr	r2, [pc, #408]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005d66:	2301      	movs	r3, #1
 8005d68:	6093      	str	r3, [r2, #8]
 8005d6a:	6893      	ldr	r3, [r2, #8]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d1fc      	bne.n	8005d6a <ai_platform_network_get_error+0x72>
 8005d70:	4964      	ldr	r1, [pc, #400]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005d72:	4b65      	ldr	r3, [pc, #404]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005d74:	6011      	str	r1, [r2, #0]
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d075      	beq.n	8005e68 <ai_platform_network_get_error+0x170>
 8005d7c:	e7fe      	b.n	8005d7c <ai_platform_network_get_error+0x84>
 8005d7e:	f7ff feed 	bl	8005b5c <_ai_platform_acquire_crc>
 8005d82:	4b5d      	ldr	r3, [pc, #372]	; (8005ef8 <ai_platform_network_get_error+0x200>)
 8005d84:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d8e:	185a      	adds	r2, r3, r1
 8005d90:	2a01      	cmp	r2, #1
 8005d92:	d929      	bls.n	8005de8 <ai_platform_network_get_error+0xf0>
 8005d94:	f240 4249 	movw	r2, #1097	; 0x449
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d025      	beq.n	8005de8 <ai_platform_network_get_error+0xf0>
 8005d9c:	4a57      	ldr	r2, [pc, #348]	; (8005efc <ai_platform_network_get_error+0x204>)
 8005d9e:	6813      	ldr	r3, [r2, #0]
 8005da0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005da4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005da8:	d02b      	beq.n	8005e02 <ai_platform_network_get_error+0x10a>
 8005daa:	6813      	ldr	r3, [r2, #0]
 8005dac:	f240 4183 	movw	r1, #1155	; 0x483
 8005db0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005db4:	428b      	cmp	r3, r1
 8005db6:	d060      	beq.n	8005e7a <ai_platform_network_get_error+0x182>
 8005db8:	6813      	ldr	r3, [r2, #0]
 8005dba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005dbe:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005dc2:	d07c      	beq.n	8005ebe <ai_platform_network_get_error+0x1c6>
 8005dc4:	6813      	ldr	r3, [r2, #0]
 8005dc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d129      	bne.n	8005e22 <ai_platform_network_get_error+0x12a>
 8005dce:	4a4c      	ldr	r2, [pc, #304]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	6093      	str	r3, [r2, #8]
 8005dd4:	6893      	ldr	r3, [r2, #8]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1fc      	bne.n	8005dd4 <ai_platform_network_get_error+0xdc>
 8005dda:	494a      	ldr	r1, [pc, #296]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005ddc:	4b4a      	ldr	r3, [pc, #296]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005dde:	6011      	str	r1, [r2, #0]
 8005de0:	6812      	ldr	r2, [r2, #0]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d01d      	beq.n	8005e22 <ai_platform_network_get_error+0x12a>
 8005de6:	e7fe      	b.n	8005de6 <ai_platform_network_get_error+0xee>
 8005de8:	4a45      	ldr	r2, [pc, #276]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005dea:	2301      	movs	r3, #1
 8005dec:	6093      	str	r3, [r2, #8]
 8005dee:	6893      	ldr	r3, [r2, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1fc      	bne.n	8005dee <ai_platform_network_get_error+0xf6>
 8005df4:	4943      	ldr	r1, [pc, #268]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005df6:	4b44      	ldr	r3, [pc, #272]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005df8:	6011      	str	r1, [r2, #0]
 8005dfa:	6812      	ldr	r2, [r2, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d010      	beq.n	8005e22 <ai_platform_network_get_error+0x12a>
 8005e00:	e7fe      	b.n	8005e00 <ai_platform_network_get_error+0x108>
 8005e02:	4a42      	ldr	r2, [pc, #264]	; (8005f0c <ai_platform_network_get_error+0x214>)
 8005e04:	2301      	movs	r3, #1
 8005e06:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005e0a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1fb      	bne.n	8005e0a <ai_platform_network_get_error+0x112>
 8005e12:	493c      	ldr	r1, [pc, #240]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005e14:	4b3c      	ldr	r3, [pc, #240]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005e16:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005e1a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d111      	bne.n	8005e46 <ai_platform_network_get_error+0x14e>
 8005e22:	f7ff fe9d 	bl	8005b60 <_ai_platform_release_crc>
 8005e26:	f241 0010 	movw	r0, #4112	; 0x1010
 8005e2a:	bd10      	pop	{r4, pc}
 8005e2c:	4a34      	ldr	r2, [pc, #208]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005e2e:	2301      	movs	r3, #1
 8005e30:	6093      	str	r3, [r2, #8]
 8005e32:	6893      	ldr	r3, [r2, #8]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1fc      	bne.n	8005e32 <ai_platform_network_get_error+0x13a>
 8005e38:	4932      	ldr	r1, [pc, #200]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005e3a:	4b33      	ldr	r3, [pc, #204]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005e3c:	6011      	str	r1, [r2, #0]
 8005e3e:	6812      	ldr	r2, [r2, #0]
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d011      	beq.n	8005e68 <ai_platform_network_get_error+0x170>
 8005e44:	e7fe      	b.n	8005e44 <ai_platform_network_get_error+0x14c>
 8005e46:	e7fe      	b.n	8005e46 <ai_platform_network_get_error+0x14e>
 8005e48:	4a30      	ldr	r2, [pc, #192]	; (8005f0c <ai_platform_network_get_error+0x214>)
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005e50:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d1fb      	bne.n	8005e50 <ai_platform_network_get_error+0x158>
 8005e58:	492a      	ldr	r1, [pc, #168]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005e5a:	4b2b      	ldr	r3, [pc, #172]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005e5c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005e60:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d107      	bne.n	8005e78 <ai_platform_network_get_error+0x180>
 8005e68:	f7ff fe7a 	bl	8005b60 <_ai_platform_release_crc>
 8005e6c:	f104 0010 	add.w	r0, r4, #16
 8005e70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e74:	f001 bae6 	b.w	8007444 <core_get_error>
 8005e78:	e7fe      	b.n	8005e78 <ai_platform_network_get_error+0x180>
 8005e7a:	4a24      	ldr	r2, [pc, #144]	; (8005f0c <ai_platform_network_get_error+0x214>)
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005e82:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1fb      	bne.n	8005e82 <ai_platform_network_get_error+0x18a>
 8005e8a:	491e      	ldr	r1, [pc, #120]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005e8c:	4b1e      	ldr	r3, [pc, #120]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005e8e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005e92:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d0c3      	beq.n	8005e22 <ai_platform_network_get_error+0x12a>
 8005e9a:	e7fe      	b.n	8005e9a <ai_platform_network_get_error+0x1a2>
 8005e9c:	4a1b      	ldr	r2, [pc, #108]	; (8005f0c <ai_platform_network_get_error+0x214>)
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005ea4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1fb      	bne.n	8005ea4 <ai_platform_network_get_error+0x1ac>
 8005eac:	4915      	ldr	r1, [pc, #84]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005eae:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005eb0:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005eb4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d0d5      	beq.n	8005e68 <ai_platform_network_get_error+0x170>
 8005ebc:	e7fe      	b.n	8005ebc <ai_platform_network_get_error+0x1c4>
 8005ebe:	4a10      	ldr	r2, [pc, #64]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	6093      	str	r3, [r2, #8]
 8005ec4:	6893      	ldr	r3, [r2, #8]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1fc      	bne.n	8005ec4 <ai_platform_network_get_error+0x1cc>
 8005eca:	490e      	ldr	r1, [pc, #56]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005ecc:	4b0e      	ldr	r3, [pc, #56]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005ece:	6011      	str	r1, [r2, #0]
 8005ed0:	6812      	ldr	r2, [r2, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d0a5      	beq.n	8005e22 <ai_platform_network_get_error+0x12a>
 8005ed6:	e7fe      	b.n	8005ed6 <ai_platform_network_get_error+0x1de>
 8005ed8:	4a09      	ldr	r2, [pc, #36]	; (8005f00 <ai_platform_network_get_error+0x208>)
 8005eda:	2301      	movs	r3, #1
 8005edc:	6093      	str	r3, [r2, #8]
 8005ede:	6893      	ldr	r3, [r2, #8]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1fc      	bne.n	8005ede <ai_platform_network_get_error+0x1e6>
 8005ee4:	4907      	ldr	r1, [pc, #28]	; (8005f04 <ai_platform_network_get_error+0x20c>)
 8005ee6:	4b08      	ldr	r3, [pc, #32]	; (8005f08 <ai_platform_network_get_error+0x210>)
 8005ee8:	6011      	str	r1, [r2, #0]
 8005eea:	6812      	ldr	r2, [r2, #0]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d0bb      	beq.n	8005e68 <ai_platform_network_get_error+0x170>
 8005ef0:	e7fe      	b.n	8005ef0 <ai_platform_network_get_error+0x1f8>
 8005ef2:	bf00      	nop
 8005ef4:	a1c00100 	.word	0xa1c00100
 8005ef8:	e0042000 	.word	0xe0042000
 8005efc:	5c001000 	.word	0x5c001000
 8005f00:	40023000 	.word	0x40023000
 8005f04:	f407a5c2 	.word	0xf407a5c2
 8005f08:	b5e8b5cd 	.word	0xb5e8b5cd
 8005f0c:	58024000 	.word	0x58024000

08005f10 <ai_platform_network_set_error>:
 8005f10:	b110      	cbz	r0, 8005f18 <ai_platform_network_set_error+0x8>
 8005f12:	3010      	adds	r0, #16
 8005f14:	f001 ba9c 	b.w	8007450 <core_set_error>
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop

08005f1c <ai_platform_inputs_get>:
 8005f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f20:	b085      	sub	sp, #20
 8005f22:	9102      	str	r1, [sp, #8]
 8005f24:	2800      	cmp	r0, #0
 8005f26:	f000 8093 	beq.w	8006050 <ai_platform_inputs_get+0x134>
 8005f2a:	4baa      	ldr	r3, [pc, #680]	; (80061d4 <ai_platform_inputs_get+0x2b8>)
 8005f2c:	4681      	mov	r9, r0
 8005f2e:	6802      	ldr	r2, [r0, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	f040 808d 	bne.w	8006050 <ai_platform_inputs_get+0x134>
 8005f36:	f7ff fe11 	bl	8005b5c <_ai_platform_acquire_crc>
 8005f3a:	4ba7      	ldr	r3, [pc, #668]	; (80061d8 <ai_platform_inputs_get+0x2bc>)
 8005f3c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f46:	189a      	adds	r2, r3, r2
 8005f48:	2a01      	cmp	r2, #1
 8005f4a:	f240 80da 	bls.w	8006102 <ai_platform_inputs_get+0x1e6>
 8005f4e:	f240 4249 	movw	r2, #1097	; 0x449
 8005f52:	4293      	cmp	r3, r2
 8005f54:	f000 80d5 	beq.w	8006102 <ai_platform_inputs_get+0x1e6>
 8005f58:	4aa0      	ldr	r2, [pc, #640]	; (80061dc <ai_platform_inputs_get+0x2c0>)
 8005f5a:	6813      	ldr	r3, [r2, #0]
 8005f5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f60:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005f64:	f000 80dc 	beq.w	8006120 <ai_platform_inputs_get+0x204>
 8005f68:	6813      	ldr	r3, [r2, #0]
 8005f6a:	f240 4183 	movw	r1, #1155	; 0x483
 8005f6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f72:	428b      	cmp	r3, r1
 8005f74:	f000 810e 	beq.w	8006194 <ai_platform_inputs_get+0x278>
 8005f78:	6813      	ldr	r3, [r2, #0]
 8005f7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f7e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005f82:	f000 8143 	beq.w	800620c <ai_platform_inputs_get+0x2f0>
 8005f86:	6813      	ldr	r3, [r2, #0]
 8005f88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f000 8113 	beq.w	80061b8 <ai_platform_inputs_get+0x29c>
 8005f92:	f7ff fde5 	bl	8005b60 <_ai_platform_release_crc>
 8005f96:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f000 80d2 	beq.w	8006144 <ai_platform_inputs_get+0x228>
 8005fa0:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8005fa4:	f1ba 0f00 	cmp.w	sl, #0
 8005fa8:	f000 80cc 	beq.w	8006144 <ai_platform_inputs_get+0x228>
 8005fac:	2100      	movs	r1, #0
 8005fae:	f8cd 900c 	str.w	r9, [sp, #12]
 8005fb2:	460d      	mov	r5, r1
 8005fb4:	4689      	mov	r9, r1
 8005fb6:	e016      	b.n	8005fe6 <ai_platform_inputs_get+0xca>
 8005fb8:	9a01      	ldr	r2, [sp, #4]
 8005fba:	2301      	movs	r3, #1
 8005fbc:	f848 3002 	str.w	r3, [r8, r2]
 8005fc0:	69b2      	ldr	r2, [r6, #24]
 8005fc2:	f04f 0301 	mov.w	r3, #1
 8005fc6:	6856      	ldr	r6, [r2, #4]
 8005fc8:	3501      	adds	r5, #1
 8005fca:	f109 091c 	add.w	r9, r9, #28
 8005fce:	7523      	strb	r3, [r4, #20]
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	6962      	ldr	r2, [r4, #20]
 8005fd4:	60a7      	str	r7, [r4, #8]
 8005fd6:	f36b 221f 	bfi	r2, fp, #8, #24
 8005fda:	6126      	str	r6, [r4, #16]
 8005fdc:	61a1      	str	r1, [r4, #24]
 8005fde:	60e3      	str	r3, [r4, #12]
 8005fe0:	6162      	str	r2, [r4, #20]
 8005fe2:	e9c4 0c00 	strd	r0, ip, [r4]
 8005fe6:	f8ba 3000 	ldrh.w	r3, [sl]
 8005fea:	b2ac      	uxth	r4, r5
 8005fec:	42ab      	cmp	r3, r5
 8005fee:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8005ff2:	9301      	str	r3, [sp, #4]
 8005ff4:	f240 80b5 	bls.w	8006162 <ai_platform_inputs_get+0x246>
 8005ff8:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	f000 80b0 	beq.w	8006162 <ai_platform_inputs_get+0x246>
 8006002:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006006:	2e00      	cmp	r6, #0
 8006008:	f000 80ab 	beq.w	8006162 <ai_platform_inputs_get+0x246>
 800600c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8006010:	69b2      	ldr	r2, [r6, #24]
 8006012:	68f1      	ldr	r1, [r6, #12]
 8006014:	6810      	ldr	r0, [r2, #0]
 8006016:	9100      	str	r1, [sp, #0]
 8006018:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800601c:	68b3      	ldr	r3, [r6, #8]
 800601e:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8006022:	444c      	add	r4, r9
 8006024:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8006028:	f006 fb04 	bl	800c634 <ai_array_to_buffer_fmt>
 800602c:	69b2      	ldr	r2, [r6, #24]
 800602e:	9900      	ldr	r1, [sp, #0]
 8006030:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006034:	2f00      	cmp	r7, #0
 8006036:	d0c4      	beq.n	8005fc2 <ai_platform_inputs_get+0xa6>
 8006038:	2200      	movs	r2, #0
 800603a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800603e:	6832      	ldr	r2, [r6, #0]
 8006040:	607a      	str	r2, [r7, #4]
 8006042:	b112      	cbz	r2, 800604a <ai_platform_inputs_get+0x12e>
 8006044:	8852      	ldrh	r2, [r2, #2]
 8006046:	2a00      	cmp	r2, #0
 8006048:	d1b6      	bne.n	8005fb8 <ai_platform_inputs_get+0x9c>
 800604a:	69b2      	ldr	r2, [r6, #24]
 800604c:	2700      	movs	r7, #0
 800604e:	e7b8      	b.n	8005fc2 <ai_platform_inputs_get+0xa6>
 8006050:	f7ff fd84 	bl	8005b5c <_ai_platform_acquire_crc>
 8006054:	4b60      	ldr	r3, [pc, #384]	; (80061d8 <ai_platform_inputs_get+0x2bc>)
 8006056:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006060:	185a      	adds	r2, r3, r1
 8006062:	2a01      	cmp	r2, #1
 8006064:	d92a      	bls.n	80060bc <ai_platform_inputs_get+0x1a0>
 8006066:	f240 4249 	movw	r2, #1097	; 0x449
 800606a:	4293      	cmp	r3, r2
 800606c:	d026      	beq.n	80060bc <ai_platform_inputs_get+0x1a0>
 800606e:	4a5b      	ldr	r2, [pc, #364]	; (80061dc <ai_platform_inputs_get+0x2c0>)
 8006070:	6813      	ldr	r3, [r2, #0]
 8006072:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006076:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800607a:	d02c      	beq.n	80060d6 <ai_platform_inputs_get+0x1ba>
 800607c:	6813      	ldr	r3, [r2, #0]
 800607e:	f240 4183 	movw	r1, #1155	; 0x483
 8006082:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006086:	428b      	cmp	r3, r1
 8006088:	d073      	beq.n	8006172 <ai_platform_inputs_get+0x256>
 800608a:	6813      	ldr	r3, [r2, #0]
 800608c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006090:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006094:	f000 80ac 	beq.w	80061f0 <ai_platform_inputs_get+0x2d4>
 8006098:	6813      	ldr	r3, [r2, #0]
 800609a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d129      	bne.n	80060f6 <ai_platform_inputs_get+0x1da>
 80060a2:	4a4f      	ldr	r2, [pc, #316]	; (80061e0 <ai_platform_inputs_get+0x2c4>)
 80060a4:	2301      	movs	r3, #1
 80060a6:	6093      	str	r3, [r2, #8]
 80060a8:	6893      	ldr	r3, [r2, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d1fc      	bne.n	80060a8 <ai_platform_inputs_get+0x18c>
 80060ae:	494d      	ldr	r1, [pc, #308]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 80060b0:	4b4d      	ldr	r3, [pc, #308]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 80060b2:	6011      	str	r1, [r2, #0]
 80060b4:	6812      	ldr	r2, [r2, #0]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d01d      	beq.n	80060f6 <ai_platform_inputs_get+0x1da>
 80060ba:	e7fe      	b.n	80060ba <ai_platform_inputs_get+0x19e>
 80060bc:	4a48      	ldr	r2, [pc, #288]	; (80061e0 <ai_platform_inputs_get+0x2c4>)
 80060be:	2301      	movs	r3, #1
 80060c0:	6093      	str	r3, [r2, #8]
 80060c2:	6893      	ldr	r3, [r2, #8]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1fc      	bne.n	80060c2 <ai_platform_inputs_get+0x1a6>
 80060c8:	4946      	ldr	r1, [pc, #280]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 80060ca:	4b47      	ldr	r3, [pc, #284]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 80060cc:	6011      	str	r1, [r2, #0]
 80060ce:	6812      	ldr	r2, [r2, #0]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d010      	beq.n	80060f6 <ai_platform_inputs_get+0x1da>
 80060d4:	e7fe      	b.n	80060d4 <ai_platform_inputs_get+0x1b8>
 80060d6:	4a45      	ldr	r2, [pc, #276]	; (80061ec <ai_platform_inputs_get+0x2d0>)
 80060d8:	2301      	movs	r3, #1
 80060da:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80060de:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1fb      	bne.n	80060de <ai_platform_inputs_get+0x1c2>
 80060e6:	493f      	ldr	r1, [pc, #252]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 80060e8:	4b3f      	ldr	r3, [pc, #252]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 80060ea:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80060ee:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d113      	bne.n	800611e <ai_platform_inputs_get+0x202>
 80060f6:	f7ff fd33 	bl	8005b60 <_ai_platform_release_crc>
 80060fa:	2000      	movs	r0, #0
 80060fc:	b005      	add	sp, #20
 80060fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006102:	4a37      	ldr	r2, [pc, #220]	; (80061e0 <ai_platform_inputs_get+0x2c4>)
 8006104:	2301      	movs	r3, #1
 8006106:	6093      	str	r3, [r2, #8]
 8006108:	6893      	ldr	r3, [r2, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1fc      	bne.n	8006108 <ai_platform_inputs_get+0x1ec>
 800610e:	4b35      	ldr	r3, [pc, #212]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 8006110:	6013      	str	r3, [r2, #0]
 8006112:	4b35      	ldr	r3, [pc, #212]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 8006114:	6812      	ldr	r2, [r2, #0]
 8006116:	429a      	cmp	r2, r3
 8006118:	f43f af3b 	beq.w	8005f92 <ai_platform_inputs_get+0x76>
 800611c:	e7fe      	b.n	800611c <ai_platform_inputs_get+0x200>
 800611e:	e7fe      	b.n	800611e <ai_platform_inputs_get+0x202>
 8006120:	4a32      	ldr	r2, [pc, #200]	; (80061ec <ai_platform_inputs_get+0x2d0>)
 8006122:	2301      	movs	r3, #1
 8006124:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006128:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1fb      	bne.n	8006128 <ai_platform_inputs_get+0x20c>
 8006130:	4b2c      	ldr	r3, [pc, #176]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 8006132:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006136:	4b2c      	ldr	r3, [pc, #176]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 8006138:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800613c:	429a      	cmp	r2, r3
 800613e:	f43f af28 	beq.w	8005f92 <ai_platform_inputs_get+0x76>
 8006142:	e7fe      	b.n	8006142 <ai_platform_inputs_get+0x226>
 8006144:	2400      	movs	r4, #0
 8006146:	2218      	movs	r2, #24
 8006148:	2111      	movs	r1, #17
 800614a:	f109 0010 	add.w	r0, r9, #16
 800614e:	f001 f97f 	bl	8007450 <core_set_error>
 8006152:	4620      	mov	r0, r4
 8006154:	9b02      	ldr	r3, [sp, #8]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0d0      	beq.n	80060fc <ai_platform_inputs_get+0x1e0>
 800615a:	801c      	strh	r4, [r3, #0]
 800615c:	b005      	add	sp, #20
 800615e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006162:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006166:	2c00      	cmp	r4, #0
 8006168:	d0ec      	beq.n	8006144 <ai_platform_inputs_get+0x228>
 800616a:	f8da 3008 	ldr.w	r3, [sl, #8]
 800616e:	6858      	ldr	r0, [r3, #4]
 8006170:	e7f0      	b.n	8006154 <ai_platform_inputs_get+0x238>
 8006172:	4a1e      	ldr	r2, [pc, #120]	; (80061ec <ai_platform_inputs_get+0x2d0>)
 8006174:	2301      	movs	r3, #1
 8006176:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800617a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800617e:	2b00      	cmp	r3, #0
 8006180:	d1fb      	bne.n	800617a <ai_platform_inputs_get+0x25e>
 8006182:	4918      	ldr	r1, [pc, #96]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 8006184:	4b18      	ldr	r3, [pc, #96]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 8006186:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800618a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800618e:	429a      	cmp	r2, r3
 8006190:	d0b1      	beq.n	80060f6 <ai_platform_inputs_get+0x1da>
 8006192:	e7fe      	b.n	8006192 <ai_platform_inputs_get+0x276>
 8006194:	4a15      	ldr	r2, [pc, #84]	; (80061ec <ai_platform_inputs_get+0x2d0>)
 8006196:	2301      	movs	r3, #1
 8006198:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800619c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1fb      	bne.n	800619c <ai_platform_inputs_get+0x280>
 80061a4:	4b0f      	ldr	r3, [pc, #60]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 80061a6:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80061aa:	4b0f      	ldr	r3, [pc, #60]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 80061ac:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80061b0:	429a      	cmp	r2, r3
 80061b2:	f43f aeee 	beq.w	8005f92 <ai_platform_inputs_get+0x76>
 80061b6:	e7fe      	b.n	80061b6 <ai_platform_inputs_get+0x29a>
 80061b8:	4a09      	ldr	r2, [pc, #36]	; (80061e0 <ai_platform_inputs_get+0x2c4>)
 80061ba:	2301      	movs	r3, #1
 80061bc:	6093      	str	r3, [r2, #8]
 80061be:	6893      	ldr	r3, [r2, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d1fc      	bne.n	80061be <ai_platform_inputs_get+0x2a2>
 80061c4:	4b07      	ldr	r3, [pc, #28]	; (80061e4 <ai_platform_inputs_get+0x2c8>)
 80061c6:	6013      	str	r3, [r2, #0]
 80061c8:	4b07      	ldr	r3, [pc, #28]	; (80061e8 <ai_platform_inputs_get+0x2cc>)
 80061ca:	6812      	ldr	r2, [r2, #0]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	f43f aee0 	beq.w	8005f92 <ai_platform_inputs_get+0x76>
 80061d2:	e7fe      	b.n	80061d2 <ai_platform_inputs_get+0x2b6>
 80061d4:	a1c00100 	.word	0xa1c00100
 80061d8:	e0042000 	.word	0xe0042000
 80061dc:	5c001000 	.word	0x5c001000
 80061e0:	40023000 	.word	0x40023000
 80061e4:	f407a5c2 	.word	0xf407a5c2
 80061e8:	b5e8b5cd 	.word	0xb5e8b5cd
 80061ec:	58024000 	.word	0x58024000
 80061f0:	4a0d      	ldr	r2, [pc, #52]	; (8006228 <ai_platform_inputs_get+0x30c>)
 80061f2:	2301      	movs	r3, #1
 80061f4:	6093      	str	r3, [r2, #8]
 80061f6:	6893      	ldr	r3, [r2, #8]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1fc      	bne.n	80061f6 <ai_platform_inputs_get+0x2da>
 80061fc:	490b      	ldr	r1, [pc, #44]	; (800622c <ai_platform_inputs_get+0x310>)
 80061fe:	4b0c      	ldr	r3, [pc, #48]	; (8006230 <ai_platform_inputs_get+0x314>)
 8006200:	6011      	str	r1, [r2, #0]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	429a      	cmp	r2, r3
 8006206:	f43f af76 	beq.w	80060f6 <ai_platform_inputs_get+0x1da>
 800620a:	e7fe      	b.n	800620a <ai_platform_inputs_get+0x2ee>
 800620c:	4a06      	ldr	r2, [pc, #24]	; (8006228 <ai_platform_inputs_get+0x30c>)
 800620e:	2301      	movs	r3, #1
 8006210:	6093      	str	r3, [r2, #8]
 8006212:	6893      	ldr	r3, [r2, #8]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d1fc      	bne.n	8006212 <ai_platform_inputs_get+0x2f6>
 8006218:	4b04      	ldr	r3, [pc, #16]	; (800622c <ai_platform_inputs_get+0x310>)
 800621a:	6013      	str	r3, [r2, #0]
 800621c:	4b04      	ldr	r3, [pc, #16]	; (8006230 <ai_platform_inputs_get+0x314>)
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	429a      	cmp	r2, r3
 8006222:	f43f aeb6 	beq.w	8005f92 <ai_platform_inputs_get+0x76>
 8006226:	e7fe      	b.n	8006226 <ai_platform_inputs_get+0x30a>
 8006228:	40023000 	.word	0x40023000
 800622c:	f407a5c2 	.word	0xf407a5c2
 8006230:	b5e8b5cd 	.word	0xb5e8b5cd

08006234 <ai_platform_outputs_get>:
 8006234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006238:	b085      	sub	sp, #20
 800623a:	9102      	str	r1, [sp, #8]
 800623c:	2800      	cmp	r0, #0
 800623e:	f000 808f 	beq.w	8006360 <ai_platform_outputs_get+0x12c>
 8006242:	4ba8      	ldr	r3, [pc, #672]	; (80064e4 <ai_platform_outputs_get+0x2b0>)
 8006244:	4681      	mov	r9, r0
 8006246:	6802      	ldr	r2, [r0, #0]
 8006248:	429a      	cmp	r2, r3
 800624a:	f040 8089 	bne.w	8006360 <ai_platform_outputs_get+0x12c>
 800624e:	f7ff fc85 	bl	8005b5c <_ai_platform_acquire_crc>
 8006252:	4ba5      	ldr	r3, [pc, #660]	; (80064e8 <ai_platform_outputs_get+0x2b4>)
 8006254:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800625e:	189a      	adds	r2, r3, r2
 8006260:	2a01      	cmp	r2, #1
 8006262:	f240 80d6 	bls.w	8006412 <ai_platform_outputs_get+0x1de>
 8006266:	f240 4249 	movw	r2, #1097	; 0x449
 800626a:	4293      	cmp	r3, r2
 800626c:	f000 80d1 	beq.w	8006412 <ai_platform_outputs_get+0x1de>
 8006270:	4a9e      	ldr	r2, [pc, #632]	; (80064ec <ai_platform_outputs_get+0x2b8>)
 8006272:	6813      	ldr	r3, [r2, #0]
 8006274:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006278:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800627c:	f000 80d8 	beq.w	8006430 <ai_platform_outputs_get+0x1fc>
 8006280:	6813      	ldr	r3, [r2, #0]
 8006282:	f240 4183 	movw	r1, #1155	; 0x483
 8006286:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800628a:	428b      	cmp	r3, r1
 800628c:	f000 8109 	beq.w	80064a2 <ai_platform_outputs_get+0x26e>
 8006290:	6813      	ldr	r3, [r2, #0]
 8006292:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006296:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800629a:	f000 813f 	beq.w	800651c <ai_platform_outputs_get+0x2e8>
 800629e:	6813      	ldr	r3, [r2, #0]
 80062a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 810e 	beq.w	80064c6 <ai_platform_outputs_get+0x292>
 80062aa:	f7ff fc59 	bl	8005b60 <_ai_platform_release_crc>
 80062ae:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	f240 80db 	bls.w	800646e <ai_platform_outputs_get+0x23a>
 80062b8:	2100      	movs	r1, #0
 80062ba:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 80062be:	f8cd 900c 	str.w	r9, [sp, #12]
 80062c2:	460d      	mov	r5, r1
 80062c4:	4689      	mov	r9, r1
 80062c6:	e016      	b.n	80062f6 <ai_platform_outputs_get+0xc2>
 80062c8:	9a01      	ldr	r2, [sp, #4]
 80062ca:	2301      	movs	r3, #1
 80062cc:	f848 3002 	str.w	r3, [r8, r2]
 80062d0:	69b2      	ldr	r2, [r6, #24]
 80062d2:	f04f 0301 	mov.w	r3, #1
 80062d6:	6856      	ldr	r6, [r2, #4]
 80062d8:	3501      	adds	r5, #1
 80062da:	f109 091c 	add.w	r9, r9, #28
 80062de:	7523      	strb	r3, [r4, #20]
 80062e0:	2300      	movs	r3, #0
 80062e2:	6962      	ldr	r2, [r4, #20]
 80062e4:	60a7      	str	r7, [r4, #8]
 80062e6:	f36b 221f 	bfi	r2, fp, #8, #24
 80062ea:	6126      	str	r6, [r4, #16]
 80062ec:	61a1      	str	r1, [r4, #24]
 80062ee:	60e3      	str	r3, [r4, #12]
 80062f0:	6162      	str	r2, [r4, #20]
 80062f2:	e9c4 0c00 	strd	r0, ip, [r4]
 80062f6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80062fa:	b2ac      	uxth	r4, r5
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8006302:	9301      	str	r3, [sp, #4]
 8006304:	f240 80a6 	bls.w	8006454 <ai_platform_outputs_get+0x220>
 8006308:	f8da 3010 	ldr.w	r3, [sl, #16]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f000 80a1 	beq.w	8006454 <ai_platform_outputs_get+0x220>
 8006312:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8006316:	2e00      	cmp	r6, #0
 8006318:	f000 809c 	beq.w	8006454 <ai_platform_outputs_get+0x220>
 800631c:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006320:	69b2      	ldr	r2, [r6, #24]
 8006322:	68f1      	ldr	r1, [r6, #12]
 8006324:	6810      	ldr	r0, [r2, #0]
 8006326:	9100      	str	r1, [sp, #0]
 8006328:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 800632c:	68b3      	ldr	r3, [r6, #8]
 800632e:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8006332:	444c      	add	r4, r9
 8006334:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8006338:	f006 f97c 	bl	800c634 <ai_array_to_buffer_fmt>
 800633c:	69b2      	ldr	r2, [r6, #24]
 800633e:	9900      	ldr	r1, [sp, #0]
 8006340:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8006344:	2f00      	cmp	r7, #0
 8006346:	d0c4      	beq.n	80062d2 <ai_platform_outputs_get+0x9e>
 8006348:	2200      	movs	r2, #0
 800634a:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 800634e:	6832      	ldr	r2, [r6, #0]
 8006350:	607a      	str	r2, [r7, #4]
 8006352:	b112      	cbz	r2, 800635a <ai_platform_outputs_get+0x126>
 8006354:	8852      	ldrh	r2, [r2, #2]
 8006356:	2a00      	cmp	r2, #0
 8006358:	d1b6      	bne.n	80062c8 <ai_platform_outputs_get+0x94>
 800635a:	69b2      	ldr	r2, [r6, #24]
 800635c:	2700      	movs	r7, #0
 800635e:	e7b8      	b.n	80062d2 <ai_platform_outputs_get+0x9e>
 8006360:	f7ff fbfc 	bl	8005b5c <_ai_platform_acquire_crc>
 8006364:	4b60      	ldr	r3, [pc, #384]	; (80064e8 <ai_platform_outputs_get+0x2b4>)
 8006366:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006370:	185a      	adds	r2, r3, r1
 8006372:	2a01      	cmp	r2, #1
 8006374:	d92a      	bls.n	80063cc <ai_platform_outputs_get+0x198>
 8006376:	f240 4249 	movw	r2, #1097	; 0x449
 800637a:	4293      	cmp	r3, r2
 800637c:	d026      	beq.n	80063cc <ai_platform_outputs_get+0x198>
 800637e:	4a5b      	ldr	r2, [pc, #364]	; (80064ec <ai_platform_outputs_get+0x2b8>)
 8006380:	6813      	ldr	r3, [r2, #0]
 8006382:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006386:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800638a:	d02c      	beq.n	80063e6 <ai_platform_outputs_get+0x1b2>
 800638c:	6813      	ldr	r3, [r2, #0]
 800638e:	f240 4183 	movw	r1, #1155	; 0x483
 8006392:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006396:	428b      	cmp	r3, r1
 8006398:	d072      	beq.n	8006480 <ai_platform_outputs_get+0x24c>
 800639a:	6813      	ldr	r3, [r2, #0]
 800639c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063a0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80063a4:	f000 80ac 	beq.w	8006500 <ai_platform_outputs_get+0x2cc>
 80063a8:	6813      	ldr	r3, [r2, #0]
 80063aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d129      	bne.n	8006406 <ai_platform_outputs_get+0x1d2>
 80063b2:	4a4f      	ldr	r2, [pc, #316]	; (80064f0 <ai_platform_outputs_get+0x2bc>)
 80063b4:	2301      	movs	r3, #1
 80063b6:	6093      	str	r3, [r2, #8]
 80063b8:	6893      	ldr	r3, [r2, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1fc      	bne.n	80063b8 <ai_platform_outputs_get+0x184>
 80063be:	494d      	ldr	r1, [pc, #308]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 80063c0:	4b4d      	ldr	r3, [pc, #308]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 80063c2:	6011      	str	r1, [r2, #0]
 80063c4:	6812      	ldr	r2, [r2, #0]
 80063c6:	429a      	cmp	r2, r3
 80063c8:	d01d      	beq.n	8006406 <ai_platform_outputs_get+0x1d2>
 80063ca:	e7fe      	b.n	80063ca <ai_platform_outputs_get+0x196>
 80063cc:	4a48      	ldr	r2, [pc, #288]	; (80064f0 <ai_platform_outputs_get+0x2bc>)
 80063ce:	2301      	movs	r3, #1
 80063d0:	6093      	str	r3, [r2, #8]
 80063d2:	6893      	ldr	r3, [r2, #8]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1fc      	bne.n	80063d2 <ai_platform_outputs_get+0x19e>
 80063d8:	4946      	ldr	r1, [pc, #280]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 80063da:	4b47      	ldr	r3, [pc, #284]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 80063dc:	6011      	str	r1, [r2, #0]
 80063de:	6812      	ldr	r2, [r2, #0]
 80063e0:	429a      	cmp	r2, r3
 80063e2:	d010      	beq.n	8006406 <ai_platform_outputs_get+0x1d2>
 80063e4:	e7fe      	b.n	80063e4 <ai_platform_outputs_get+0x1b0>
 80063e6:	4a45      	ldr	r2, [pc, #276]	; (80064fc <ai_platform_outputs_get+0x2c8>)
 80063e8:	2301      	movs	r3, #1
 80063ea:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80063ee:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d1fb      	bne.n	80063ee <ai_platform_outputs_get+0x1ba>
 80063f6:	493f      	ldr	r1, [pc, #252]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 80063f8:	4b3f      	ldr	r3, [pc, #252]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 80063fa:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80063fe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006402:	429a      	cmp	r2, r3
 8006404:	d113      	bne.n	800642e <ai_platform_outputs_get+0x1fa>
 8006406:	f7ff fbab 	bl	8005b60 <_ai_platform_release_crc>
 800640a:	2000      	movs	r0, #0
 800640c:	b005      	add	sp, #20
 800640e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006412:	4a37      	ldr	r2, [pc, #220]	; (80064f0 <ai_platform_outputs_get+0x2bc>)
 8006414:	2301      	movs	r3, #1
 8006416:	6093      	str	r3, [r2, #8]
 8006418:	6893      	ldr	r3, [r2, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1fc      	bne.n	8006418 <ai_platform_outputs_get+0x1e4>
 800641e:	4b35      	ldr	r3, [pc, #212]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 8006420:	6013      	str	r3, [r2, #0]
 8006422:	4b35      	ldr	r3, [pc, #212]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 8006424:	6812      	ldr	r2, [r2, #0]
 8006426:	429a      	cmp	r2, r3
 8006428:	f43f af3f 	beq.w	80062aa <ai_platform_outputs_get+0x76>
 800642c:	e7fe      	b.n	800642c <ai_platform_outputs_get+0x1f8>
 800642e:	e7fe      	b.n	800642e <ai_platform_outputs_get+0x1fa>
 8006430:	4a32      	ldr	r2, [pc, #200]	; (80064fc <ai_platform_outputs_get+0x2c8>)
 8006432:	2301      	movs	r3, #1
 8006434:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006438:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800643c:	2b00      	cmp	r3, #0
 800643e:	d1fb      	bne.n	8006438 <ai_platform_outputs_get+0x204>
 8006440:	4b2c      	ldr	r3, [pc, #176]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 8006442:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006446:	4b2c      	ldr	r3, [pc, #176]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 8006448:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800644c:	429a      	cmp	r2, r3
 800644e:	f43f af2c 	beq.w	80062aa <ai_platform_outputs_get+0x76>
 8006452:	e7fe      	b.n	8006452 <ai_platform_outputs_get+0x21e>
 8006454:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006458:	b14c      	cbz	r4, 800646e <ai_platform_outputs_get+0x23a>
 800645a:	f8da 3014 	ldr.w	r3, [sl, #20]
 800645e:	6858      	ldr	r0, [r3, #4]
 8006460:	9b02      	ldr	r3, [sp, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0d2      	beq.n	800640c <ai_platform_outputs_get+0x1d8>
 8006466:	801c      	strh	r4, [r3, #0]
 8006468:	b005      	add	sp, #20
 800646a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800646e:	2400      	movs	r4, #0
 8006470:	2218      	movs	r2, #24
 8006472:	2111      	movs	r1, #17
 8006474:	f109 0010 	add.w	r0, r9, #16
 8006478:	f000 ffea 	bl	8007450 <core_set_error>
 800647c:	4620      	mov	r0, r4
 800647e:	e7ef      	b.n	8006460 <ai_platform_outputs_get+0x22c>
 8006480:	4a1e      	ldr	r2, [pc, #120]	; (80064fc <ai_platform_outputs_get+0x2c8>)
 8006482:	2301      	movs	r3, #1
 8006484:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006488:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1fb      	bne.n	8006488 <ai_platform_outputs_get+0x254>
 8006490:	4918      	ldr	r1, [pc, #96]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 8006492:	4b19      	ldr	r3, [pc, #100]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 8006494:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006498:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800649c:	429a      	cmp	r2, r3
 800649e:	d0b2      	beq.n	8006406 <ai_platform_outputs_get+0x1d2>
 80064a0:	e7fe      	b.n	80064a0 <ai_platform_outputs_get+0x26c>
 80064a2:	4a16      	ldr	r2, [pc, #88]	; (80064fc <ai_platform_outputs_get+0x2c8>)
 80064a4:	2301      	movs	r3, #1
 80064a6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80064aa:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1fb      	bne.n	80064aa <ai_platform_outputs_get+0x276>
 80064b2:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 80064b4:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80064b8:	4b0f      	ldr	r3, [pc, #60]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 80064ba:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80064be:	429a      	cmp	r2, r3
 80064c0:	f43f aef3 	beq.w	80062aa <ai_platform_outputs_get+0x76>
 80064c4:	e7fe      	b.n	80064c4 <ai_platform_outputs_get+0x290>
 80064c6:	4a0a      	ldr	r2, [pc, #40]	; (80064f0 <ai_platform_outputs_get+0x2bc>)
 80064c8:	2301      	movs	r3, #1
 80064ca:	6093      	str	r3, [r2, #8]
 80064cc:	6893      	ldr	r3, [r2, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1fc      	bne.n	80064cc <ai_platform_outputs_get+0x298>
 80064d2:	4b08      	ldr	r3, [pc, #32]	; (80064f4 <ai_platform_outputs_get+0x2c0>)
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	4b08      	ldr	r3, [pc, #32]	; (80064f8 <ai_platform_outputs_get+0x2c4>)
 80064d8:	6812      	ldr	r2, [r2, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	f43f aee5 	beq.w	80062aa <ai_platform_outputs_get+0x76>
 80064e0:	e7fe      	b.n	80064e0 <ai_platform_outputs_get+0x2ac>
 80064e2:	bf00      	nop
 80064e4:	a1c00100 	.word	0xa1c00100
 80064e8:	e0042000 	.word	0xe0042000
 80064ec:	5c001000 	.word	0x5c001000
 80064f0:	40023000 	.word	0x40023000
 80064f4:	f407a5c2 	.word	0xf407a5c2
 80064f8:	b5e8b5cd 	.word	0xb5e8b5cd
 80064fc:	58024000 	.word	0x58024000
 8006500:	4a0d      	ldr	r2, [pc, #52]	; (8006538 <ai_platform_outputs_get+0x304>)
 8006502:	2301      	movs	r3, #1
 8006504:	6093      	str	r3, [r2, #8]
 8006506:	6893      	ldr	r3, [r2, #8]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1fc      	bne.n	8006506 <ai_platform_outputs_get+0x2d2>
 800650c:	490b      	ldr	r1, [pc, #44]	; (800653c <ai_platform_outputs_get+0x308>)
 800650e:	4b0c      	ldr	r3, [pc, #48]	; (8006540 <ai_platform_outputs_get+0x30c>)
 8006510:	6011      	str	r1, [r2, #0]
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	f43f af76 	beq.w	8006406 <ai_platform_outputs_get+0x1d2>
 800651a:	e7fe      	b.n	800651a <ai_platform_outputs_get+0x2e6>
 800651c:	4a06      	ldr	r2, [pc, #24]	; (8006538 <ai_platform_outputs_get+0x304>)
 800651e:	2301      	movs	r3, #1
 8006520:	6093      	str	r3, [r2, #8]
 8006522:	6893      	ldr	r3, [r2, #8]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1fc      	bne.n	8006522 <ai_platform_outputs_get+0x2ee>
 8006528:	4b04      	ldr	r3, [pc, #16]	; (800653c <ai_platform_outputs_get+0x308>)
 800652a:	6013      	str	r3, [r2, #0]
 800652c:	4b04      	ldr	r3, [pc, #16]	; (8006540 <ai_platform_outputs_get+0x30c>)
 800652e:	6812      	ldr	r2, [r2, #0]
 8006530:	429a      	cmp	r2, r3
 8006532:	f43f aeba 	beq.w	80062aa <ai_platform_outputs_get+0x76>
 8006536:	e7fe      	b.n	8006536 <ai_platform_outputs_get+0x302>
 8006538:	40023000 	.word	0x40023000
 800653c:	f407a5c2 	.word	0xf407a5c2
 8006540:	b5e8b5cd 	.word	0xb5e8b5cd

08006544 <ai_platform_network_create>:
 8006544:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006548:	b083      	sub	sp, #12
 800654a:	4604      	mov	r4, r0
 800654c:	4615      	mov	r5, r2
 800654e:	461e      	mov	r6, r3
 8006550:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8006554:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8006558:	f7ff fb00 	bl	8005b5c <_ai_platform_acquire_crc>
 800655c:	2800      	cmp	r0, #0
 800655e:	f000 80bd 	beq.w	80066dc <ai_platform_network_create+0x198>
 8006562:	4ba5      	ldr	r3, [pc, #660]	; (80067f8 <ai_platform_network_create+0x2b4>)
 8006564:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 8006568:	4601      	mov	r1, r0
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006570:	eb03 020c 	add.w	r2, r3, ip
 8006574:	2a01      	cmp	r2, #1
 8006576:	f240 80a8 	bls.w	80066ca <ai_platform_network_create+0x186>
 800657a:	f240 4249 	movw	r2, #1097	; 0x449
 800657e:	4293      	cmp	r3, r2
 8006580:	f000 80a3 	beq.w	80066ca <ai_platform_network_create+0x186>
 8006584:	4a9d      	ldr	r2, [pc, #628]	; (80067fc <ai_platform_network_create+0x2b8>)
 8006586:	6813      	ldr	r3, [r2, #0]
 8006588:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800658c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006590:	f000 80b9 	beq.w	8006706 <ai_platform_network_create+0x1c2>
 8006594:	6813      	ldr	r3, [r2, #0]
 8006596:	f240 4c83 	movw	ip, #1155	; 0x483
 800659a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800659e:	4563      	cmp	r3, ip
 80065a0:	f000 80a1 	beq.w	80066e6 <ai_platform_network_create+0x1a2>
 80065a4:	6813      	ldr	r3, [r2, #0]
 80065a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80065aa:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80065ae:	f000 8153 	beq.w	8006858 <ai_platform_network_create+0x314>
 80065b2:	6813      	ldr	r3, [r2, #0]
 80065b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	f040 808d 	bne.w	80066d8 <ai_platform_network_create+0x194>
 80065be:	4a90      	ldr	r2, [pc, #576]	; (8006800 <ai_platform_network_create+0x2bc>)
 80065c0:	2318      	movs	r3, #24
 80065c2:	6093      	str	r3, [r2, #8]
 80065c4:	6893      	ldr	r3, [r2, #8]
 80065c6:	2b18      	cmp	r3, #24
 80065c8:	f040 8086 	bne.w	80066d8 <ai_platform_network_create+0x194>
 80065cc:	2301      	movs	r3, #1
 80065ce:	6093      	str	r3, [r2, #8]
 80065d0:	6893      	ldr	r3, [r2, #8]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1fc      	bne.n	80065d0 <ai_platform_network_create+0x8c>
 80065d6:	4608      	mov	r0, r1
 80065d8:	f7ff fac2 	bl	8005b60 <_ai_platform_release_crc>
 80065dc:	f7ff fabe 	bl	8005b5c <_ai_platform_acquire_crc>
 80065e0:	4b85      	ldr	r3, [pc, #532]	; (80067f8 <ai_platform_network_create+0x2b4>)
 80065e2:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80065ec:	189a      	adds	r2, r3, r2
 80065ee:	2a01      	cmp	r2, #1
 80065f0:	f240 809f 	bls.w	8006732 <ai_platform_network_create+0x1ee>
 80065f4:	f240 4249 	movw	r2, #1097	; 0x449
 80065f8:	4293      	cmp	r3, r2
 80065fa:	f000 809a 	beq.w	8006732 <ai_platform_network_create+0x1ee>
 80065fe:	4a7f      	ldr	r2, [pc, #508]	; (80067fc <ai_platform_network_create+0x2b8>)
 8006600:	6813      	ldr	r3, [r2, #0]
 8006602:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006606:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800660a:	f000 80a0 	beq.w	800674e <ai_platform_network_create+0x20a>
 800660e:	6813      	ldr	r3, [r2, #0]
 8006610:	f240 4183 	movw	r1, #1155	; 0x483
 8006614:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006618:	428b      	cmp	r3, r1
 800661a:	f000 80bf 	beq.w	800679c <ai_platform_network_create+0x258>
 800661e:	6813      	ldr	r3, [r2, #0]
 8006620:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006624:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006628:	f000 8123 	beq.w	8006872 <ai_platform_network_create+0x32e>
 800662c:	6813      	ldr	r3, [r2, #0]
 800662e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006632:	2b00      	cmp	r3, #0
 8006634:	f000 80c4 	beq.w	80067c0 <ai_platform_network_create+0x27c>
 8006638:	f7ff fa92 	bl	8005b60 <_ai_platform_release_crc>
 800663c:	2c00      	cmp	r4, #0
 800663e:	f000 80aa 	beq.w	8006796 <ai_platform_network_create+0x252>
 8006642:	4b70      	ldr	r3, [pc, #448]	; (8006804 <ai_platform_network_create+0x2c0>)
 8006644:	602b      	str	r3, [r5, #0]
 8006646:	6025      	str	r5, [r4, #0]
 8006648:	f000 fefa 	bl	8007440 <core_init>
 800664c:	2800      	cmp	r0, #0
 800664e:	f000 8090 	beq.w	8006772 <ai_platform_network_create+0x22e>
 8006652:	f7ff fa83 	bl	8005b5c <_ai_platform_acquire_crc>
 8006656:	4b68      	ldr	r3, [pc, #416]	; (80067f8 <ai_platform_network_create+0x2b4>)
 8006658:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006662:	185a      	adds	r2, r3, r1
 8006664:	2a01      	cmp	r2, #1
 8006666:	f240 80b9 	bls.w	80067dc <ai_platform_network_create+0x298>
 800666a:	f240 4249 	movw	r2, #1097	; 0x449
 800666e:	4293      	cmp	r3, r2
 8006670:	f000 80b4 	beq.w	80067dc <ai_platform_network_create+0x298>
 8006674:	4a61      	ldr	r2, [pc, #388]	; (80067fc <ai_platform_network_create+0x2b8>)
 8006676:	6813      	ldr	r3, [r2, #0]
 8006678:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800667c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006680:	f000 80c8 	beq.w	8006814 <ai_platform_network_create+0x2d0>
 8006684:	6813      	ldr	r3, [r2, #0]
 8006686:	f240 4183 	movw	r1, #1155	; 0x483
 800668a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800668e:	428b      	cmp	r3, r1
 8006690:	f000 8107 	beq.w	80068a2 <ai_platform_network_create+0x35e>
 8006694:	6813      	ldr	r3, [r2, #0]
 8006696:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800669a:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800669e:	f000 8111 	beq.w	80068c4 <ai_platform_network_create+0x380>
 80066a2:	6813      	ldr	r3, [r2, #0]
 80066a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	f040 80c3 	bne.w	8006834 <ai_platform_network_create+0x2f0>
 80066ae:	4b54      	ldr	r3, [pc, #336]	; (8006800 <ai_platform_network_create+0x2bc>)
 80066b0:	2201      	movs	r2, #1
 80066b2:	609a      	str	r2, [r3, #8]
 80066b4:	689a      	ldr	r2, [r3, #8]
 80066b6:	2a00      	cmp	r2, #0
 80066b8:	d1fc      	bne.n	80066b4 <ai_platform_network_create+0x170>
 80066ba:	4a53      	ldr	r2, [pc, #332]	; (8006808 <ai_platform_network_create+0x2c4>)
 80066bc:	601a      	str	r2, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	4b52      	ldr	r3, [pc, #328]	; (800680c <ai_platform_network_create+0x2c8>)
 80066c2:	429a      	cmp	r2, r3
 80066c4:	f000 80b6 	beq.w	8006834 <ai_platform_network_create+0x2f0>
 80066c8:	e7fe      	b.n	80066c8 <ai_platform_network_create+0x184>
 80066ca:	4b4d      	ldr	r3, [pc, #308]	; (8006800 <ai_platform_network_create+0x2bc>)
 80066cc:	2218      	movs	r2, #24
 80066ce:	609a      	str	r2, [r3, #8]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	2a18      	cmp	r2, #24
 80066d4:	d027      	beq.n	8006726 <ai_platform_network_create+0x1e2>
 80066d6:	4608      	mov	r0, r1
 80066d8:	f7ff fa42 	bl	8005b60 <_ai_platform_release_crc>
 80066dc:	f244 1033 	movw	r0, #16691	; 0x4133
 80066e0:	b003      	add	sp, #12
 80066e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80066e6:	4a4a      	ldr	r2, [pc, #296]	; (8006810 <ai_platform_network_create+0x2cc>)
 80066e8:	2318      	movs	r3, #24
 80066ea:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80066ee:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80066f2:	2b18      	cmp	r3, #24
 80066f4:	d1f0      	bne.n	80066d8 <ai_platform_network_create+0x194>
 80066f6:	2301      	movs	r3, #1
 80066f8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80066fc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1fb      	bne.n	80066fc <ai_platform_network_create+0x1b8>
 8006704:	e767      	b.n	80065d6 <ai_platform_network_create+0x92>
 8006706:	4a42      	ldr	r2, [pc, #264]	; (8006810 <ai_platform_network_create+0x2cc>)
 8006708:	2318      	movs	r3, #24
 800670a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800670e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006712:	2b18      	cmp	r3, #24
 8006714:	d1e0      	bne.n	80066d8 <ai_platform_network_create+0x194>
 8006716:	2301      	movs	r3, #1
 8006718:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800671c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1fb      	bne.n	800671c <ai_platform_network_create+0x1d8>
 8006724:	e757      	b.n	80065d6 <ai_platform_network_create+0x92>
 8006726:	2201      	movs	r2, #1
 8006728:	609a      	str	r2, [r3, #8]
 800672a:	689a      	ldr	r2, [r3, #8]
 800672c:	2a00      	cmp	r2, #0
 800672e:	d1fc      	bne.n	800672a <ai_platform_network_create+0x1e6>
 8006730:	e751      	b.n	80065d6 <ai_platform_network_create+0x92>
 8006732:	4a33      	ldr	r2, [pc, #204]	; (8006800 <ai_platform_network_create+0x2bc>)
 8006734:	2301      	movs	r3, #1
 8006736:	6093      	str	r3, [r2, #8]
 8006738:	6891      	ldr	r1, [r2, #8]
 800673a:	2900      	cmp	r1, #0
 800673c:	d1fc      	bne.n	8006738 <ai_platform_network_create+0x1f4>
 800673e:	4b32      	ldr	r3, [pc, #200]	; (8006808 <ai_platform_network_create+0x2c4>)
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	4b32      	ldr	r3, [pc, #200]	; (800680c <ai_platform_network_create+0x2c8>)
 8006744:	6812      	ldr	r2, [r2, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	f43f af76 	beq.w	8006638 <ai_platform_network_create+0xf4>
 800674c:	e7fe      	b.n	800674c <ai_platform_network_create+0x208>
 800674e:	4a30      	ldr	r2, [pc, #192]	; (8006810 <ai_platform_network_create+0x2cc>)
 8006750:	2301      	movs	r3, #1
 8006752:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006756:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1fb      	bne.n	8006756 <ai_platform_network_create+0x212>
 800675e:	4b2a      	ldr	r3, [pc, #168]	; (8006808 <ai_platform_network_create+0x2c4>)
 8006760:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006764:	4b29      	ldr	r3, [pc, #164]	; (800680c <ai_platform_network_create+0x2c8>)
 8006766:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800676a:	429a      	cmp	r2, r3
 800676c:	f43f af64 	beq.w	8006638 <ai_platform_network_create+0xf4>
 8006770:	e7fe      	b.n	8006770 <ai_platform_network_create+0x22c>
 8006772:	f04f 0930 	mov.w	r9, #48	; 0x30
 8006776:	2300      	movs	r3, #0
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	2410      	movs	r4, #16
 800677c:	4642      	mov	r2, r8
 800677e:	4639      	mov	r1, r7
 8006780:	4630      	mov	r0, r6
 8006782:	f005 ff3b 	bl	800c5fc <ai_version_get>
 8006786:	4603      	mov	r3, r0
 8006788:	2000      	movs	r0, #0
 800678a:	64ab      	str	r3, [r5, #72]	; 0x48
 800678c:	f369 0007 	bfi	r0, r9, #0, #8
 8006790:	f364 201f 	bfi	r0, r4, #8, #24
 8006794:	e7a4      	b.n	80066e0 <ai_platform_network_create+0x19c>
 8006796:	f241 0010 	movw	r0, #4112	; 0x1010
 800679a:	e7a1      	b.n	80066e0 <ai_platform_network_create+0x19c>
 800679c:	4a1c      	ldr	r2, [pc, #112]	; (8006810 <ai_platform_network_create+0x2cc>)
 800679e:	2301      	movs	r3, #1
 80067a0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80067a4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1fb      	bne.n	80067a4 <ai_platform_network_create+0x260>
 80067ac:	4b16      	ldr	r3, [pc, #88]	; (8006808 <ai_platform_network_create+0x2c4>)
 80067ae:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80067b2:	4b16      	ldr	r3, [pc, #88]	; (800680c <ai_platform_network_create+0x2c8>)
 80067b4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80067b8:	429a      	cmp	r2, r3
 80067ba:	f43f af3d 	beq.w	8006638 <ai_platform_network_create+0xf4>
 80067be:	e7fe      	b.n	80067be <ai_platform_network_create+0x27a>
 80067c0:	4a0f      	ldr	r2, [pc, #60]	; (8006800 <ai_platform_network_create+0x2bc>)
 80067c2:	2301      	movs	r3, #1
 80067c4:	6093      	str	r3, [r2, #8]
 80067c6:	6893      	ldr	r3, [r2, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d1fc      	bne.n	80067c6 <ai_platform_network_create+0x282>
 80067cc:	4b0e      	ldr	r3, [pc, #56]	; (8006808 <ai_platform_network_create+0x2c4>)
 80067ce:	6013      	str	r3, [r2, #0]
 80067d0:	4b0e      	ldr	r3, [pc, #56]	; (800680c <ai_platform_network_create+0x2c8>)
 80067d2:	6812      	ldr	r2, [r2, #0]
 80067d4:	429a      	cmp	r2, r3
 80067d6:	f43f af2f 	beq.w	8006638 <ai_platform_network_create+0xf4>
 80067da:	e7fe      	b.n	80067da <ai_platform_network_create+0x296>
 80067dc:	4a08      	ldr	r2, [pc, #32]	; (8006800 <ai_platform_network_create+0x2bc>)
 80067de:	2301      	movs	r3, #1
 80067e0:	6093      	str	r3, [r2, #8]
 80067e2:	6893      	ldr	r3, [r2, #8]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d1fc      	bne.n	80067e2 <ai_platform_network_create+0x29e>
 80067e8:	4b07      	ldr	r3, [pc, #28]	; (8006808 <ai_platform_network_create+0x2c4>)
 80067ea:	6013      	str	r3, [r2, #0]
 80067ec:	4b07      	ldr	r3, [pc, #28]	; (800680c <ai_platform_network_create+0x2c8>)
 80067ee:	6812      	ldr	r2, [r2, #0]
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d01f      	beq.n	8006834 <ai_platform_network_create+0x2f0>
 80067f4:	e7fe      	b.n	80067f4 <ai_platform_network_create+0x2b0>
 80067f6:	bf00      	nop
 80067f8:	e0042000 	.word	0xe0042000
 80067fc:	5c001000 	.word	0x5c001000
 8006800:	40023000 	.word	0x40023000
 8006804:	a1c00100 	.word	0xa1c00100
 8006808:	f407a5c2 	.word	0xf407a5c2
 800680c:	b5e8b5cd 	.word	0xb5e8b5cd
 8006810:	58024000 	.word	0x58024000
 8006814:	4a33      	ldr	r2, [pc, #204]	; (80068e4 <ai_platform_network_create+0x3a0>)
 8006816:	2301      	movs	r3, #1
 8006818:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800681c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1fb      	bne.n	800681c <ai_platform_network_create+0x2d8>
 8006824:	4b30      	ldr	r3, [pc, #192]	; (80068e8 <ai_platform_network_create+0x3a4>)
 8006826:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800682a:	4b30      	ldr	r3, [pc, #192]	; (80068ec <ai_platform_network_create+0x3a8>)
 800682c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006830:	429a      	cmp	r2, r3
 8006832:	d12c      	bne.n	800688e <ai_platform_network_create+0x34a>
 8006834:	f7ff f994 	bl	8005b60 <_ai_platform_release_crc>
 8006838:	2200      	movs	r2, #0
 800683a:	4639      	mov	r1, r7
 800683c:	4630      	mov	r0, r6
 800683e:	f005 fedd 	bl	800c5fc <ai_version_get>
 8006842:	4681      	mov	r9, r0
 8006844:	2200      	movs	r2, #0
 8006846:	2105      	movs	r1, #5
 8006848:	2001      	movs	r0, #1
 800684a:	f005 fed7 	bl	800c5fc <ai_version_get>
 800684e:	4581      	cmp	r9, r0
 8006850:	d01e      	beq.n	8006890 <ai_platform_network_create+0x34c>
 8006852:	f04f 0901 	mov.w	r9, #1
 8006856:	e78e      	b.n	8006776 <ai_platform_network_create+0x232>
 8006858:	4b25      	ldr	r3, [pc, #148]	; (80068f0 <ai_platform_network_create+0x3ac>)
 800685a:	2218      	movs	r2, #24
 800685c:	609a      	str	r2, [r3, #8]
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	2a18      	cmp	r2, #24
 8006862:	f47f af39 	bne.w	80066d8 <ai_platform_network_create+0x194>
 8006866:	2201      	movs	r2, #1
 8006868:	609a      	str	r2, [r3, #8]
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	2a00      	cmp	r2, #0
 800686e:	d1fc      	bne.n	800686a <ai_platform_network_create+0x326>
 8006870:	e6b1      	b.n	80065d6 <ai_platform_network_create+0x92>
 8006872:	4a1f      	ldr	r2, [pc, #124]	; (80068f0 <ai_platform_network_create+0x3ac>)
 8006874:	2301      	movs	r3, #1
 8006876:	6093      	str	r3, [r2, #8]
 8006878:	6893      	ldr	r3, [r2, #8]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1fc      	bne.n	8006878 <ai_platform_network_create+0x334>
 800687e:	4b1a      	ldr	r3, [pc, #104]	; (80068e8 <ai_platform_network_create+0x3a4>)
 8006880:	6013      	str	r3, [r2, #0]
 8006882:	4b1a      	ldr	r3, [pc, #104]	; (80068ec <ai_platform_network_create+0x3a8>)
 8006884:	6812      	ldr	r2, [r2, #0]
 8006886:	429a      	cmp	r2, r3
 8006888:	f43f aed6 	beq.w	8006638 <ai_platform_network_create+0xf4>
 800688c:	e7fe      	b.n	800688c <ai_platform_network_create+0x348>
 800688e:	e7fe      	b.n	800688e <ai_platform_network_create+0x34a>
 8006890:	4b18      	ldr	r3, [pc, #96]	; (80068f4 <ai_platform_network_create+0x3b0>)
 8006892:	a801      	add	r0, sp, #4
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	f001 fa27 	bl	8007ce8 <ai_check_custom_types>
 800689a:	b300      	cbz	r0, 80068de <ai_platform_network_create+0x39a>
 800689c:	2400      	movs	r4, #0
 800689e:	46a1      	mov	r9, r4
 80068a0:	e76c      	b.n	800677c <ai_platform_network_create+0x238>
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <ai_platform_network_create+0x3a0>)
 80068a4:	2201      	movs	r2, #1
 80068a6:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 80068aa:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 80068ae:	2a00      	cmp	r2, #0
 80068b0:	d1fb      	bne.n	80068aa <ai_platform_network_create+0x366>
 80068b2:	4a0d      	ldr	r2, [pc, #52]	; (80068e8 <ai_platform_network_create+0x3a4>)
 80068b4:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 80068b8:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 80068bc:	4b0b      	ldr	r3, [pc, #44]	; (80068ec <ai_platform_network_create+0x3a8>)
 80068be:	429a      	cmp	r2, r3
 80068c0:	d0b8      	beq.n	8006834 <ai_platform_network_create+0x2f0>
 80068c2:	e7fe      	b.n	80068c2 <ai_platform_network_create+0x37e>
 80068c4:	4b0a      	ldr	r3, [pc, #40]	; (80068f0 <ai_platform_network_create+0x3ac>)
 80068c6:	2201      	movs	r2, #1
 80068c8:	609a      	str	r2, [r3, #8]
 80068ca:	689a      	ldr	r2, [r3, #8]
 80068cc:	2a00      	cmp	r2, #0
 80068ce:	d1fc      	bne.n	80068ca <ai_platform_network_create+0x386>
 80068d0:	4a05      	ldr	r2, [pc, #20]	; (80068e8 <ai_platform_network_create+0x3a4>)
 80068d2:	601a      	str	r2, [r3, #0]
 80068d4:	681a      	ldr	r2, [r3, #0]
 80068d6:	4b05      	ldr	r3, [pc, #20]	; (80068ec <ai_platform_network_create+0x3a8>)
 80068d8:	429a      	cmp	r2, r3
 80068da:	d0ab      	beq.n	8006834 <ai_platform_network_create+0x2f0>
 80068dc:	e7fe      	b.n	80068dc <ai_platform_network_create+0x398>
 80068de:	f04f 0902 	mov.w	r9, #2
 80068e2:	e748      	b.n	8006776 <ai_platform_network_create+0x232>
 80068e4:	58024000 	.word	0x58024000
 80068e8:	f407a5c2 	.word	0xf407a5c2
 80068ec:	b5e8b5cd 	.word	0xb5e8b5cd
 80068f0:	40023000 	.word	0x40023000
 80068f4:	84048403 	.word	0x84048403

080068f8 <ai_platform_network_init>:
 80068f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068fc:	2800      	cmp	r0, #0
 80068fe:	d052      	beq.n	80069a6 <ai_platform_network_init+0xae>
 8006900:	4bab      	ldr	r3, [pc, #684]	; (8006bb0 <ai_platform_network_init+0x2b8>)
 8006902:	4604      	mov	r4, r0
 8006904:	6802      	ldr	r2, [r0, #0]
 8006906:	429a      	cmp	r2, r3
 8006908:	d14d      	bne.n	80069a6 <ai_platform_network_init+0xae>
 800690a:	460d      	mov	r5, r1
 800690c:	f7ff f926 	bl	8005b5c <_ai_platform_acquire_crc>
 8006910:	4ba8      	ldr	r3, [pc, #672]	; (8006bb4 <ai_platform_network_init+0x2bc>)
 8006912:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800691c:	189a      	adds	r2, r3, r2
 800691e:	2a01      	cmp	r2, #1
 8006920:	f240 809b 	bls.w	8006a5a <ai_platform_network_init+0x162>
 8006924:	f240 4249 	movw	r2, #1097	; 0x449
 8006928:	4293      	cmp	r3, r2
 800692a:	f000 8096 	beq.w	8006a5a <ai_platform_network_init+0x162>
 800692e:	4aa2      	ldr	r2, [pc, #648]	; (8006bb8 <ai_platform_network_init+0x2c0>)
 8006930:	6813      	ldr	r3, [r2, #0]
 8006932:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006936:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800693a:	f000 809d 	beq.w	8006a78 <ai_platform_network_init+0x180>
 800693e:	6813      	ldr	r3, [r2, #0]
 8006940:	f240 4183 	movw	r1, #1155	; 0x483
 8006944:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006948:	428b      	cmp	r3, r1
 800694a:	f000 80e4 	beq.w	8006b16 <ai_platform_network_init+0x21e>
 800694e:	6813      	ldr	r3, [r2, #0]
 8006950:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006954:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006958:	f000 811b 	beq.w	8006b92 <ai_platform_network_init+0x29a>
 800695c:	6813      	ldr	r3, [r2, #0]
 800695e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006962:	2b00      	cmp	r3, #0
 8006964:	f000 80f9 	beq.w	8006b5a <ai_platform_network_init+0x262>
 8006968:	f7ff f8fa 	bl	8005b60 <_ai_platform_release_crc>
 800696c:	2d00      	cmp	r5, #0
 800696e:	f000 8147 	beq.w	8006c00 <ai_platform_network_init+0x308>
 8006972:	4b92      	ldr	r3, [pc, #584]	; (8006bbc <ai_platform_network_init+0x2c4>)
 8006974:	682a      	ldr	r2, [r5, #0]
 8006976:	429a      	cmp	r2, r3
 8006978:	f040 8090 	bne.w	8006a9c <ai_platform_network_init+0x1a4>
 800697c:	692b      	ldr	r3, [r5, #16]
 800697e:	89ae      	ldrh	r6, [r5, #12]
 8006980:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8006984:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8006988:	62a3      	str	r3, [r4, #40]	; 0x28
 800698a:	e9c4 1207 	strd	r1, r2, [r4, #28]
 800698e:	2303      	movs	r3, #3
 8006990:	84a6      	strh	r6, [r4, #36]	; 0x24
 8006992:	4626      	mov	r6, r4
 8006994:	4620      	mov	r0, r4
 8006996:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 800699a:	60e3      	str	r3, [r4, #12]
 800699c:	f001 f9cc 	bl	8007d38 <ai_layers_init_all>
 80069a0:	4630      	mov	r0, r6
 80069a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069a6:	f7ff f8d9 	bl	8005b5c <_ai_platform_acquire_crc>
 80069aa:	4b82      	ldr	r3, [pc, #520]	; (8006bb4 <ai_platform_network_init+0x2bc>)
 80069ac:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069b6:	185a      	adds	r2, r3, r1
 80069b8:	2a01      	cmp	r2, #1
 80069ba:	d92b      	bls.n	8006a14 <ai_platform_network_init+0x11c>
 80069bc:	f240 4249 	movw	r2, #1097	; 0x449
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d027      	beq.n	8006a14 <ai_platform_network_init+0x11c>
 80069c4:	4a7c      	ldr	r2, [pc, #496]	; (8006bb8 <ai_platform_network_init+0x2c0>)
 80069c6:	6813      	ldr	r3, [r2, #0]
 80069c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069cc:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80069d0:	d02d      	beq.n	8006a2e <ai_platform_network_init+0x136>
 80069d2:	6813      	ldr	r3, [r2, #0]
 80069d4:	f240 4183 	movw	r1, #1155	; 0x483
 80069d8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069dc:	428b      	cmp	r3, r1
 80069de:	f000 8089 	beq.w	8006af4 <ai_platform_network_init+0x1fc>
 80069e2:	6813      	ldr	r3, [r2, #0]
 80069e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069e8:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80069ec:	f000 80c3 	beq.w	8006b76 <ai_platform_network_init+0x27e>
 80069f0:	6813      	ldr	r3, [r2, #0]
 80069f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d129      	bne.n	8006a4e <ai_platform_network_init+0x156>
 80069fa:	4a71      	ldr	r2, [pc, #452]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 80069fc:	2301      	movs	r3, #1
 80069fe:	6093      	str	r3, [r2, #8]
 8006a00:	6893      	ldr	r3, [r2, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d1fc      	bne.n	8006a00 <ai_platform_network_init+0x108>
 8006a06:	496f      	ldr	r1, [pc, #444]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006a08:	4b6f      	ldr	r3, [pc, #444]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006a0a:	6011      	str	r1, [r2, #0]
 8006a0c:	6812      	ldr	r2, [r2, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d01d      	beq.n	8006a4e <ai_platform_network_init+0x156>
 8006a12:	e7fe      	b.n	8006a12 <ai_platform_network_init+0x11a>
 8006a14:	4a6a      	ldr	r2, [pc, #424]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 8006a16:	2301      	movs	r3, #1
 8006a18:	6093      	str	r3, [r2, #8]
 8006a1a:	6893      	ldr	r3, [r2, #8]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d1fc      	bne.n	8006a1a <ai_platform_network_init+0x122>
 8006a20:	4968      	ldr	r1, [pc, #416]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006a22:	4b69      	ldr	r3, [pc, #420]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006a24:	6011      	str	r1, [r2, #0]
 8006a26:	6812      	ldr	r2, [r2, #0]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d010      	beq.n	8006a4e <ai_platform_network_init+0x156>
 8006a2c:	e7fe      	b.n	8006a2c <ai_platform_network_init+0x134>
 8006a2e:	4a67      	ldr	r2, [pc, #412]	; (8006bcc <ai_platform_network_init+0x2d4>)
 8006a30:	2301      	movs	r3, #1
 8006a32:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006a36:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d1fb      	bne.n	8006a36 <ai_platform_network_init+0x13e>
 8006a3e:	4961      	ldr	r1, [pc, #388]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006a40:	4b61      	ldr	r3, [pc, #388]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006a42:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006a46:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d113      	bne.n	8006a76 <ai_platform_network_init+0x17e>
 8006a4e:	2600      	movs	r6, #0
 8006a50:	f7ff f886 	bl	8005b60 <_ai_platform_release_crc>
 8006a54:	4630      	mov	r0, r6
 8006a56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a5a:	4a59      	ldr	r2, [pc, #356]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	6093      	str	r3, [r2, #8]
 8006a60:	6893      	ldr	r3, [r2, #8]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d1fc      	bne.n	8006a60 <ai_platform_network_init+0x168>
 8006a66:	4b57      	ldr	r3, [pc, #348]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	4b57      	ldr	r3, [pc, #348]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006a6c:	6812      	ldr	r2, [r2, #0]
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	f43f af7a 	beq.w	8006968 <ai_platform_network_init+0x70>
 8006a74:	e7fe      	b.n	8006a74 <ai_platform_network_init+0x17c>
 8006a76:	e7fe      	b.n	8006a76 <ai_platform_network_init+0x17e>
 8006a78:	4a54      	ldr	r2, [pc, #336]	; (8006bcc <ai_platform_network_init+0x2d4>)
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006a80:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d1fb      	bne.n	8006a80 <ai_platform_network_init+0x188>
 8006a88:	4b4e      	ldr	r3, [pc, #312]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006a8a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006a8e:	4b4e      	ldr	r3, [pc, #312]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006a90:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006a94:	429a      	cmp	r2, r3
 8006a96:	f43f af67 	beq.w	8006968 <ai_platform_network_init+0x70>
 8006a9a:	e7fe      	b.n	8006a9a <ai_platform_network_init+0x1a2>
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	f105 081c 	add.w	r8, r5, #28
 8006aa4:	686e      	ldr	r6, [r5, #4]
 8006aa6:	f7ff f80b 	bl	8005ac0 <ai_buffer_get_size>
 8006aaa:	4607      	mov	r7, r0
 8006aac:	2101      	movs	r1, #1
 8006aae:	4640      	mov	r0, r8
 8006ab0:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006ab4:	f7ff f804 	bl	8005ac0 <ai_buffer_get_size>
 8006ab8:	2f00      	cmp	r7, #0
 8006aba:	d13e      	bne.n	8006b3a <ai_platform_network_init+0x242>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	f000 808e 	beq.w	8006bde <ai_platform_network_init+0x2e6>
 8006ac2:	f1b9 0f00 	cmp.w	r9, #0
 8006ac6:	f000 8094 	beq.w	8006bf2 <ai_platform_network_init+0x2fa>
 8006aca:	f04f 0c01 	mov.w	ip, #1
 8006ace:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8006ad0:	2600      	movs	r6, #0
 8006ad2:	83e7      	strh	r7, [r4, #30]
 8006ad4:	4563      	cmp	r3, ip
 8006ad6:	83a6      	strh	r6, [r4, #28]
 8006ad8:	d37a      	bcc.n	8006bd0 <ai_platform_network_init+0x2d8>
 8006ada:	f1bc 0f00 	cmp.w	ip, #0
 8006ade:	f000 809c 	beq.w	8006c1a <ai_platform_network_init+0x322>
 8006ae2:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8006ae4:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 8006ae8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006aea:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8006aee:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8006af2:	e74c      	b.n	800698e <ai_platform_network_init+0x96>
 8006af4:	4a35      	ldr	r2, [pc, #212]	; (8006bcc <ai_platform_network_init+0x2d4>)
 8006af6:	2301      	movs	r3, #1
 8006af8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006afc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1fb      	bne.n	8006afc <ai_platform_network_init+0x204>
 8006b04:	492f      	ldr	r1, [pc, #188]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006b06:	4b30      	ldr	r3, [pc, #192]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006b08:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006b0c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d09c      	beq.n	8006a4e <ai_platform_network_init+0x156>
 8006b14:	e7fe      	b.n	8006b14 <ai_platform_network_init+0x21c>
 8006b16:	4a2d      	ldr	r2, [pc, #180]	; (8006bcc <ai_platform_network_init+0x2d4>)
 8006b18:	2301      	movs	r3, #1
 8006b1a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006b1e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d1fb      	bne.n	8006b1e <ai_platform_network_init+0x226>
 8006b26:	4b27      	ldr	r3, [pc, #156]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006b28:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006b2c:	4b26      	ldr	r3, [pc, #152]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006b2e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006b32:	429a      	cmp	r2, r3
 8006b34:	f43f af18 	beq.w	8006968 <ai_platform_network_init+0x70>
 8006b38:	e7fe      	b.n	8006b38 <ai_platform_network_init+0x240>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d153      	bne.n	8006be6 <ai_platform_network_init+0x2ee>
 8006b3e:	4680      	mov	r8, r0
 8006b40:	4684      	mov	ip, r0
 8006b42:	2e00      	cmp	r6, #0
 8006b44:	d063      	beq.n	8006c0e <ai_platform_network_init+0x316>
 8006b46:	8be6      	ldrh	r6, [r4, #30]
 8006b48:	2e00      	cmp	r6, #0
 8006b4a:	d168      	bne.n	8006c1e <ai_platform_network_init+0x326>
 8006b4c:	2212      	movs	r2, #18
 8006b4e:	2116      	movs	r1, #22
 8006b50:	f104 0010 	add.w	r0, r4, #16
 8006b54:	f000 fc7c 	bl	8007450 <core_set_error>
 8006b58:	e77c      	b.n	8006a54 <ai_platform_network_init+0x15c>
 8006b5a:	4a19      	ldr	r2, [pc, #100]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 8006b5c:	2301      	movs	r3, #1
 8006b5e:	6093      	str	r3, [r2, #8]
 8006b60:	6893      	ldr	r3, [r2, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d1fc      	bne.n	8006b60 <ai_platform_network_init+0x268>
 8006b66:	4b17      	ldr	r3, [pc, #92]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	4b17      	ldr	r3, [pc, #92]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006b6c:	6812      	ldr	r2, [r2, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	f43f aefa 	beq.w	8006968 <ai_platform_network_init+0x70>
 8006b74:	e7fe      	b.n	8006b74 <ai_platform_network_init+0x27c>
 8006b76:	4a12      	ldr	r2, [pc, #72]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 8006b78:	2301      	movs	r3, #1
 8006b7a:	6093      	str	r3, [r2, #8]
 8006b7c:	6893      	ldr	r3, [r2, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1fc      	bne.n	8006b7c <ai_platform_network_init+0x284>
 8006b82:	4910      	ldr	r1, [pc, #64]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006b84:	4b10      	ldr	r3, [pc, #64]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006b86:	6011      	str	r1, [r2, #0]
 8006b88:	6812      	ldr	r2, [r2, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	f43f af5f 	beq.w	8006a4e <ai_platform_network_init+0x156>
 8006b90:	e7fe      	b.n	8006b90 <ai_platform_network_init+0x298>
 8006b92:	4a0b      	ldr	r2, [pc, #44]	; (8006bc0 <ai_platform_network_init+0x2c8>)
 8006b94:	2301      	movs	r3, #1
 8006b96:	6093      	str	r3, [r2, #8]
 8006b98:	6893      	ldr	r3, [r2, #8]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d1fc      	bne.n	8006b98 <ai_platform_network_init+0x2a0>
 8006b9e:	4b09      	ldr	r3, [pc, #36]	; (8006bc4 <ai_platform_network_init+0x2cc>)
 8006ba0:	6013      	str	r3, [r2, #0]
 8006ba2:	4b09      	ldr	r3, [pc, #36]	; (8006bc8 <ai_platform_network_init+0x2d0>)
 8006ba4:	6812      	ldr	r2, [r2, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	f43f aede 	beq.w	8006968 <ai_platform_network_init+0x70>
 8006bac:	e7fe      	b.n	8006bac <ai_platform_network_init+0x2b4>
 8006bae:	bf00      	nop
 8006bb0:	a1c00100 	.word	0xa1c00100
 8006bb4:	e0042000 	.word	0xe0042000
 8006bb8:	5c001000 	.word	0x5c001000
 8006bbc:	a1facade 	.word	0xa1facade
 8006bc0:	40023000 	.word	0x40023000
 8006bc4:	f407a5c2 	.word	0xf407a5c2
 8006bc8:	b5e8b5cd 	.word	0xb5e8b5cd
 8006bcc:	58024000 	.word	0x58024000
 8006bd0:	2213      	movs	r2, #19
 8006bd2:	2116      	movs	r1, #22
 8006bd4:	f104 0010 	add.w	r0, r4, #16
 8006bd8:	f000 fc3a 	bl	8007450 <core_set_error>
 8006bdc:	e73a      	b.n	8006a54 <ai_platform_network_init+0x15c>
 8006bde:	4607      	mov	r7, r0
 8006be0:	4680      	mov	r8, r0
 8006be2:	4684      	mov	ip, r0
 8006be4:	e773      	b.n	8006ace <ai_platform_network_init+0x1d6>
 8006be6:	f1b9 0f00 	cmp.w	r9, #0
 8006bea:	d002      	beq.n	8006bf2 <ai_platform_network_init+0x2fa>
 8006bec:	f04f 0c01 	mov.w	ip, #1
 8006bf0:	e7a7      	b.n	8006b42 <ai_platform_network_init+0x24a>
 8006bf2:	2110      	movs	r1, #16
 8006bf4:	2213      	movs	r2, #19
 8006bf6:	2600      	movs	r6, #0
 8006bf8:	1860      	adds	r0, r4, r1
 8006bfa:	f000 fc29 	bl	8007450 <core_set_error>
 8006bfe:	e729      	b.n	8006a54 <ai_platform_network_init+0x15c>
 8006c00:	2110      	movs	r1, #16
 8006c02:	2211      	movs	r2, #17
 8006c04:	462e      	mov	r6, r5
 8006c06:	1860      	adds	r0, r4, r1
 8006c08:	f000 fc22 	bl	8007450 <core_set_error>
 8006c0c:	e722      	b.n	8006a54 <ai_platform_network_init+0x15c>
 8006c0e:	2110      	movs	r1, #16
 8006c10:	2212      	movs	r2, #18
 8006c12:	1860      	adds	r0, r4, r1
 8006c14:	f000 fc1c 	bl	8007450 <core_set_error>
 8006c18:	e71c      	b.n	8006a54 <ai_platform_network_init+0x15c>
 8006c1a:	4666      	mov	r6, ip
 8006c1c:	e6b7      	b.n	800698e <ai_platform_network_init+0x96>
 8006c1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006c20:	6a26      	ldr	r6, [r4, #32]
 8006c22:	2701      	movs	r7, #1
 8006c24:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006c26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006c2a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8006c2e:	e74e      	b.n	8006ace <ai_platform_network_init+0x1d6>

08006c30 <ai_platform_network_post_init>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	2800      	cmp	r0, #0
 8006c34:	d04e      	beq.n	8006cd4 <ai_platform_network_post_init+0xa4>
 8006c36:	4b8c      	ldr	r3, [pc, #560]	; (8006e68 <ai_platform_network_post_init+0x238>)
 8006c38:	4604      	mov	r4, r0
 8006c3a:	6802      	ldr	r2, [r0, #0]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d149      	bne.n	8006cd4 <ai_platform_network_post_init+0xa4>
 8006c40:	f7fe ff8c 	bl	8005b5c <_ai_platform_acquire_crc>
 8006c44:	4b89      	ldr	r3, [pc, #548]	; (8006e6c <ai_platform_network_post_init+0x23c>)
 8006c46:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c50:	189a      	adds	r2, r3, r2
 8006c52:	2a01      	cmp	r2, #1
 8006c54:	f240 8095 	bls.w	8006d82 <ai_platform_network_post_init+0x152>
 8006c58:	f240 4249 	movw	r2, #1097	; 0x449
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	f000 8090 	beq.w	8006d82 <ai_platform_network_post_init+0x152>
 8006c62:	4a83      	ldr	r2, [pc, #524]	; (8006e70 <ai_platform_network_post_init+0x240>)
 8006c64:	6813      	ldr	r3, [r2, #0]
 8006c66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c6a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006c6e:	f000 8096 	beq.w	8006d9e <ai_platform_network_post_init+0x16e>
 8006c72:	6813      	ldr	r3, [r2, #0]
 8006c74:	f240 4183 	movw	r1, #1155	; 0x483
 8006c78:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c7c:	428b      	cmp	r3, r1
 8006c7e:	f000 80b8 	beq.w	8006df2 <ai_platform_network_post_init+0x1c2>
 8006c82:	6813      	ldr	r3, [r2, #0]
 8006c84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c88:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006c8c:	f000 80de 	beq.w	8006e4c <ai_platform_network_post_init+0x21c>
 8006c90:	6813      	ldr	r3, [r2, #0]
 8006c92:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f000 80bd 	beq.w	8006e16 <ai_platform_network_post_init+0x1e6>
 8006c9c:	f7fe ff60 	bl	8005b60 <_ai_platform_release_crc>
 8006ca0:	68e3      	ldr	r3, [r4, #12]
 8006ca2:	f013 0502 	ands.w	r5, r3, #2
 8006ca6:	f000 808c 	beq.w	8006dc2 <ai_platform_network_post_init+0x192>
 8006caa:	4620      	mov	r0, r4
 8006cac:	f001 f852 	bl	8007d54 <ai_layers_post_init_all>
 8006cb0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006cb2:	b16b      	cbz	r3, 8006cd0 <ai_platform_network_post_init+0xa0>
 8006cb4:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8006cb6:	e007      	b.n	8006cc8 <ai_platform_network_post_init+0x98>
 8006cb8:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8006cbc:	4798      	blx	r3
 8006cbe:	692b      	ldr	r3, [r5, #16]
 8006cc0:	b133      	cbz	r3, 8006cd0 <ai_platform_network_post_init+0xa0>
 8006cc2:	42ab      	cmp	r3, r5
 8006cc4:	461d      	mov	r5, r3
 8006cc6:	d003      	beq.n	8006cd0 <ai_platform_network_post_init+0xa0>
 8006cc8:	4629      	mov	r1, r5
 8006cca:	2000      	movs	r0, #0
 8006ccc:	2d00      	cmp	r5, #0
 8006cce:	d1f3      	bne.n	8006cb8 <ai_platform_network_post_init+0x88>
 8006cd0:	2001      	movs	r0, #1
 8006cd2:	bd38      	pop	{r3, r4, r5, pc}
 8006cd4:	f7fe ff42 	bl	8005b5c <_ai_platform_acquire_crc>
 8006cd8:	4b64      	ldr	r3, [pc, #400]	; (8006e6c <ai_platform_network_post_init+0x23c>)
 8006cda:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ce4:	185a      	adds	r2, r3, r1
 8006ce6:	2a01      	cmp	r2, #1
 8006ce8:	d92a      	bls.n	8006d40 <ai_platform_network_post_init+0x110>
 8006cea:	f240 4249 	movw	r2, #1097	; 0x449
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d026      	beq.n	8006d40 <ai_platform_network_post_init+0x110>
 8006cf2:	4a5f      	ldr	r2, [pc, #380]	; (8006e70 <ai_platform_network_post_init+0x240>)
 8006cf4:	6813      	ldr	r3, [r2, #0]
 8006cf6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cfa:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006cfe:	d02c      	beq.n	8006d5a <ai_platform_network_post_init+0x12a>
 8006d00:	6813      	ldr	r3, [r2, #0]
 8006d02:	f240 4183 	movw	r1, #1155	; 0x483
 8006d06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d0a:	428b      	cmp	r3, r1
 8006d0c:	d060      	beq.n	8006dd0 <ai_platform_network_post_init+0x1a0>
 8006d0e:	6813      	ldr	r3, [r2, #0]
 8006d10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d14:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006d18:	f000 808b 	beq.w	8006e32 <ai_platform_network_post_init+0x202>
 8006d1c:	6813      	ldr	r3, [r2, #0]
 8006d1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d129      	bne.n	8006d7a <ai_platform_network_post_init+0x14a>
 8006d26:	4a53      	ldr	r2, [pc, #332]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006d28:	2301      	movs	r3, #1
 8006d2a:	6093      	str	r3, [r2, #8]
 8006d2c:	6893      	ldr	r3, [r2, #8]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1fc      	bne.n	8006d2c <ai_platform_network_post_init+0xfc>
 8006d32:	4951      	ldr	r1, [pc, #324]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006d34:	4b51      	ldr	r3, [pc, #324]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006d36:	6011      	str	r1, [r2, #0]
 8006d38:	6812      	ldr	r2, [r2, #0]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d01d      	beq.n	8006d7a <ai_platform_network_post_init+0x14a>
 8006d3e:	e7fe      	b.n	8006d3e <ai_platform_network_post_init+0x10e>
 8006d40:	4a4c      	ldr	r2, [pc, #304]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006d42:	2301      	movs	r3, #1
 8006d44:	6093      	str	r3, [r2, #8]
 8006d46:	6893      	ldr	r3, [r2, #8]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1fc      	bne.n	8006d46 <ai_platform_network_post_init+0x116>
 8006d4c:	494a      	ldr	r1, [pc, #296]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006d4e:	4b4b      	ldr	r3, [pc, #300]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006d50:	6011      	str	r1, [r2, #0]
 8006d52:	6812      	ldr	r2, [r2, #0]
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d010      	beq.n	8006d7a <ai_platform_network_post_init+0x14a>
 8006d58:	e7fe      	b.n	8006d58 <ai_platform_network_post_init+0x128>
 8006d5a:	4a49      	ldr	r2, [pc, #292]	; (8006e80 <ai_platform_network_post_init+0x250>)
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006d62:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1fb      	bne.n	8006d62 <ai_platform_network_post_init+0x132>
 8006d6a:	4943      	ldr	r1, [pc, #268]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006d6c:	4b43      	ldr	r3, [pc, #268]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006d6e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006d72:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d110      	bne.n	8006d9c <ai_platform_network_post_init+0x16c>
 8006d7a:	f7fe fef1 	bl	8005b60 <_ai_platform_release_crc>
 8006d7e:	2000      	movs	r0, #0
 8006d80:	bd38      	pop	{r3, r4, r5, pc}
 8006d82:	4a3c      	ldr	r2, [pc, #240]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006d84:	2301      	movs	r3, #1
 8006d86:	6093      	str	r3, [r2, #8]
 8006d88:	6893      	ldr	r3, [r2, #8]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d1fc      	bne.n	8006d88 <ai_platform_network_post_init+0x158>
 8006d8e:	493a      	ldr	r1, [pc, #232]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006d90:	4b3a      	ldr	r3, [pc, #232]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006d92:	6011      	str	r1, [r2, #0]
 8006d94:	6812      	ldr	r2, [r2, #0]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d080      	beq.n	8006c9c <ai_platform_network_post_init+0x6c>
 8006d9a:	e7fe      	b.n	8006d9a <ai_platform_network_post_init+0x16a>
 8006d9c:	e7fe      	b.n	8006d9c <ai_platform_network_post_init+0x16c>
 8006d9e:	4a38      	ldr	r2, [pc, #224]	; (8006e80 <ai_platform_network_post_init+0x250>)
 8006da0:	2301      	movs	r3, #1
 8006da2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006da6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1fb      	bne.n	8006da6 <ai_platform_network_post_init+0x176>
 8006dae:	4932      	ldr	r1, [pc, #200]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006db0:	4b32      	ldr	r3, [pc, #200]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006db2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006db6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	f43f af6e 	beq.w	8006c9c <ai_platform_network_post_init+0x6c>
 8006dc0:	e7fe      	b.n	8006dc0 <ai_platform_network_post_init+0x190>
 8006dc2:	2210      	movs	r2, #16
 8006dc4:	2111      	movs	r1, #17
 8006dc6:	18a0      	adds	r0, r4, r2
 8006dc8:	f000 fb42 	bl	8007450 <core_set_error>
 8006dcc:	4628      	mov	r0, r5
 8006dce:	bd38      	pop	{r3, r4, r5, pc}
 8006dd0:	4a2b      	ldr	r2, [pc, #172]	; (8006e80 <ai_platform_network_post_init+0x250>)
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006dd8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1fb      	bne.n	8006dd8 <ai_platform_network_post_init+0x1a8>
 8006de0:	4925      	ldr	r1, [pc, #148]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006de2:	4b26      	ldr	r3, [pc, #152]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006de4:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006de8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d0c4      	beq.n	8006d7a <ai_platform_network_post_init+0x14a>
 8006df0:	e7fe      	b.n	8006df0 <ai_platform_network_post_init+0x1c0>
 8006df2:	4a23      	ldr	r2, [pc, #140]	; (8006e80 <ai_platform_network_post_init+0x250>)
 8006df4:	2301      	movs	r3, #1
 8006df6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006dfa:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1fb      	bne.n	8006dfa <ai_platform_network_post_init+0x1ca>
 8006e02:	491d      	ldr	r1, [pc, #116]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006e04:	4b1d      	ldr	r3, [pc, #116]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006e06:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006e0a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	f43f af44 	beq.w	8006c9c <ai_platform_network_post_init+0x6c>
 8006e14:	e7fe      	b.n	8006e14 <ai_platform_network_post_init+0x1e4>
 8006e16:	4a17      	ldr	r2, [pc, #92]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006e18:	2301      	movs	r3, #1
 8006e1a:	6093      	str	r3, [r2, #8]
 8006e1c:	6893      	ldr	r3, [r2, #8]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1fc      	bne.n	8006e1c <ai_platform_network_post_init+0x1ec>
 8006e22:	4915      	ldr	r1, [pc, #84]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006e24:	4b15      	ldr	r3, [pc, #84]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006e26:	6011      	str	r1, [r2, #0]
 8006e28:	6812      	ldr	r2, [r2, #0]
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	f43f af36 	beq.w	8006c9c <ai_platform_network_post_init+0x6c>
 8006e30:	e7fe      	b.n	8006e30 <ai_platform_network_post_init+0x200>
 8006e32:	4a10      	ldr	r2, [pc, #64]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006e34:	2301      	movs	r3, #1
 8006e36:	6093      	str	r3, [r2, #8]
 8006e38:	6893      	ldr	r3, [r2, #8]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1fc      	bne.n	8006e38 <ai_platform_network_post_init+0x208>
 8006e3e:	490e      	ldr	r1, [pc, #56]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006e40:	4b0e      	ldr	r3, [pc, #56]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006e42:	6011      	str	r1, [r2, #0]
 8006e44:	6812      	ldr	r2, [r2, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d097      	beq.n	8006d7a <ai_platform_network_post_init+0x14a>
 8006e4a:	e7fe      	b.n	8006e4a <ai_platform_network_post_init+0x21a>
 8006e4c:	4a09      	ldr	r2, [pc, #36]	; (8006e74 <ai_platform_network_post_init+0x244>)
 8006e4e:	2301      	movs	r3, #1
 8006e50:	6093      	str	r3, [r2, #8]
 8006e52:	6893      	ldr	r3, [r2, #8]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d1fc      	bne.n	8006e52 <ai_platform_network_post_init+0x222>
 8006e58:	4907      	ldr	r1, [pc, #28]	; (8006e78 <ai_platform_network_post_init+0x248>)
 8006e5a:	4b08      	ldr	r3, [pc, #32]	; (8006e7c <ai_platform_network_post_init+0x24c>)
 8006e5c:	6011      	str	r1, [r2, #0]
 8006e5e:	6812      	ldr	r2, [r2, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	f43f af1b 	beq.w	8006c9c <ai_platform_network_post_init+0x6c>
 8006e66:	e7fe      	b.n	8006e66 <ai_platform_network_post_init+0x236>
 8006e68:	a1c00100 	.word	0xa1c00100
 8006e6c:	e0042000 	.word	0xe0042000
 8006e70:	5c001000 	.word	0x5c001000
 8006e74:	40023000 	.word	0x40023000
 8006e78:	f407a5c2 	.word	0xf407a5c2
 8006e7c:	b5e8b5cd 	.word	0xb5e8b5cd
 8006e80:	58024000 	.word	0x58024000

08006e84 <ai_platform_network_process>:
 8006e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e88:	b085      	sub	sp, #20
 8006e8a:	460e      	mov	r6, r1
 8006e8c:	4605      	mov	r5, r0
 8006e8e:	9201      	str	r2, [sp, #4]
 8006e90:	b120      	cbz	r0, 8006e9c <ai_platform_network_process+0x18>
 8006e92:	4b24      	ldr	r3, [pc, #144]	; (8006f24 <ai_platform_network_process+0xa0>)
 8006e94:	6802      	ldr	r2, [r0, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	bf18      	it	ne
 8006e9a:	2500      	movne	r5, #0
 8006e9c:	f7fe fe5e 	bl	8005b5c <_ai_platform_acquire_crc>
 8006ea0:	4b21      	ldr	r3, [pc, #132]	; (8006f28 <ai_platform_network_process+0xa4>)
 8006ea2:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006eac:	185a      	adds	r2, r3, r1
 8006eae:	2a01      	cmp	r2, #1
 8006eb0:	d92b      	bls.n	8006f0a <ai_platform_network_process+0x86>
 8006eb2:	f240 4249 	movw	r2, #1097	; 0x449
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d027      	beq.n	8006f0a <ai_platform_network_process+0x86>
 8006eba:	4a1c      	ldr	r2, [pc, #112]	; (8006f2c <ai_platform_network_process+0xa8>)
 8006ebc:	6813      	ldr	r3, [r2, #0]
 8006ebe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ec2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006ec6:	d039      	beq.n	8006f3c <ai_platform_network_process+0xb8>
 8006ec8:	6813      	ldr	r3, [r2, #0]
 8006eca:	f240 4183 	movw	r1, #1155	; 0x483
 8006ece:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ed2:	428b      	cmp	r3, r1
 8006ed4:	f000 819c 	beq.w	8007210 <ai_platform_network_process+0x38c>
 8006ed8:	6813      	ldr	r3, [r2, #0]
 8006eda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ede:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006ee2:	f000 8179 	beq.w	80071d8 <ai_platform_network_process+0x354>
 8006ee6:	6813      	ldr	r3, [r2, #0]
 8006ee8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d136      	bne.n	8006f5e <ai_platform_network_process+0xda>
 8006ef0:	4a0f      	ldr	r2, [pc, #60]	; (8006f30 <ai_platform_network_process+0xac>)
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	6093      	str	r3, [r2, #8]
 8006ef6:	6893      	ldr	r3, [r2, #8]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1fc      	bne.n	8006ef6 <ai_platform_network_process+0x72>
 8006efc:	4b0d      	ldr	r3, [pc, #52]	; (8006f34 <ai_platform_network_process+0xb0>)
 8006efe:	6013      	str	r3, [r2, #0]
 8006f00:	4b0d      	ldr	r3, [pc, #52]	; (8006f38 <ai_platform_network_process+0xb4>)
 8006f02:	6812      	ldr	r2, [r2, #0]
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d02a      	beq.n	8006f5e <ai_platform_network_process+0xda>
 8006f08:	e7fe      	b.n	8006f08 <ai_platform_network_process+0x84>
 8006f0a:	4a09      	ldr	r2, [pc, #36]	; (8006f30 <ai_platform_network_process+0xac>)
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	6093      	str	r3, [r2, #8]
 8006f10:	6893      	ldr	r3, [r2, #8]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1fc      	bne.n	8006f10 <ai_platform_network_process+0x8c>
 8006f16:	4b07      	ldr	r3, [pc, #28]	; (8006f34 <ai_platform_network_process+0xb0>)
 8006f18:	6013      	str	r3, [r2, #0]
 8006f1a:	4b07      	ldr	r3, [pc, #28]	; (8006f38 <ai_platform_network_process+0xb4>)
 8006f1c:	6812      	ldr	r2, [r2, #0]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d01d      	beq.n	8006f5e <ai_platform_network_process+0xda>
 8006f22:	e7fe      	b.n	8006f22 <ai_platform_network_process+0x9e>
 8006f24:	a1c00100 	.word	0xa1c00100
 8006f28:	e0042000 	.word	0xe0042000
 8006f2c:	5c001000 	.word	0x5c001000
 8006f30:	40023000 	.word	0x40023000
 8006f34:	f407a5c2 	.word	0xf407a5c2
 8006f38:	b5e8b5cd 	.word	0xb5e8b5cd
 8006f3c:	4ab0      	ldr	r2, [pc, #704]	; (8007200 <ai_platform_network_process+0x37c>)
 8006f3e:	2301      	movs	r3, #1
 8006f40:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006f44:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1fb      	bne.n	8006f44 <ai_platform_network_process+0xc0>
 8006f4c:	4bad      	ldr	r3, [pc, #692]	; (8007204 <ai_platform_network_process+0x380>)
 8006f4e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006f52:	4bad      	ldr	r3, [pc, #692]	; (8007208 <ai_platform_network_process+0x384>)
 8006f54:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	f040 812b 	bne.w	80071b4 <ai_platform_network_process+0x330>
 8006f5e:	f7fe fdff 	bl	8005b60 <_ai_platform_release_crc>
 8006f62:	2d00      	cmp	r5, #0
 8006f64:	f000 8172 	beq.w	800724c <ai_platform_network_process+0x3c8>
 8006f68:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f000 8123 	beq.w	80071b6 <ai_platform_network_process+0x332>
 8006f70:	68eb      	ldr	r3, [r5, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8006f78:	f003 0303 	and.w	r3, r3, #3
 8006f7c:	616a      	str	r2, [r5, #20]
 8006f7e:	2b03      	cmp	r3, #3
 8006f80:	f040 811f 	bne.w	80071c2 <ai_platform_network_process+0x33e>
 8006f84:	2e00      	cmp	r6, #0
 8006f86:	f000 8156 	beq.w	8007236 <ai_platform_network_process+0x3b2>
 8006f8a:	fab8 f788 	clz	r7, r8
 8006f8e:	097f      	lsrs	r7, r7, #5
 8006f90:	f1b8 0f00 	cmp.w	r8, #0
 8006f94:	f000 814f 	beq.w	8007236 <ai_platform_network_process+0x3b2>
 8006f98:	f8b8 3000 	ldrh.w	r3, [r8]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	f000 814a 	beq.w	8007236 <ai_platform_network_process+0x3b2>
 8006fa2:	69b3      	ldr	r3, [r6, #24]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	e9cd 3502 	strd	r3, r5, [sp, #8]
 8006faa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d072      	beq.n	8007098 <ai_platform_network_process+0x214>
 8006fb2:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8006fb6:	2c00      	cmp	r4, #0
 8006fb8:	d06e      	beq.n	8007098 <ai_platform_network_process+0x214>
 8006fba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006fbe:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8006fc2:	f8d3 a000 	ldr.w	sl, [r3]
 8006fc6:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 8006fca:	f000 8133 	beq.w	8007234 <ai_platform_network_process+0x3b0>
 8006fce:	69a3      	ldr	r3, [r4, #24]
 8006fd0:	2101      	movs	r1, #1
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	685d      	ldr	r5, [r3, #4]
 8006fd6:	f7fe fd73 	bl	8005ac0 <ai_buffer_get_size>
 8006fda:	4285      	cmp	r5, r0
 8006fdc:	f0c0 8138 	bcc.w	8007250 <ai_platform_network_process+0x3cc>
 8006fe0:	68e0      	ldr	r0, [r4, #12]
 8006fe2:	69b1      	ldr	r1, [r6, #24]
 8006fe4:	68c2      	ldr	r2, [r0, #12]
 8006fe6:	68cb      	ldr	r3, [r1, #12]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	f040 8131 	bne.w	8007250 <ai_platform_network_process+0x3cc>
 8006fee:	6882      	ldr	r2, [r0, #8]
 8006ff0:	688b      	ldr	r3, [r1, #8]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	f040 812c 	bne.w	8007250 <ai_platform_network_process+0x3cc>
 8006ff8:	6842      	ldr	r2, [r0, #4]
 8006ffa:	684b      	ldr	r3, [r1, #4]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	f040 8127 	bne.w	8007250 <ai_platform_network_process+0x3cc>
 8007002:	69a3      	ldr	r3, [r4, #24]
 8007004:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007008:	f005 fba8 	bl	800c75c <ai_array_get_data_byte_size>
 800700c:	4605      	mov	r5, r0
 800700e:	4620      	mov	r0, r4
 8007010:	f005 fafa 	bl	800c608 <get_tensor_byte_size>
 8007014:	4285      	cmp	r5, r0
 8007016:	f0c0 811b 	bcc.w	8007250 <ai_platform_network_process+0x3cc>
 800701a:	69a3      	ldr	r3, [r4, #24]
 800701c:	6818      	ldr	r0, [r3, #0]
 800701e:	f005 fb09 	bl	800c634 <ai_array_to_buffer_fmt>
 8007022:	6833      	ldr	r3, [r6, #0]
 8007024:	4058      	eors	r0, r3
 8007026:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 800702a:	f040 81ca 	bne.w	80073c2 <ai_platform_network_process+0x53e>
 800702e:	6873      	ldr	r3, [r6, #4]
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 81bd 	beq.w	80073b0 <ai_platform_network_process+0x52c>
 8007036:	69b3      	ldr	r3, [r6, #24]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 81ca 	beq.w	80073d4 <ai_platform_network_process+0x550>
 8007040:	9a02      	ldr	r2, [sp, #8]
 8007042:	4620      	mov	r0, r4
 8007044:	3701      	adds	r7, #1
 8007046:	361c      	adds	r6, #28
 8007048:	429a      	cmp	r2, r3
 800704a:	bf38      	it	cc
 800704c:	461a      	movcc	r2, r3
 800704e:	9202      	str	r2, [sp, #8]
 8007050:	f005 fada 	bl	800c608 <get_tensor_byte_size>
 8007054:	f8c9 0008 	str.w	r0, [r9, #8]
 8007058:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	fb00 f303 	mul.w	r3, r0, r3
 8007062:	f8c9 300c 	str.w	r3, [r9, #12]
 8007066:	f856 1c18 	ldr.w	r1, [r6, #-24]
 800706a:	440b      	add	r3, r1
 800706c:	f8c9 1004 	str.w	r1, [r9, #4]
 8007070:	f84a 300b 	str.w	r3, [sl, fp]
 8007074:	69a0      	ldr	r0, [r4, #24]
 8007076:	6803      	ldr	r3, [r0, #0]
 8007078:	009a      	lsls	r2, r3, #2
 800707a:	f100 80bb 	bmi.w	80071f4 <ai_platform_network_process+0x370>
 800707e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8007082:	1a9b      	subs	r3, r3, r2
 8007084:	4419      	add	r1, r3
 8007086:	6081      	str	r1, [r0, #8]
 8007088:	69a3      	ldr	r3, [r4, #24]
 800708a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800708e:	60da      	str	r2, [r3, #12]
 8007090:	f8b8 3000 	ldrh.w	r3, [r8]
 8007094:	42bb      	cmp	r3, r7
 8007096:	d888      	bhi.n	8006faa <ai_platform_network_process+0x126>
 8007098:	9d03      	ldr	r5, [sp, #12]
 800709a:	9b01      	ldr	r3, [sp, #4]
 800709c:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f000 81a1 	beq.w	80073e6 <ai_platform_network_process+0x562>
 80070a4:	2a01      	cmp	r2, #1
 80070a6:	f240 817b 	bls.w	80073a0 <ai_platform_network_process+0x51c>
 80070aa:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 80070ae:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f000 8174 	beq.w	80073a0 <ai_platform_network_process+0x51c>
 80070b8:	9e01      	ldr	r6, [sp, #4]
 80070ba:	2700      	movs	r7, #0
 80070bc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	f000 80d3 	beq.w	800726c <ai_platform_network_process+0x3e8>
 80070c6:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 80070ca:	2c00      	cmp	r4, #0
 80070cc:	f000 80ce 	beq.w	800726c <ai_platform_network_process+0x3e8>
 80070d0:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80070d4:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80070d8:	f8d3 8000 	ldr.w	r8, [r3]
 80070dc:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 80070e0:	f000 819f 	beq.w	8007422 <ai_platform_network_process+0x59e>
 80070e4:	69a3      	ldr	r3, [r4, #24]
 80070e6:	2101      	movs	r1, #1
 80070e8:	4630      	mov	r0, r6
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	9301      	str	r3, [sp, #4]
 80070ee:	f7fe fce7 	bl	8005ac0 <ai_buffer_get_size>
 80070f2:	9b01      	ldr	r3, [sp, #4]
 80070f4:	4283      	cmp	r3, r0
 80070f6:	f0c0 8153 	bcc.w	80073a0 <ai_platform_network_process+0x51c>
 80070fa:	68e0      	ldr	r0, [r4, #12]
 80070fc:	69b1      	ldr	r1, [r6, #24]
 80070fe:	68c2      	ldr	r2, [r0, #12]
 8007100:	68cb      	ldr	r3, [r1, #12]
 8007102:	429a      	cmp	r2, r3
 8007104:	f040 814c 	bne.w	80073a0 <ai_platform_network_process+0x51c>
 8007108:	6882      	ldr	r2, [r0, #8]
 800710a:	688b      	ldr	r3, [r1, #8]
 800710c:	429a      	cmp	r2, r3
 800710e:	f040 8147 	bne.w	80073a0 <ai_platform_network_process+0x51c>
 8007112:	6842      	ldr	r2, [r0, #4]
 8007114:	684b      	ldr	r3, [r1, #4]
 8007116:	429a      	cmp	r2, r3
 8007118:	f040 8142 	bne.w	80073a0 <ai_platform_network_process+0x51c>
 800711c:	69a3      	ldr	r3, [r4, #24]
 800711e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007122:	f005 fb1b 	bl	800c75c <ai_array_get_data_byte_size>
 8007126:	9001      	str	r0, [sp, #4]
 8007128:	4620      	mov	r0, r4
 800712a:	f005 fa6d 	bl	800c608 <get_tensor_byte_size>
 800712e:	9b01      	ldr	r3, [sp, #4]
 8007130:	4283      	cmp	r3, r0
 8007132:	f0c0 8135 	bcc.w	80073a0 <ai_platform_network_process+0x51c>
 8007136:	69a3      	ldr	r3, [r4, #24]
 8007138:	6818      	ldr	r0, [r3, #0]
 800713a:	f005 fa7b 	bl	800c634 <ai_array_to_buffer_fmt>
 800713e:	6833      	ldr	r3, [r6, #0]
 8007140:	4058      	eors	r0, r3
 8007142:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8007146:	f040 815c 	bne.w	8007402 <ai_platform_network_process+0x57e>
 800714a:	6873      	ldr	r3, [r6, #4]
 800714c:	2b00      	cmp	r3, #0
 800714e:	f000 8150 	beq.w	80073f2 <ai_platform_network_process+0x56e>
 8007152:	69b3      	ldr	r3, [r6, #24]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 815b 	beq.w	8007412 <ai_platform_network_process+0x58e>
 800715c:	9a02      	ldr	r2, [sp, #8]
 800715e:	4620      	mov	r0, r4
 8007160:	3701      	adds	r7, #1
 8007162:	361c      	adds	r6, #28
 8007164:	429a      	cmp	r2, r3
 8007166:	bf38      	it	cc
 8007168:	461a      	movcc	r2, r3
 800716a:	9202      	str	r2, [sp, #8]
 800716c:	f005 fa4c 	bl	800c608 <get_tensor_byte_size>
 8007170:	f8ca 0008 	str.w	r0, [sl, #8]
 8007174:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	fb00 f303 	mul.w	r3, r0, r3
 800717e:	f8ca 300c 	str.w	r3, [sl, #12]
 8007182:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8007186:	440b      	add	r3, r1
 8007188:	f8ca 1004 	str.w	r1, [sl, #4]
 800718c:	f848 300b 	str.w	r3, [r8, fp]
 8007190:	69a0      	ldr	r0, [r4, #24]
 8007192:	6803      	ldr	r3, [r0, #0]
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	d464      	bmi.n	8007262 <ai_platform_network_process+0x3de>
 8007198:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800719c:	1a9b      	subs	r3, r3, r2
 800719e:	4419      	add	r1, r3
 80071a0:	6081      	str	r1, [r0, #8]
 80071a2:	69a3      	ldr	r3, [r4, #24]
 80071a4:	f8da 2004 	ldr.w	r2, [sl, #4]
 80071a8:	60da      	str	r2, [r3, #12]
 80071aa:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80071ae:	429f      	cmp	r7, r3
 80071b0:	d384      	bcc.n	80070bc <ai_platform_network_process+0x238>
 80071b2:	e05b      	b.n	800726c <ai_platform_network_process+0x3e8>
 80071b4:	e7fe      	b.n	80071b4 <ai_platform_network_process+0x330>
 80071b6:	68ea      	ldr	r2, [r5, #12]
 80071b8:	616b      	str	r3, [r5, #20]
 80071ba:	f002 0203 	and.w	r2, r2, #3
 80071be:	2a03      	cmp	r2, #3
 80071c0:	d039      	beq.n	8007236 <ai_platform_network_process+0x3b2>
 80071c2:	2230      	movs	r2, #48	; 0x30
 80071c4:	2111      	movs	r1, #17
 80071c6:	f105 0010 	add.w	r0, r5, #16
 80071ca:	2400      	movs	r4, #0
 80071cc:	f000 f940 	bl	8007450 <core_set_error>
 80071d0:	4620      	mov	r0, r4
 80071d2:	b005      	add	sp, #20
 80071d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071d8:	4a0c      	ldr	r2, [pc, #48]	; (800720c <ai_platform_network_process+0x388>)
 80071da:	2301      	movs	r3, #1
 80071dc:	6093      	str	r3, [r2, #8]
 80071de:	6893      	ldr	r3, [r2, #8]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1fc      	bne.n	80071de <ai_platform_network_process+0x35a>
 80071e4:	4b07      	ldr	r3, [pc, #28]	; (8007204 <ai_platform_network_process+0x380>)
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	4b07      	ldr	r3, [pc, #28]	; (8007208 <ai_platform_network_process+0x384>)
 80071ea:	6812      	ldr	r2, [r2, #0]
 80071ec:	429a      	cmp	r2, r3
 80071ee:	f43f aeb6 	beq.w	8006f5e <ai_platform_network_process+0xda>
 80071f2:	e7fe      	b.n	80071f2 <ai_platform_network_process+0x36e>
 80071f4:	f8b8 3000 	ldrh.w	r3, [r8]
 80071f8:	429f      	cmp	r7, r3
 80071fa:	f4ff aed6 	bcc.w	8006faa <ai_platform_network_process+0x126>
 80071fe:	e74b      	b.n	8007098 <ai_platform_network_process+0x214>
 8007200:	58024000 	.word	0x58024000
 8007204:	f407a5c2 	.word	0xf407a5c2
 8007208:	b5e8b5cd 	.word	0xb5e8b5cd
 800720c:	40023000 	.word	0x40023000
 8007210:	4a88      	ldr	r2, [pc, #544]	; (8007434 <ai_platform_network_process+0x5b0>)
 8007212:	2301      	movs	r3, #1
 8007214:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007218:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1fb      	bne.n	8007218 <ai_platform_network_process+0x394>
 8007220:	4b85      	ldr	r3, [pc, #532]	; (8007438 <ai_platform_network_process+0x5b4>)
 8007222:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007226:	4b85      	ldr	r3, [pc, #532]	; (800743c <ai_platform_network_process+0x5b8>)
 8007228:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800722c:	429a      	cmp	r2, r3
 800722e:	f43f ae96 	beq.w	8006f5e <ai_platform_network_process+0xda>
 8007232:	e7fe      	b.n	8007232 <ai_platform_network_process+0x3ae>
 8007234:	9d03      	ldr	r5, [sp, #12]
 8007236:	2400      	movs	r4, #0
 8007238:	2217      	movs	r2, #23
 800723a:	2112      	movs	r1, #18
 800723c:	f105 0010 	add.w	r0, r5, #16
 8007240:	f000 f906 	bl	8007450 <core_set_error>
 8007244:	4620      	mov	r0, r4
 8007246:	b005      	add	sp, #20
 8007248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724c:	462c      	mov	r4, r5
 800724e:	e7bf      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007250:	9d03      	ldr	r5, [sp, #12]
 8007252:	2218      	movs	r2, #24
 8007254:	2112      	movs	r1, #18
 8007256:	2400      	movs	r4, #0
 8007258:	f105 0010 	add.w	r0, r5, #16
 800725c:	f000 f8f8 	bl	8007450 <core_set_error>
 8007260:	e7b6      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007262:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8007266:	429f      	cmp	r7, r3
 8007268:	f4ff af28 	bcc.w	80070bc <ai_platform_network_process+0x238>
 800726c:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8007270:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8007272:	82ab      	strh	r3, [r5, #20]
 8007274:	2a00      	cmp	r2, #0
 8007276:	f040 808d 	bne.w	8007394 <ai_platform_network_process+0x510>
 800727a:	4616      	mov	r6, r2
 800727c:	4617      	mov	r7, r2
 800727e:	8aec      	ldrh	r4, [r5, #22]
 8007280:	429c      	cmp	r4, r3
 8007282:	d2a5      	bcs.n	80071d0 <ai_platform_network_process+0x34c>
 8007284:	46ab      	mov	fp, r5
 8007286:	2e00      	cmp	r6, #0
 8007288:	d030      	beq.n	80072ec <ai_platform_network_process+0x468>
 800728a:	f04f 0800 	mov.w	r8, #0
 800728e:	e014      	b.n	80072ba <ai_platform_network_process+0x436>
 8007290:	6882      	ldr	r2, [r0, #8]
 8007292:	68c5      	ldr	r5, [r0, #12]
 8007294:	6863      	ldr	r3, [r4, #4]
 8007296:	1b52      	subs	r2, r2, r5
 8007298:	4413      	add	r3, r2
 800729a:	6083      	str	r3, [r0, #8]
 800729c:	698b      	ldr	r3, [r1, #24]
 800729e:	6862      	ldr	r2, [r4, #4]
 80072a0:	60da      	str	r2, [r3, #12]
 80072a2:	f859 200a 	ldr.w	r2, [r9, sl]
 80072a6:	f108 0801 	add.w	r8, r8, #1
 80072aa:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 80072ae:	440b      	add	r3, r1
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d301      	bcc.n	80072b8 <ai_platform_network_process+0x434>
 80072b4:	68e3      	ldr	r3, [r4, #12]
 80072b6:	1ad3      	subs	r3, r2, r3
 80072b8:	6063      	str	r3, [r4, #4]
 80072ba:	8833      	ldrh	r3, [r6, #0]
 80072bc:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80072c0:	4543      	cmp	r3, r8
 80072c2:	d913      	bls.n	80072ec <ai_platform_network_process+0x468>
 80072c4:	6873      	ldr	r3, [r6, #4]
 80072c6:	b18b      	cbz	r3, 80072ec <ai_platform_network_process+0x468>
 80072c8:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80072cc:	b171      	cbz	r1, 80072ec <ai_platform_network_process+0x468>
 80072ce:	6988      	ldr	r0, [r1, #24]
 80072d0:	68b2      	ldr	r2, [r6, #8]
 80072d2:	6803      	ldr	r3, [r0, #0]
 80072d4:	f8d2 9000 	ldr.w	r9, [r2]
 80072d8:	009d      	lsls	r5, r3, #2
 80072da:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80072de:	d5d7      	bpl.n	8007290 <ai_platform_network_process+0x40c>
 80072e0:	6880      	ldr	r0, [r0, #8]
 80072e2:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 80072e6:	f005 fa7b 	bl	800c7e0 <memcpy>
 80072ea:	e7da      	b.n	80072a2 <ai_platform_network_process+0x41e>
 80072ec:	4658      	mov	r0, fp
 80072ee:	f000 fd45 	bl	8007d7c <ai_layers_forward_all>
 80072f2:	2f00      	cmp	r7, #0
 80072f4:	d03f      	beq.n	8007376 <ai_platform_network_process+0x4f2>
 80072f6:	2400      	movs	r4, #0
 80072f8:	e016      	b.n	8007328 <ai_platform_network_process+0x4a4>
 80072fa:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80072fe:	f859 100a 	ldr.w	r1, [r9, sl]
 8007302:	4413      	add	r3, r2
 8007304:	428b      	cmp	r3, r1
 8007306:	d302      	bcc.n	800730e <ai_platform_network_process+0x48a>
 8007308:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800730c:	1acb      	subs	r3, r1, r3
 800730e:	f8c8 3004 	str.w	r3, [r8, #4]
 8007312:	6981      	ldr	r1, [r0, #24]
 8007314:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8007318:	1b52      	subs	r2, r2, r5
 800731a:	4413      	add	r3, r2
 800731c:	608b      	str	r3, [r1, #8]
 800731e:	6983      	ldr	r3, [r0, #24]
 8007320:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8007324:	60da      	str	r2, [r3, #12]
 8007326:	3401      	adds	r4, #1
 8007328:	883b      	ldrh	r3, [r7, #0]
 800732a:	42a3      	cmp	r3, r4
 800732c:	d923      	bls.n	8007376 <ai_platform_network_process+0x4f2>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	b30b      	cbz	r3, 8007376 <ai_platform_network_process+0x4f2>
 8007332:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007336:	b1f0      	cbz	r0, 8007376 <ai_platform_network_process+0x4f2>
 8007338:	68ba      	ldr	r2, [r7, #8]
 800733a:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800733e:	6983      	ldr	r3, [r0, #24]
 8007340:	f8d2 9000 	ldr.w	r9, [r2]
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800734a:	0092      	lsls	r2, r2, #2
 800734c:	d5d5      	bpl.n	80072fa <ai_platform_network_process+0x476>
 800734e:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8007352:	6899      	ldr	r1, [r3, #8]
 8007354:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007358:	f005 fa42 	bl	800c7e0 <memcpy>
 800735c:	f859 200a 	ldr.w	r2, [r9, sl]
 8007360:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8007364:	440b      	add	r3, r1
 8007366:	4293      	cmp	r3, r2
 8007368:	d302      	bcc.n	8007370 <ai_platform_network_process+0x4ec>
 800736a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	f8c8 3004 	str.w	r3, [r8, #4]
 8007374:	e7d7      	b.n	8007326 <ai_platform_network_process+0x4a2>
 8007376:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800737a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800737e:	3401      	adds	r4, #1
 8007380:	b2a4      	uxth	r4, r4
 8007382:	42a3      	cmp	r3, r4
 8007384:	f8ab 4016 	strh.w	r4, [fp, #22]
 8007388:	f63f af7d 	bhi.w	8007286 <ai_platform_network_process+0x402>
 800738c:	4620      	mov	r0, r4
 800738e:	b005      	add	sp, #20
 8007390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007394:	2a01      	cmp	r2, #1
 8007396:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8007398:	d029      	beq.n	80073ee <ai_platform_network_process+0x56a>
 800739a:	f106 070c 	add.w	r7, r6, #12
 800739e:	e76e      	b.n	800727e <ai_platform_network_process+0x3fa>
 80073a0:	2218      	movs	r2, #24
 80073a2:	2113      	movs	r1, #19
 80073a4:	f105 0010 	add.w	r0, r5, #16
 80073a8:	2400      	movs	r4, #0
 80073aa:	f000 f851 	bl	8007450 <core_set_error>
 80073ae:	e70f      	b.n	80071d0 <ai_platform_network_process+0x34c>
 80073b0:	9d03      	ldr	r5, [sp, #12]
 80073b2:	4604      	mov	r4, r0
 80073b4:	2217      	movs	r2, #23
 80073b6:	2112      	movs	r1, #18
 80073b8:	f105 0010 	add.w	r0, r5, #16
 80073bc:	f000 f848 	bl	8007450 <core_set_error>
 80073c0:	e706      	b.n	80071d0 <ai_platform_network_process+0x34c>
 80073c2:	9d03      	ldr	r5, [sp, #12]
 80073c4:	2219      	movs	r2, #25
 80073c6:	2112      	movs	r1, #18
 80073c8:	2400      	movs	r4, #0
 80073ca:	f105 0010 	add.w	r0, r5, #16
 80073ce:	f000 f83f 	bl	8007450 <core_set_error>
 80073d2:	e6fd      	b.n	80071d0 <ai_platform_network_process+0x34c>
 80073d4:	9d03      	ldr	r5, [sp, #12]
 80073d6:	4604      	mov	r4, r0
 80073d8:	2221      	movs	r2, #33	; 0x21
 80073da:	2112      	movs	r1, #18
 80073dc:	f105 0010 	add.w	r0, r5, #16
 80073e0:	f000 f836 	bl	8007450 <core_set_error>
 80073e4:	e6f4      	b.n	80071d0 <ai_platform_network_process+0x34c>
 80073e6:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80073ea:	82ab      	strh	r3, [r5, #20]
 80073ec:	e742      	b.n	8007274 <ai_platform_network_process+0x3f0>
 80073ee:	2700      	movs	r7, #0
 80073f0:	e745      	b.n	800727e <ai_platform_network_process+0x3fa>
 80073f2:	4604      	mov	r4, r0
 80073f4:	2217      	movs	r2, #23
 80073f6:	2113      	movs	r1, #19
 80073f8:	f105 0010 	add.w	r0, r5, #16
 80073fc:	f000 f828 	bl	8007450 <core_set_error>
 8007400:	e6e6      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007402:	2219      	movs	r2, #25
 8007404:	2113      	movs	r1, #19
 8007406:	f105 0010 	add.w	r0, r5, #16
 800740a:	2400      	movs	r4, #0
 800740c:	f000 f820 	bl	8007450 <core_set_error>
 8007410:	e6de      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007412:	4604      	mov	r4, r0
 8007414:	2221      	movs	r2, #33	; 0x21
 8007416:	2113      	movs	r1, #19
 8007418:	f105 0010 	add.w	r0, r5, #16
 800741c:	f000 f818 	bl	8007450 <core_set_error>
 8007420:	e6d6      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007422:	2217      	movs	r2, #23
 8007424:	2113      	movs	r1, #19
 8007426:	f105 0010 	add.w	r0, r5, #16
 800742a:	4654      	mov	r4, sl
 800742c:	f000 f810 	bl	8007450 <core_set_error>
 8007430:	e6ce      	b.n	80071d0 <ai_platform_network_process+0x34c>
 8007432:	bf00      	nop
 8007434:	58024000 	.word	0x58024000
 8007438:	f407a5c2 	.word	0xf407a5c2
 800743c:	b5e8b5cd 	.word	0xb5e8b5cd

08007440 <core_init>:
 8007440:	2001      	movs	r0, #1
 8007442:	4770      	bx	lr

08007444 <core_get_error>:
 8007444:	4603      	mov	r3, r0
 8007446:	2200      	movs	r2, #0
 8007448:	6800      	ldr	r0, [r0, #0]
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop

08007450 <core_set_error>:
 8007450:	4603      	mov	r3, r0
 8007452:	7800      	ldrb	r0, [r0, #0]
 8007454:	b108      	cbz	r0, 800745a <core_set_error+0xa>
 8007456:	2000      	movs	r0, #0
 8007458:	4770      	bx	lr
 800745a:	7019      	strb	r1, [r3, #0]
 800745c:	2001      	movs	r0, #1
 800745e:	6819      	ldr	r1, [r3, #0]
 8007460:	f362 211f 	bfi	r1, r2, #8, #24
 8007464:	6019      	str	r1, [r3, #0]
 8007466:	4770      	bx	lr

08007468 <func_dummy>:
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop

0800746c <forward_conv2d_integer_SSSA>:
 800746c:	6983      	ldr	r3, [r0, #24]
 800746e:	881a      	ldrh	r2, [r3, #0]
 8007470:	2a00      	cmp	r2, #0
 8007472:	f000 812d 	beq.w	80076d0 <forward_conv2d_integer_SSSA+0x264>
 8007476:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800747a:	685d      	ldr	r5, [r3, #4]
 800747c:	b0ad      	sub	sp, #180	; 0xb4
 800747e:	686c      	ldr	r4, [r5, #4]
 8007480:	b104      	cbz	r4, 8007484 <forward_conv2d_integer_SSSA+0x18>
 8007482:	6824      	ldr	r4, [r4, #0]
 8007484:	2a01      	cmp	r2, #1
 8007486:	f000 82a2 	beq.w	80079ce <forward_conv2d_integer_SSSA+0x562>
 800748a:	692b      	ldr	r3, [r5, #16]
 800748c:	9323      	str	r3, [sp, #140]	; 0x8c
 800748e:	b10b      	cbz	r3, 8007494 <forward_conv2d_integer_SSSA+0x28>
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	9323      	str	r3, [sp, #140]	; 0x8c
 8007494:	2a02      	cmp	r2, #2
 8007496:	f000 8118 	beq.w	80076ca <forward_conv2d_integer_SSSA+0x25e>
 800749a:	69eb      	ldr	r3, [r5, #28]
 800749c:	2b00      	cmp	r3, #0
 800749e:	f000 8245 	beq.w	800792c <forward_conv2d_integer_SSSA+0x4c0>
 80074a2:	8b2e      	ldrh	r6, [r5, #24]
 80074a4:	6819      	ldr	r1, [r3, #0]
 80074a6:	2e01      	cmp	r6, #1
 80074a8:	f200 8114 	bhi.w	80076d4 <forward_conv2d_integer_SSSA+0x268>
 80074ac:	2600      	movs	r6, #0
 80074ae:	2a03      	cmp	r2, #3
 80074b0:	f000 8290 	beq.w	80079d4 <forward_conv2d_integer_SSSA+0x568>
 80074b4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	f000 828f 	beq.w	80079da <forward_conv2d_integer_SSSA+0x56e>
 80074bc:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80074be:	6817      	ldr	r7, [r2, #0]
 80074c0:	9527      	str	r5, [sp, #156]	; 0x9c
 80074c2:	9722      	str	r7, [sp, #136]	; 0x88
 80074c4:	2d00      	cmp	r5, #0
 80074c6:	f000 8225 	beq.w	8007914 <forward_conv2d_integer_SSSA+0x4a8>
 80074ca:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80074ce:	68e7      	ldr	r7, [r4, #12]
 80074d0:	69b2      	ldr	r2, [r6, #24]
 80074d2:	687d      	ldr	r5, [r7, #4]
 80074d4:	6892      	ldr	r2, [r2, #8]
 80074d6:	9520      	str	r5, [sp, #128]	; 0x80
 80074d8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80074da:	921b      	str	r2, [sp, #108]	; 0x6c
 80074dc:	69ad      	ldr	r5, [r5, #24]
 80074de:	f8d9 200c 	ldr.w	r2, [r9, #12]
 80074e2:	68ad      	ldr	r5, [r5, #8]
 80074e4:	f8d2 a004 	ldr.w	sl, [r2, #4]
 80074e8:	951e      	str	r5, [sp, #120]	; 0x78
 80074ea:	fa1f f58a 	uxth.w	r5, sl
 80074ee:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80074f0:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80074f4:	9518      	str	r5, [sp, #96]	; 0x60
 80074f6:	68d5      	ldr	r5, [r2, #12]
 80074f8:	6892      	ldr	r2, [r2, #8]
 80074fa:	f8bd b080 	ldrh.w	fp, [sp, #128]	; 0x80
 80074fe:	9221      	str	r2, [sp, #132]	; 0x84
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	951f      	str	r5, [sp, #124]	; 0x7c
 8007504:	9224      	str	r2, [sp, #144]	; 0x90
 8007506:	68ba      	ldr	r2, [r7, #8]
 8007508:	9226      	str	r2, [sp, #152]	; 0x98
 800750a:	8d02      	ldrh	r2, [r0, #40]	; 0x28
 800750c:	9213      	str	r2, [sp, #76]	; 0x4c
 800750e:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
 8007510:	9215      	str	r2, [sp, #84]	; 0x54
 8007512:	8832      	ldrh	r2, [r6, #0]
 8007514:	9216      	str	r2, [sp, #88]	; 0x58
 8007516:	88b2      	ldrh	r2, [r6, #4]
 8007518:	9214      	str	r2, [sp, #80]	; 0x50
 800751a:	f8dc 2008 	ldr.w	r2, [ip, #8]
 800751e:	69c6      	ldr	r6, [r0, #28]
 8007520:	921d      	str	r2, [sp, #116]	; 0x74
 8007522:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8007526:	9219      	str	r2, [sp, #100]	; 0x64
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 81df 	beq.w	80078ec <forward_conv2d_integer_SSSA+0x480>
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 81db 	beq.w	80078ec <forward_conv2d_integer_SSSA+0x480>
 8007536:	699a      	ldr	r2, [r3, #24]
 8007538:	2a00      	cmp	r2, #0
 800753a:	bf08      	it	eq
 800753c:	4613      	moveq	r3, r2
 800753e:	9325      	str	r3, [sp, #148]	; 0x94
 8007540:	6827      	ldr	r7, [r4, #0]
 8007542:	f8d9 2000 	ldr.w	r2, [r9]
 8007546:	680b      	ldr	r3, [r1, #0]
 8007548:	2f00      	cmp	r7, #0
 800754a:	f000 81c8 	beq.w	80078de <forward_conv2d_integer_SSSA+0x472>
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	2800      	cmp	r0, #0
 8007552:	f000 81c4 	beq.w	80078de <forward_conv2d_integer_SSSA+0x472>
 8007556:	887d      	ldrh	r5, [r7, #2]
 8007558:	2d00      	cmp	r5, #0
 800755a:	f000 81c0 	beq.w	80078de <forward_conv2d_integer_SSSA+0x472>
 800755e:	6800      	ldr	r0, [r0, #0]
 8007560:	edd0 7a00 	vldr	s15, [r0]
 8007564:	2a00      	cmp	r2, #0
 8007566:	f000 81ab 	beq.w	80078c0 <forward_conv2d_integer_SSSA+0x454>
 800756a:	6850      	ldr	r0, [r2, #4]
 800756c:	2800      	cmp	r0, #0
 800756e:	f000 81a7 	beq.w	80078c0 <forward_conv2d_integer_SSSA+0x454>
 8007572:	8855      	ldrh	r5, [r2, #2]
 8007574:	2d00      	cmp	r5, #0
 8007576:	f000 81a3 	beq.w	80078c0 <forward_conv2d_integer_SSSA+0x454>
 800757a:	6800      	ldr	r0, [r0, #0]
 800757c:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800757e:	ed90 0a00 	vldr	s0, [r0]
 8007582:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007584:	42a8      	cmp	r0, r5
 8007586:	f040 81a2 	bne.w	80078ce <forward_conv2d_integer_SSSA+0x462>
 800758a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800758c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800758e:	42a8      	cmp	r0, r5
 8007590:	f040 819d 	bne.w	80078ce <forward_conv2d_integer_SSSA+0x462>
 8007594:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007596:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007598:	42a8      	cmp	r0, r5
 800759a:	f040 8198 	bne.w	80078ce <forward_conv2d_integer_SSSA+0x462>
 800759e:	9824      	ldr	r0, [sp, #144]	; 0x90
 80075a0:	9d26      	ldr	r5, [sp, #152]	; 0x98
 80075a2:	42a8      	cmp	r0, r5
 80075a4:	f040 8193 	bne.w	80078ce <forward_conv2d_integer_SSSA+0x462>
 80075a8:	981f      	ldr	r0, [sp, #124]	; 0x7c
 80075aa:	9d21      	ldr	r5, [sp, #132]	; 0x84
 80075ac:	42a8      	cmp	r0, r5
 80075ae:	bf08      	it	eq
 80075b0:	f1bb 0f03 	cmpeq.w	fp, #3
 80075b4:	9819      	ldr	r0, [sp, #100]	; 0x64
 80075b6:	bf0c      	ite	eq
 80075b8:	f04f 0c01 	moveq.w	ip, #1
 80075bc:	f04f 0c00 	movne.w	ip, #0
 80075c0:	2801      	cmp	r0, #1
 80075c2:	f040 818a 	bne.w	80078da <forward_conv2d_integer_SSSA+0x46e>
 80075c6:	981d      	ldr	r0, [sp, #116]	; 0x74
 80075c8:	2801      	cmp	r0, #1
 80075ca:	f040 8186 	bne.w	80078da <forward_conv2d_integer_SSSA+0x46e>
 80075ce:	9816      	ldr	r0, [sp, #88]	; 0x58
 80075d0:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80075d2:	4328      	orrs	r0, r5
 80075d4:	f040 8181 	bne.w	80078da <forward_conv2d_integer_SSSA+0x46e>
 80075d8:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80075da:	9d15      	ldr	r5, [sp, #84]	; 0x54
 80075dc:	2801      	cmp	r0, #1
 80075de:	bf08      	it	eq
 80075e0:	2d01      	cmpeq	r5, #1
 80075e2:	bf0c      	ite	eq
 80075e4:	2001      	moveq	r0, #1
 80075e6:	2000      	movne	r0, #0
 80075e8:	6989      	ldr	r1, [r1, #24]
 80075ea:	69a4      	ldr	r4, [r4, #24]
 80075ec:	6889      	ldr	r1, [r1, #8]
 80075ee:	68a4      	ldr	r4, [r4, #8]
 80075f0:	911a      	str	r1, [sp, #104]	; 0x68
 80075f2:	f8d9 1018 	ldr.w	r1, [r9, #24]
 80075f6:	688d      	ldr	r5, [r1, #8]
 80075f8:	2f00      	cmp	r7, #0
 80075fa:	f000 8175 	beq.w	80078e8 <forward_conv2d_integer_SSSA+0x47c>
 80075fe:	6879      	ldr	r1, [r7, #4]
 8007600:	2900      	cmp	r1, #0
 8007602:	f000 8185 	beq.w	8007910 <forward_conv2d_integer_SSSA+0x4a4>
 8007606:	887f      	ldrh	r7, [r7, #2]
 8007608:	2f00      	cmp	r7, #0
 800760a:	f000 816d 	beq.w	80078e8 <forward_conv2d_integer_SSSA+0x47c>
 800760e:	6849      	ldr	r1, [r1, #4]
 8007610:	f991 1000 	ldrsb.w	r1, [r1]
 8007614:	9117      	str	r1, [sp, #92]	; 0x5c
 8007616:	2a00      	cmp	r2, #0
 8007618:	f000 8164 	beq.w	80078e4 <forward_conv2d_integer_SSSA+0x478>
 800761c:	6851      	ldr	r1, [r2, #4]
 800761e:	2900      	cmp	r1, #0
 8007620:	f000 8174 	beq.w	800790c <forward_conv2d_integer_SSSA+0x4a0>
 8007624:	8852      	ldrh	r2, [r2, #2]
 8007626:	2a00      	cmp	r2, #0
 8007628:	f000 815c 	beq.w	80078e4 <forward_conv2d_integer_SSSA+0x478>
 800762c:	684a      	ldr	r2, [r1, #4]
 800762e:	f992 2000 	ldrsb.w	r2, [r2]
 8007632:	921c      	str	r2, [sp, #112]	; 0x70
 8007634:	b113      	cbz	r3, 800763c <forward_conv2d_integer_SSSA+0x1d0>
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	b103      	cbz	r3, 800763c <forward_conv2d_integer_SSSA+0x1d0>
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2e01      	cmp	r6, #1
 800763e:	f000 815f 	beq.w	8007900 <forward_conv2d_integer_SSSA+0x494>
 8007642:	f8bd 8080 	ldrh.w	r8, [sp, #128]	; 0x80
 8007646:	4546      	cmp	r6, r8
 8007648:	bf0c      	ite	eq
 800764a:	f04f 0813 	moveq.w	r8, #19
 800764e:	f04f 0800 	movne.w	r8, #0
 8007652:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007654:	fa1f fa8a 	uxth.w	sl, sl
 8007658:	9921      	ldr	r1, [sp, #132]	; 0x84
 800765a:	fb01 f202 	mul.w	r2, r1, r2
 800765e:	fb0a 5202 	mla	r2, sl, r2, r5
 8007662:	4294      	cmp	r4, r2
 8007664:	f080 814a 	bcs.w	80078fc <forward_conv2d_integer_SSSA+0x490>
 8007668:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800766a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800766c:	fb01 f602 	mul.w	r6, r1, r2
 8007670:	f8bd 2080 	ldrh.w	r2, [sp, #128]	; 0x80
 8007674:	fb02 4606 	mla	r6, r2, r6, r4
 8007678:	42b5      	cmp	r5, r6
 800767a:	bf2c      	ite	cs
 800767c:	2600      	movcs	r6, #0
 800767e:	2601      	movcc	r6, #1
 8007680:	2200      	movs	r2, #0
 8007682:	f10d 07a2 	add.w	r7, sp, #162	; 0xa2
 8007686:	f1a8 0811 	sub.w	r8, r8, #17
 800768a:	f8ad 20a2 	strh.w	r2, [sp, #162]	; 0xa2
 800768e:	4638      	mov	r0, r7
 8007690:	9229      	str	r2, [sp, #164]	; 0xa4
 8007692:	ed93 7a00 	vldr	s14, [r3]
 8007696:	ee67 7a87 	vmul.f32	s15, s15, s14
 800769a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800769e:	f000 fbb5 	bl	8007e0c <align_factor>
 80076a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076a4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80076a6:	699b      	ldr	r3, [r3, #24]
 80076a8:	9029      	str	r0, [sp, #164]	; 0xa4
 80076aa:	922a      	str	r2, [sp, #168]	; 0xa8
 80076ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80076b0:	f005 f82c 	bl	800c70c <ai_array_get_byte_size>
 80076b4:	902b      	str	r0, [sp, #172]	; 0xac
 80076b6:	f1b8 0f03 	cmp.w	r8, #3
 80076ba:	f200 8192 	bhi.w	80079e2 <forward_conv2d_integer_SSSA+0x576>
 80076be:	e8df f018 	tbh	[pc, r8, lsl #1]
 80076c2:	00ce      	.short	0x00ce
 80076c4:	005f0096 	.word	0x005f0096
 80076c8:	000b      	.short	0x000b
 80076ca:	2300      	movs	r3, #0
 80076cc:	685b      	ldr	r3, [r3, #4]
 80076ce:	deff      	udf	#255	; 0xff
 80076d0:	6853      	ldr	r3, [r2, #4]
 80076d2:	deff      	udf	#255	; 0xff
 80076d4:	685e      	ldr	r6, [r3, #4]
 80076d6:	e6ea      	b.n	80074ae <forward_conv2d_integer_SSSA+0x42>
 80076d8:	f8bd 8064 	ldrh.w	r8, [sp, #100]	; 0x64
 80076dc:	4658      	mov	r0, fp
 80076de:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 80076e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80076e4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80076e6:	991b      	ldr	r1, [sp, #108]	; 0x6c
 80076e8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80076ec:	9303      	str	r3, [sp, #12]
 80076ee:	4643      	mov	r3, r8
 80076f0:	9202      	str	r2, [sp, #8]
 80076f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80076f4:	e9cd 6100 	strd	r6, r1, [sp]
 80076f8:	4651      	mov	r1, sl
 80076fa:	f001 f9a1 	bl	8008a40 <st_sssa8_convolve_rank1upd>
 80076fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007700:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007702:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007704:	9310      	str	r3, [sp, #64]	; 0x40
 8007706:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 800770a:	950d      	str	r5, [sp, #52]	; 0x34
 800770c:	930e      	str	r3, [sp, #56]	; 0x38
 800770e:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8007712:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8007714:	9201      	str	r2, [sp, #4]
 8007716:	930f      	str	r3, [sp, #60]	; 0x3c
 8007718:	465b      	mov	r3, fp
 800771a:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 800771e:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 8007722:	f8cd a000 	str.w	sl, [sp]
 8007726:	950c      	str	r5, [sp, #48]	; 0x30
 8007728:	f8cd 8008 	str.w	r8, [sp, #8]
 800772c:	e9cd 700a 	strd	r7, r0, [sp, #40]	; 0x28
 8007730:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007732:	9008      	str	r0, [sp, #32]
 8007734:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007736:	9007      	str	r0, [sp, #28]
 8007738:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800773a:	9006      	str	r0, [sp, #24]
 800773c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800773e:	9005      	str	r0, [sp, #20]
 8007740:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007742:	e9cd 6003 	strd	r6, r0, [sp, #12]
 8007746:	4620      	mov	r0, r4
 8007748:	ac29      	add	r4, sp, #164	; 0xa4
 800774a:	9409      	str	r4, [sp, #36]	; 0x24
 800774c:	f001 fa04 	bl	8008b58 <st_sssa8_convolve>
 8007750:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007754:	0a1b      	lsrs	r3, r3, #8
 8007756:	f000 8138 	beq.w	80079ca <forward_conv2d_integer_SSSA+0x55e>
 800775a:	f8d9 000c 	ldr.w	r0, [r9, #12]
 800775e:	2201      	movs	r2, #1
 8007760:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007764:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007768:	4298      	cmp	r0, r3
 800776a:	fb01 f202 	mul.w	r2, r1, r2
 800776e:	d1f9      	bne.n	8007764 <forward_conv2d_integer_SSSA+0x2f8>
 8007770:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8007772:	4649      	mov	r1, r9
 8007774:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8007776:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007778:	47a0      	blx	r4
 800777a:	b02d      	add	sp, #180	; 0xb4
 800777c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007780:	f8bd 6064 	ldrh.w	r6, [sp, #100]	; 0x64
 8007784:	f8bd 8074 	ldrh.w	r8, [sp, #116]	; 0x74
 8007788:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800778a:	4632      	mov	r2, r6
 800778c:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007790:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007792:	4650      	mov	r0, sl
 8007794:	9300      	str	r3, [sp, #0]
 8007796:	4643      	mov	r3, r8
 8007798:	f000 fb8a 	bl	8007eb0 <st_sssa8_conv_dw_Wadapt>
 800779c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800779e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80077a0:	4620      	mov	r0, r4
 80077a2:	920c      	str	r2, [sp, #48]	; 0x30
 80077a4:	ac29      	add	r4, sp, #164	; 0xa4
 80077a6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80077a8:	9310      	str	r3, [sp, #64]	; 0x40
 80077aa:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 80077ae:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 80077b2:	930e      	str	r3, [sp, #56]	; 0x38
 80077b4:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 80077b8:	f8cd a000 	str.w	sl, [sp]
 80077bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80077be:	465b      	mov	r3, fp
 80077c0:	950d      	str	r5, [sp, #52]	; 0x34
 80077c2:	9602      	str	r6, [sp, #8]
 80077c4:	9409      	str	r4, [sp, #36]	; 0x24
 80077c6:	e9cd 720a 	strd	r7, r2, [sp, #40]	; 0x28
 80077ca:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80077cc:	9208      	str	r2, [sp, #32]
 80077ce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80077d0:	9207      	str	r2, [sp, #28]
 80077d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077d4:	9206      	str	r2, [sp, #24]
 80077d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80077d8:	9205      	str	r2, [sp, #20]
 80077da:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80077dc:	e9cd 8203 	strd	r8, r2, [sp, #12]
 80077e0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80077e2:	9201      	str	r2, [sp, #4]
 80077e4:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 80077e8:	f000 fc1e 	bl	8008028 <st_sssa8_convolve_dw>
 80077ec:	e7b0      	b.n	8007750 <forward_conv2d_integer_SSSA+0x2e4>
 80077ee:	f10d 08a8 	add.w	r8, sp, #168	; 0xa8
 80077f2:	465a      	mov	r2, fp
 80077f4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077f6:	981a      	ldr	r0, [sp, #104]	; 0x68
 80077f8:	4643      	mov	r3, r8
 80077fa:	f002 fb2f 	bl	8009e5c <st_sssa8_convolve_1x1_WeightsPrefetch>
 80077fe:	2e00      	cmp	r6, #0
 8007800:	f040 8097 	bne.w	8007932 <forward_conv2d_integer_SSSA+0x4c6>
 8007804:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007806:	4620      	mov	r0, r4
 8007808:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 800780c:	ac29      	add	r4, sp, #164	; 0xa4
 800780e:	930c      	str	r3, [sp, #48]	; 0x30
 8007810:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007812:	f8bd 2090 	ldrh.w	r2, [sp, #144]	; 0x90
 8007816:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 800781a:	950d      	str	r5, [sp, #52]	; 0x34
 800781c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007820:	9603      	str	r6, [sp, #12]
 8007822:	9409      	str	r4, [sp, #36]	; 0x24
 8007824:	e9cd 730a 	strd	r7, r3, [sp, #40]	; 0x28
 8007828:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800782a:	9308      	str	r3, [sp, #32]
 800782c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800782e:	9307      	str	r3, [sp, #28]
 8007830:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007832:	9306      	str	r3, [sp, #24]
 8007834:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007836:	9305      	str	r3, [sp, #20]
 8007838:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800783a:	9304      	str	r3, [sp, #16]
 800783c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800783e:	9301      	str	r3, [sp, #4]
 8007840:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007842:	9300      	str	r3, [sp, #0]
 8007844:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 8007848:	930e      	str	r3, [sp, #56]	; 0x38
 800784a:	f8bd 3064 	ldrh.w	r3, [sp, #100]	; 0x64
 800784e:	9302      	str	r3, [sp, #8]
 8007850:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 8007854:	930f      	str	r3, [sp, #60]	; 0x3c
 8007856:	465b      	mov	r3, fp
 8007858:	f002 fb0e 	bl	8009e78 <st_sssa8_convolve_1x1>
 800785c:	e778      	b.n	8007750 <forward_conv2d_integer_SSSA+0x2e4>
 800785e:	f8bd 6064 	ldrh.w	r6, [sp, #100]	; 0x64
 8007862:	4658      	mov	r0, fp
 8007864:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007866:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007868:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800786a:	f8dd a060 	ldr.w	sl, [sp, #96]	; 0x60
 800786e:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007872:	9303      	str	r3, [sp, #12]
 8007874:	4633      	mov	r3, r6
 8007876:	9202      	str	r2, [sp, #8]
 8007878:	4652      	mov	r2, sl
 800787a:	e9cd 6100 	strd	r6, r1, [sp]
 800787e:	4641      	mov	r1, r8
 8007880:	f001 f8de 	bl	8008a40 <st_sssa8_convolve_rank1upd>
 8007884:	981e      	ldr	r0, [sp, #120]	; 0x78
 8007886:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 800788a:	465a      	mov	r2, fp
 800788c:	900b      	str	r0, [sp, #44]	; 0x2c
 800788e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007890:	9509      	str	r5, [sp, #36]	; 0x24
 8007892:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8007894:	930a      	str	r3, [sp, #40]	; 0x28
 8007896:	4643      	mov	r3, r8
 8007898:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 800789c:	9508      	str	r5, [sp, #32]
 800789e:	f8cd a000 	str.w	sl, [sp]
 80078a2:	e9cd 7006 	strd	r7, r0, [sp, #24]
 80078a6:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80078a8:	9004      	str	r0, [sp, #16]
 80078aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80078ac:	9003      	str	r0, [sp, #12]
 80078ae:	9814      	ldr	r0, [sp, #80]	; 0x50
 80078b0:	e9cd 6001 	strd	r6, r0, [sp, #4]
 80078b4:	4620      	mov	r0, r4
 80078b6:	ac29      	add	r4, sp, #164	; 0xa4
 80078b8:	9405      	str	r4, [sp, #20]
 80078ba:	f001 fee1 	bl	8009680 <st_sssa8_convolve_rgb>
 80078be:	e747      	b.n	8007750 <forward_conv2d_integer_SSSA+0x2e4>
 80078c0:	981d      	ldr	r0, [sp, #116]	; 0x74
 80078c2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80078c4:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80079e8 <forward_conv2d_integer_SSSA+0x57c>
 80078c8:	42a8      	cmp	r0, r5
 80078ca:	f43f ae5e 	beq.w	800758a <forward_conv2d_integer_SSSA+0x11e>
 80078ce:	9819      	ldr	r0, [sp, #100]	; 0x64
 80078d0:	f04f 0c00 	mov.w	ip, #0
 80078d4:	2801      	cmp	r0, #1
 80078d6:	f43f ae76 	beq.w	80075c6 <forward_conv2d_integer_SSSA+0x15a>
 80078da:	2000      	movs	r0, #0
 80078dc:	e684      	b.n	80075e8 <forward_conv2d_integer_SSSA+0x17c>
 80078de:	eddf 7a42 	vldr	s15, [pc, #264]	; 80079e8 <forward_conv2d_integer_SSSA+0x57c>
 80078e2:	e63f      	b.n	8007564 <forward_conv2d_integer_SSSA+0xf8>
 80078e4:	921c      	str	r2, [sp, #112]	; 0x70
 80078e6:	e6a5      	b.n	8007634 <forward_conv2d_integer_SSSA+0x1c8>
 80078e8:	9717      	str	r7, [sp, #92]	; 0x5c
 80078ea:	e694      	b.n	8007616 <forward_conv2d_integer_SSSA+0x1aa>
 80078ec:	6a03      	ldr	r3, [r0, #32]
 80078ee:	9325      	str	r3, [sp, #148]	; 0x94
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	f43f ae25 	beq.w	8007540 <forward_conv2d_integer_SSSA+0xd4>
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	9325      	str	r3, [sp, #148]	; 0x94
 80078fa:	e621      	b.n	8007540 <forward_conv2d_integer_SSSA+0xd4>
 80078fc:	2600      	movs	r6, #0
 80078fe:	e6bf      	b.n	8007680 <forward_conv2d_integer_SSSA+0x214>
 8007900:	f1bc 0f00 	cmp.w	ip, #0
 8007904:	d00b      	beq.n	800791e <forward_conv2d_integer_SSSA+0x4b2>
 8007906:	f04f 0811 	mov.w	r8, #17
 800790a:	e6a2      	b.n	8007652 <forward_conv2d_integer_SSSA+0x1e6>
 800790c:	911c      	str	r1, [sp, #112]	; 0x70
 800790e:	e691      	b.n	8007634 <forward_conv2d_integer_SSSA+0x1c8>
 8007910:	9117      	str	r1, [sp, #92]	; 0x5c
 8007912:	e680      	b.n	8007616 <forward_conv2d_integer_SSSA+0x1aa>
 8007914:	4a35      	ldr	r2, [pc, #212]	; (80079ec <forward_conv2d_integer_SSSA+0x580>)
 8007916:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800791a:	9227      	str	r2, [sp, #156]	; 0x9c
 800791c:	e5d7      	b.n	80074ce <forward_conv2d_integer_SSSA+0x62>
 800791e:	2800      	cmp	r0, #0
 8007920:	bf0c      	ite	eq
 8007922:	f04f 0814 	moveq.w	r8, #20
 8007926:	f04f 0812 	movne.w	r8, #18
 800792a:	e692      	b.n	8007652 <forward_conv2d_integer_SSSA+0x1e6>
 800792c:	4619      	mov	r1, r3
 800792e:	461e      	mov	r6, r3
 8007930:	e5bd      	b.n	80074ae <forward_conv2d_integer_SSSA+0x42>
 8007932:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007934:	2a00      	cmp	r2, #0
 8007936:	f43f af0b 	beq.w	8007750 <forward_conv2d_integer_SSSA+0x2e4>
 800793a:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 800793e:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 8007942:	9120      	str	r1, [sp, #128]	; 0x80
 8007944:	f8bd 1074 	ldrh.w	r1, [sp, #116]	; 0x74
 8007948:	9821      	ldr	r0, [sp, #132]	; 0x84
 800794a:	911f      	str	r1, [sp, #124]	; 0x7c
 800794c:	9926      	ldr	r1, [sp, #152]	; 0x98
 800794e:	fb00 fa0a 	mul.w	sl, r0, sl
 8007952:	9621      	str	r6, [sp, #132]	; 0x84
 8007954:	b280      	uxth	r0, r0
 8007956:	fb01 f303 	mul.w	r3, r1, r3
 800795a:	2600      	movs	r6, #0
 800795c:	f8cd 9088 	str.w	r9, [sp, #136]	; 0x88
 8007960:	b289      	uxth	r1, r1
 8007962:	4699      	mov	r9, r3
 8007964:	465b      	mov	r3, fp
 8007966:	4693      	mov	fp, r2
 8007968:	901e      	str	r0, [sp, #120]	; 0x78
 800796a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800796c:	3601      	adds	r6, #1
 800796e:	4620      	mov	r0, r4
 8007970:	950d      	str	r5, [sp, #52]	; 0x34
 8007972:	920e      	str	r2, [sp, #56]	; 0x38
 8007974:	4455      	add	r5, sl
 8007976:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007978:	444c      	add	r4, r9
 800797a:	931d      	str	r3, [sp, #116]	; 0x74
 800797c:	920c      	str	r2, [sp, #48]	; 0x30
 800797e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007980:	9119      	str	r1, [sp, #100]	; 0x64
 8007982:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007986:	e9cd 720a 	strd	r7, r2, [sp, #40]	; 0x28
 800798a:	aa29      	add	r2, sp, #164	; 0xa4
 800798c:	9209      	str	r2, [sp, #36]	; 0x24
 800798e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007990:	9208      	str	r2, [sp, #32]
 8007992:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007994:	9207      	str	r2, [sp, #28]
 8007996:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007998:	9206      	str	r2, [sp, #24]
 800799a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800799c:	9205      	str	r2, [sp, #20]
 800799e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80079a0:	9204      	str	r2, [sp, #16]
 80079a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80079a4:	9203      	str	r2, [sp, #12]
 80079a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079a8:	9202      	str	r2, [sp, #8]
 80079aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80079ac:	9201      	str	r2, [sp, #4]
 80079ae:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80079b0:	9200      	str	r2, [sp, #0]
 80079b2:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80079b4:	920f      	str	r2, [sp, #60]	; 0x3c
 80079b6:	2201      	movs	r2, #1
 80079b8:	f002 fa5e 	bl	8009e78 <st_sssa8_convolve_1x1>
 80079bc:	45b3      	cmp	fp, r6
 80079be:	9919      	ldr	r1, [sp, #100]	; 0x64
 80079c0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079c2:	d1d2      	bne.n	800796a <forward_conv2d_integer_SSSA+0x4fe>
 80079c4:	f8dd 9088 	ldr.w	r9, [sp, #136]	; 0x88
 80079c8:	e6c2      	b.n	8007750 <forward_conv2d_integer_SSSA+0x2e4>
 80079ca:	2201      	movs	r2, #1
 80079cc:	e6d0      	b.n	8007770 <forward_conv2d_integer_SSSA+0x304>
 80079ce:	2300      	movs	r3, #0
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	deff      	udf	#255	; 0xff
 80079d4:	2300      	movs	r3, #0
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	deff      	udf	#255	; 0xff
 80079da:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80079dc:	b913      	cbnz	r3, 80079e4 <forward_conv2d_integer_SSSA+0x578>
 80079de:	699b      	ldr	r3, [r3, #24]
 80079e0:	deff      	udf	#255	; 0xff
 80079e2:	e7fe      	b.n	80079e2 <forward_conv2d_integer_SSSA+0x576>
 80079e4:	68d3      	ldr	r3, [r2, #12]
 80079e6:	deff      	udf	#255	; 0xff
 80079e8:	00000000 	.word	0x00000000
 80079ec:	08007469 	.word	0x08007469

080079f0 <forward_dense_integer_SSSA>:
 80079f0:	6982      	ldr	r2, [r0, #24]
 80079f2:	8813      	ldrh	r3, [r2, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	f000 80c8 	beq.w	8007b8a <forward_dense_integer_SSSA+0x19a>
 80079fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079fe:	6852      	ldr	r2, [r2, #4]
 8007a00:	b093      	sub	sp, #76	; 0x4c
 8007a02:	6854      	ldr	r4, [r2, #4]
 8007a04:	b104      	cbz	r4, 8007a08 <forward_dense_integer_SSSA+0x18>
 8007a06:	6824      	ldr	r4, [r4, #0]
 8007a08:	2b01      	cmp	r3, #1
 8007a0a:	f000 8161 	beq.w	8007cd0 <forward_dense_integer_SSSA+0x2e0>
 8007a0e:	6911      	ldr	r1, [r2, #16]
 8007a10:	b101      	cbz	r1, 8007a14 <forward_dense_integer_SSSA+0x24>
 8007a12:	6809      	ldr	r1, [r1, #0]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	f000 815e 	beq.w	8007cd6 <forward_dense_integer_SSSA+0x2e6>
 8007a1a:	69d5      	ldr	r5, [r2, #28]
 8007a1c:	2d00      	cmp	r5, #0
 8007a1e:	f000 8108 	beq.w	8007c32 <forward_dense_integer_SSSA+0x242>
 8007a22:	8b16      	ldrh	r6, [r2, #24]
 8007a24:	6828      	ldr	r0, [r5, #0]
 8007a26:	2e01      	cmp	r6, #1
 8007a28:	f240 812d 	bls.w	8007c86 <forward_dense_integer_SSSA+0x296>
 8007a2c:	686d      	ldr	r5, [r5, #4]
 8007a2e:	2b03      	cmp	r3, #3
 8007a30:	f000 8154 	beq.w	8007cdc <forward_dense_integer_SSSA+0x2ec>
 8007a34:	f8d2 9028 	ldr.w	r9, [r2, #40]	; 0x28
 8007a38:	69ab      	ldr	r3, [r5, #24]
 8007a3a:	f1b9 0f00 	cmp.w	r9, #0
 8007a3e:	f000 810f 	beq.w	8007c60 <forward_dense_integer_SSSA+0x270>
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	68e2      	ldr	r2, [r4, #12]
 8007a46:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a48:	68cb      	ldr	r3, [r1, #12]
 8007a4a:	6856      	ldr	r6, [r2, #4]
 8007a4c:	f8d9 9000 	ldr.w	r9, [r9]
 8007a50:	f8d4 e018 	ldr.w	lr, [r4, #24]
 8007a54:	698d      	ldr	r5, [r1, #24]
 8007a56:	960f      	str	r6, [sp, #60]	; 0x3c
 8007a58:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	fb03 f302 	mul.w	r3, r3, r2
 8007a62:	b2b2      	uxth	r2, r6
 8007a64:	930c      	str	r3, [sp, #48]	; 0x30
 8007a66:	fa1f f38a 	uxth.w	r3, sl
 8007a6a:	f1b9 0f00 	cmp.w	r9, #0
 8007a6e:	d003      	beq.n	8007a78 <forward_dense_integer_SSSA+0x88>
 8007a70:	f8d9 6018 	ldr.w	r6, [r9, #24]
 8007a74:	f8d6 9008 	ldr.w	r9, [r6, #8]
 8007a78:	6827      	ldr	r7, [r4, #0]
 8007a7a:	f8d0 b000 	ldr.w	fp, [r0]
 8007a7e:	680c      	ldr	r4, [r1, #0]
 8007a80:	6981      	ldr	r1, [r0, #24]
 8007a82:	2f00      	cmp	r7, #0
 8007a84:	f000 8083 	beq.w	8007b8e <forward_dense_integer_SSSA+0x19e>
 8007a88:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8007a8c:	f1bc 0f00 	cmp.w	ip, #0
 8007a90:	f000 80b1 	beq.w	8007bf6 <forward_dense_integer_SSSA+0x206>
 8007a94:	8878      	ldrh	r0, [r7, #2]
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f000 809c 	beq.w	8007bd4 <forward_dense_integer_SSSA+0x1e4>
 8007a9c:	f8dc 6000 	ldr.w	r6, [ip]
 8007aa0:	edd6 7a00 	vldr	s15, [r6]
 8007aa4:	2c00      	cmp	r4, #0
 8007aa6:	f000 809a 	beq.w	8007bde <forward_dense_integer_SSSA+0x1ee>
 8007aaa:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8007aae:	f1b8 0f00 	cmp.w	r8, #0
 8007ab2:	f000 80a9 	beq.w	8007c08 <forward_dense_integer_SSSA+0x218>
 8007ab6:	8860      	ldrh	r0, [r4, #2]
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d074      	beq.n	8007ba6 <forward_dense_integer_SSSA+0x1b6>
 8007abc:	68ae      	ldr	r6, [r5, #8]
 8007abe:	f8de 5008 	ldr.w	r5, [lr, #8]
 8007ac2:	6889      	ldr	r1, [r1, #8]
 8007ac4:	950d      	str	r5, [sp, #52]	; 0x34
 8007ac6:	f8d8 5000 	ldr.w	r5, [r8]
 8007aca:	ed95 0a00 	vldr	s0, [r5]
 8007ace:	f1bc 0f00 	cmp.w	ip, #0
 8007ad2:	d076      	beq.n	8007bc2 <forward_dense_integer_SSSA+0x1d2>
 8007ad4:	8878      	ldrh	r0, [r7, #2]
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f000 80a3 	beq.w	8007c22 <forward_dense_integer_SSSA+0x232>
 8007adc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007ae0:	f990 7000 	ldrsb.w	r7, [r0]
 8007ae4:	2c00      	cmp	r4, #0
 8007ae6:	f000 80eb 	beq.w	8007cc0 <forward_dense_integer_SSSA+0x2d0>
 8007aea:	f1b8 0f00 	cmp.w	r8, #0
 8007aee:	f000 809d 	beq.w	8007c2c <forward_dense_integer_SSSA+0x23c>
 8007af2:	8860      	ldrh	r0, [r4, #2]
 8007af4:	2800      	cmp	r0, #0
 8007af6:	d167      	bne.n	8007bc8 <forward_dense_integer_SSSA+0x1d8>
 8007af8:	900a      	str	r0, [sp, #40]	; 0x28
 8007afa:	910e      	str	r1, [sp, #56]	; 0x38
 8007afc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b00:	f1bb 0f00 	cmp.w	fp, #0
 8007b04:	f000 80de 	beq.w	8007cc4 <forward_dense_integer_SSSA+0x2d4>
 8007b08:	f8db 0004 	ldr.w	r0, [fp, #4]
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	f000 80d9 	beq.w	8007cc4 <forward_dense_integer_SSSA+0x2d4>
 8007b12:	6800      	ldr	r0, [r0, #0]
 8007b14:	2400      	movs	r4, #0
 8007b16:	f10d 0842 	add.w	r8, sp, #66	; 0x42
 8007b1a:	f8ad 4042 	strh.w	r4, [sp, #66]	; 0x42
 8007b1e:	9411      	str	r4, [sp, #68]	; 0x44
 8007b20:	ed90 7a00 	vldr	s14, [r0]
 8007b24:	4640      	mov	r0, r8
 8007b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007b2a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 8007b2e:	f000 f96d 	bl	8007e0c <align_factor>
 8007b32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b34:	9011      	str	r0, [sp, #68]	; 0x44
 8007b36:	b32b      	cbz	r3, 8007b84 <forward_dense_integer_SSSA+0x194>
 8007b38:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007b3c:	4699      	mov	r9, r3
 8007b3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b40:	fa1f fa8a 	uxth.w	sl, sl
 8007b44:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007b46:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 8007b4a:	970d      	str	r7, [sp, #52]	; 0x34
 8007b4c:	461f      	mov	r7, r3
 8007b4e:	9a08      	ldr	r2, [sp, #32]
 8007b50:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007b52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b54:	3401      	adds	r4, #1
 8007b56:	4628      	mov	r0, r5
 8007b58:	9605      	str	r6, [sp, #20]
 8007b5a:	9306      	str	r3, [sp, #24]
 8007b5c:	4456      	add	r6, sl
 8007b5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b60:	445d      	add	r5, fp
 8007b62:	9304      	str	r3, [sp, #16]
 8007b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b66:	9303      	str	r3, [sp, #12]
 8007b68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6a:	e9cd 8301 	strd	r8, r3, [sp, #4]
 8007b6e:	ab11      	add	r3, sp, #68	; 0x44
 8007b70:	9300      	str	r3, [sp, #0]
 8007b72:	463b      	mov	r3, r7
 8007b74:	e9cd 1208 	strd	r1, r2, [sp, #32]
 8007b78:	f002 f9d4 	bl	8009f24 <st_sssa8_fully_connected>
 8007b7c:	454c      	cmp	r4, r9
 8007b7e:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8007b82:	d1e6      	bne.n	8007b52 <forward_dense_integer_SSSA+0x162>
 8007b84:	b013      	add	sp, #76	; 0x4c
 8007b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	deff      	udf	#255	; 0xff
 8007b8e:	2c00      	cmp	r4, #0
 8007b90:	d056      	beq.n	8007c40 <forward_dense_integer_SSSA+0x250>
 8007b92:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8007b96:	f1b8 0f00 	cmp.w	r8, #0
 8007b9a:	d05d      	beq.n	8007c58 <forward_dense_integer_SSSA+0x268>
 8007b9c:	8860      	ldrh	r0, [r4, #2]
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d173      	bne.n	8007c8a <forward_dense_integer_SSSA+0x29a>
 8007ba2:	eddf 7a50 	vldr	s15, [pc, #320]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007ba6:	68ae      	ldr	r6, [r5, #8]
 8007ba8:	f8de 5008 	ldr.w	r5, [lr, #8]
 8007bac:	6889      	ldr	r1, [r1, #8]
 8007bae:	950d      	str	r5, [sp, #52]	; 0x34
 8007bb0:	2f00      	cmp	r7, #0
 8007bb2:	d041      	beq.n	8007c38 <forward_dense_integer_SSSA+0x248>
 8007bb4:	f8d7 c004 	ldr.w	ip, [r7, #4]
 8007bb8:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007bbc:	f1bc 0f00 	cmp.w	ip, #0
 8007bc0:	d188      	bne.n	8007ad4 <forward_dense_integer_SSSA+0xe4>
 8007bc2:	4667      	mov	r7, ip
 8007bc4:	2800      	cmp	r0, #0
 8007bc6:	d097      	beq.n	8007af8 <forward_dense_integer_SSSA+0x108>
 8007bc8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007bcc:	f990 0000 	ldrsb.w	r0, [r0]
 8007bd0:	900a      	str	r0, [sp, #40]	; 0x28
 8007bd2:	e792      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007bd4:	eddf 7a43 	vldr	s15, [pc, #268]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007bd8:	2c00      	cmp	r4, #0
 8007bda:	f47f af66 	bne.w	8007aaa <forward_dense_integer_SSSA+0xba>
 8007bde:	68ae      	ldr	r6, [r5, #8]
 8007be0:	f8de 5008 	ldr.w	r5, [lr, #8]
 8007be4:	6889      	ldr	r1, [r1, #8]
 8007be6:	950d      	str	r5, [sp, #52]	; 0x34
 8007be8:	2800      	cmp	r0, #0
 8007bea:	d15a      	bne.n	8007ca2 <forward_dense_integer_SSSA+0x2b2>
 8007bec:	4607      	mov	r7, r0
 8007bee:	ed9f 0a3d 	vldr	s0, [pc, #244]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007bf2:	900a      	str	r0, [sp, #40]	; 0x28
 8007bf4:	e781      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007bf6:	b31c      	cbz	r4, 8007c40 <forward_dense_integer_SSSA+0x250>
 8007bf8:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8007bfc:	eddf 7a39 	vldr	s15, [pc, #228]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c00:	f1b8 0f00 	cmp.w	r8, #0
 8007c04:	f47f af57 	bne.w	8007ab6 <forward_dense_integer_SSSA+0xc6>
 8007c08:	f8de 0008 	ldr.w	r0, [lr, #8]
 8007c0c:	68ae      	ldr	r6, [r5, #8]
 8007c0e:	6889      	ldr	r1, [r1, #8]
 8007c10:	900d      	str	r0, [sp, #52]	; 0x34
 8007c12:	f1bc 0f00 	cmp.w	ip, #0
 8007c16:	d00e      	beq.n	8007c36 <forward_dense_integer_SSSA+0x246>
 8007c18:	8878      	ldrh	r0, [r7, #2]
 8007c1a:	2800      	cmp	r0, #0
 8007c1c:	d149      	bne.n	8007cb2 <forward_dense_integer_SSSA+0x2c2>
 8007c1e:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c22:	2700      	movs	r7, #0
 8007c24:	f1b8 0f00 	cmp.w	r8, #0
 8007c28:	f47f af63 	bne.w	8007af2 <forward_dense_integer_SSSA+0x102>
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	900a      	str	r0, [sp, #40]	; 0x28
 8007c30:	e763      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007c32:	4628      	mov	r0, r5
 8007c34:	e6fb      	b.n	8007a2e <forward_dense_integer_SSSA+0x3e>
 8007c36:	4667      	mov	r7, ip
 8007c38:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c3c:	970a      	str	r7, [sp, #40]	; 0x28
 8007c3e:	e75c      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007c40:	eddf 7a28 	vldr	s15, [pc, #160]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c44:	4627      	mov	r7, r4
 8007c46:	f8de 0008 	ldr.w	r0, [lr, #8]
 8007c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8007c4e:	68ae      	ldr	r6, [r5, #8]
 8007c50:	6889      	ldr	r1, [r1, #8]
 8007c52:	900d      	str	r0, [sp, #52]	; 0x34
 8007c54:	970a      	str	r7, [sp, #40]	; 0x28
 8007c56:	e750      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007c58:	eddf 7a22 	vldr	s15, [pc, #136]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c5c:	4647      	mov	r7, r8
 8007c5e:	e7f2      	b.n	8007c46 <forward_dense_integer_SSSA+0x256>
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	68e2      	ldr	r2, [r4, #12]
 8007c64:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c66:	68cb      	ldr	r3, [r1, #12]
 8007c68:	6856      	ldr	r6, [r2, #4]
 8007c6a:	f8d4 e018 	ldr.w	lr, [r4, #24]
 8007c6e:	698d      	ldr	r5, [r1, #24]
 8007c70:	960f      	str	r6, [sp, #60]	; 0x3c
 8007c72:	e9d3 a201 	ldrd	sl, r2, [r3, #4]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	fb03 f302 	mul.w	r3, r3, r2
 8007c7c:	b2b2      	uxth	r2, r6
 8007c7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007c80:	fa1f f38a 	uxth.w	r3, sl
 8007c84:	e6f8      	b.n	8007a78 <forward_dense_integer_SSSA+0x88>
 8007c86:	2500      	movs	r5, #0
 8007c88:	e6d1      	b.n	8007a2e <forward_dense_integer_SSSA+0x3e>
 8007c8a:	f8de 0008 	ldr.w	r0, [lr, #8]
 8007c8e:	68ae      	ldr	r6, [r5, #8]
 8007c90:	900d      	str	r0, [sp, #52]	; 0x34
 8007c92:	f8d8 0000 	ldr.w	r0, [r8]
 8007c96:	6889      	ldr	r1, [r1, #8]
 8007c98:	eddf 7a12 	vldr	s15, [pc, #72]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007c9c:	ed90 0a00 	vldr	s0, [r0]
 8007ca0:	e792      	b.n	8007bc8 <forward_dense_integer_SSSA+0x1d8>
 8007ca2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007ca6:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007caa:	f990 7000 	ldrsb.w	r7, [r0]
 8007cae:	940a      	str	r4, [sp, #40]	; 0x28
 8007cb0:	e723      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007cb2:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8007cb6:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8007ce4 <forward_dense_integer_SSSA+0x2f4>
 8007cba:	f990 7000 	ldrsb.w	r7, [r0]
 8007cbe:	e7b5      	b.n	8007c2c <forward_dense_integer_SSSA+0x23c>
 8007cc0:	940a      	str	r4, [sp, #40]	; 0x28
 8007cc2:	e71a      	b.n	8007afa <forward_dense_integer_SSSA+0x10a>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8007cca:	9311      	str	r3, [sp, #68]	; 0x44
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	deff      	udf	#255	; 0xff
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	deff      	udf	#255	; 0xff
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	deff      	udf	#255	; 0xff
 8007cdc:	2300      	movs	r3, #0
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	deff      	udf	#255	; 0xff
 8007ce2:	bf00      	nop
 8007ce4:	00000000 	.word	0x00000000

08007ce8 <ai_check_custom_types>:
 8007ce8:	b082      	sub	sp, #8
 8007cea:	4b12      	ldr	r3, [pc, #72]	; (8007d34 <ai_check_custom_types+0x4c>)
 8007cec:	9301      	str	r3, [sp, #4]
 8007cee:	b118      	cbz	r0, 8007cf8 <ai_check_custom_types+0x10>
 8007cf0:	7803      	ldrb	r3, [r0, #0]
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d002      	beq.n	8007cfc <ai_check_custom_types+0x14>
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	b002      	add	sp, #8
 8007cfa:	4770      	bx	lr
 8007cfc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d004      	beq.n	8007d0e <ai_check_custom_types+0x26>
 8007d04:	2001      	movs	r0, #1
 8007d06:	f080 0001 	eor.w	r0, r0, #1
 8007d0a:	b002      	add	sp, #8
 8007d0c:	4770      	bx	lr
 8007d0e:	7842      	ldrb	r2, [r0, #1]
 8007d10:	3001      	adds	r0, #1
 8007d12:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d1f4      	bne.n	8007d04 <ai_check_custom_types+0x1c>
 8007d1a:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8007d1e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007d22:	429a      	cmp	r2, r3
 8007d24:	d1ee      	bne.n	8007d04 <ai_check_custom_types+0x1c>
 8007d26:	7842      	ldrb	r2, [r0, #1]
 8007d28:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d1e9      	bne.n	8007d04 <ai_check_custom_types+0x1c>
 8007d30:	2000      	movs	r0, #0
 8007d32:	e7e8      	b.n	8007d06 <ai_check_custom_types+0x1e>
 8007d34:	84048403 	.word	0x84048403

08007d38 <ai_layers_init_all>:
 8007d38:	2100      	movs	r1, #0
 8007d3a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8007d3c:	b13b      	cbz	r3, 8007d4e <ai_layers_init_all+0x16>
 8007d3e:	691a      	ldr	r2, [r3, #16]
 8007d40:	3101      	adds	r1, #1
 8007d42:	60d8      	str	r0, [r3, #12]
 8007d44:	429a      	cmp	r2, r3
 8007d46:	4613      	mov	r3, r2
 8007d48:	d001      	beq.n	8007d4e <ai_layers_init_all+0x16>
 8007d4a:	2a00      	cmp	r2, #0
 8007d4c:	d1f6      	bne.n	8007d3c <ai_layers_init_all+0x4>
 8007d4e:	4608      	mov	r0, r1
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop

08007d54 <ai_layers_post_init_all>:
 8007d54:	b538      	push	{r3, r4, r5, lr}
 8007d56:	2500      	movs	r5, #0
 8007d58:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007d5a:	b16c      	cbz	r4, 8007d78 <ai_layers_post_init_all+0x24>
 8007d5c:	6863      	ldr	r3, [r4, #4]
 8007d5e:	07db      	lsls	r3, r3, #31
 8007d60:	d504      	bpl.n	8007d6c <ai_layers_post_init_all+0x18>
 8007d62:	6a23      	ldr	r3, [r4, #32]
 8007d64:	4620      	mov	r0, r4
 8007d66:	b10b      	cbz	r3, 8007d6c <ai_layers_post_init_all+0x18>
 8007d68:	3501      	adds	r5, #1
 8007d6a:	4798      	blx	r3
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	42a3      	cmp	r3, r4
 8007d70:	461c      	mov	r4, r3
 8007d72:	d001      	beq.n	8007d78 <ai_layers_post_init_all+0x24>
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d1f0      	bne.n	8007d5a <ai_layers_post_init_all+0x6>
 8007d78:	4628      	mov	r0, r5
 8007d7a:	bd38      	pop	{r3, r4, r5, pc}

08007d7c <ai_layers_forward_all>:
 8007d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d80:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8007d84:	4604      	mov	r4, r0
 8007d86:	f1b8 0f00 	cmp.w	r8, #0
 8007d8a:	d02a      	beq.n	8007de2 <ai_layers_forward_all+0x66>
 8007d8c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007d8e:	6381      	str	r1, [r0, #56]	; 0x38
 8007d90:	b319      	cbz	r1, 8007dda <ai_layers_forward_all+0x5e>
 8007d92:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8007d94:	2001      	movs	r0, #1
 8007d96:	47c0      	blx	r8
 8007d98:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007d9a:	b1f6      	cbz	r6, 8007dda <ai_layers_forward_all+0x5e>
 8007d9c:	2700      	movs	r7, #0
 8007d9e:	4631      	mov	r1, r6
 8007da0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007da2:	2002      	movs	r0, #2
 8007da4:	47c0      	blx	r8
 8007da6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007da8:	4628      	mov	r0, r5
 8007daa:	696b      	ldr	r3, [r5, #20]
 8007dac:	4798      	blx	r3
 8007dae:	692e      	ldr	r6, [r5, #16]
 8007db0:	2003      	movs	r0, #3
 8007db2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007db4:	42b5      	cmp	r5, r6
 8007db6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007db8:	d007      	beq.n	8007dca <ai_layers_forward_all+0x4e>
 8007dba:	47c0      	blx	r8
 8007dbc:	3701      	adds	r7, #1
 8007dbe:	63a6      	str	r6, [r4, #56]	; 0x38
 8007dc0:	2e00      	cmp	r6, #0
 8007dc2:	d1ec      	bne.n	8007d9e <ai_layers_forward_all+0x22>
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dca:	2003      	movs	r0, #3
 8007dcc:	3701      	adds	r7, #1
 8007dce:	47c0      	blx	r8
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	4638      	mov	r0, r7
 8007dd4:	63a3      	str	r3, [r4, #56]	; 0x38
 8007dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dda:	2700      	movs	r7, #0
 8007ddc:	4638      	mov	r0, r7
 8007dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007de2:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8007de4:	6385      	str	r5, [r0, #56]	; 0x38
 8007de6:	2d00      	cmp	r5, #0
 8007de8:	d0f7      	beq.n	8007dda <ai_layers_forward_all+0x5e>
 8007dea:	4647      	mov	r7, r8
 8007dec:	696b      	ldr	r3, [r5, #20]
 8007dee:	4628      	mov	r0, r5
 8007df0:	4798      	blx	r3
 8007df2:	462b      	mov	r3, r5
 8007df4:	692d      	ldr	r5, [r5, #16]
 8007df6:	429d      	cmp	r5, r3
 8007df8:	d004      	beq.n	8007e04 <ai_layers_forward_all+0x88>
 8007dfa:	3701      	adds	r7, #1
 8007dfc:	63a5      	str	r5, [r4, #56]	; 0x38
 8007dfe:	2d00      	cmp	r5, #0
 8007e00:	d1f4      	bne.n	8007dec <ai_layers_forward_all+0x70>
 8007e02:	e7df      	b.n	8007dc4 <ai_layers_forward_all+0x48>
 8007e04:	2300      	movs	r3, #0
 8007e06:	3701      	adds	r7, #1
 8007e08:	63a3      	str	r3, [r4, #56]	; 0x38
 8007e0a:	e7db      	b.n	8007dc4 <ai_layers_forward_all+0x48>

08007e0c <align_factor>:
 8007e0c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007e10:	4602      	mov	r2, r0
 8007e12:	b508      	push	{r3, lr}
 8007e14:	eeb4 0a67 	vcmp.f32	s0, s15
 8007e18:	2300      	movs	r3, #0
 8007e1a:	8003      	strh	r3, [r0, #0]
 8007e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e20:	d524      	bpl.n	8007e6c <align_factor+0x60>
 8007e22:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e2a:	dd1f      	ble.n	8007e6c <align_factor+0x60>
 8007e2c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007e30:	2301      	movs	r3, #1
 8007e32:	e005      	b.n	8007e40 <align_factor+0x34>
 8007e34:	8013      	strh	r3, [r2, #0]
 8007e36:	b28b      	uxth	r3, r1
 8007e38:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007e3c:	2b21      	cmp	r3, #33	; 0x21
 8007e3e:	d02b      	beq.n	8007e98 <align_factor+0x8c>
 8007e40:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007e44:	1c59      	adds	r1, r3, #1
 8007e46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e4a:	d4f3      	bmi.n	8007e34 <align_factor+0x28>
 8007e4c:	eddf 7a17 	vldr	s15, [pc, #92]	; 8007eac <align_factor+0xa0>
 8007e50:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007e54:	ee17 0a90 	vmov	r0, s15
 8007e58:	f7f8 faba 	bl	80003d0 <__aeabi_f2lz>
 8007e5c:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8007e60:	d003      	beq.n	8007e6a <align_factor+0x5e>
 8007e62:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8007e66:	ea80 70e1 	eor.w	r0, r0, r1, asr #31
 8007e6a:	bd08      	pop	{r3, pc}
 8007e6c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8007e70:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007e74:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8007e78:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8007e7c:	e005      	b.n	8007e8a <align_factor+0x7e>
 8007e7e:	8013      	strh	r3, [r2, #0]
 8007e80:	b28b      	uxth	r3, r1
 8007e82:	ee20 0a07 	vmul.f32	s0, s0, s14
 8007e86:	4283      	cmp	r3, r0
 8007e88:	d00a      	beq.n	8007ea0 <align_factor+0x94>
 8007e8a:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8007e8e:	1e59      	subs	r1, r3, #1
 8007e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e94:	dcf3      	bgt.n	8007e7e <align_factor+0x72>
 8007e96:	e7d9      	b.n	8007e4c <align_factor+0x40>
 8007e98:	2300      	movs	r3, #0
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	8013      	strh	r3, [r2, #0]
 8007e9e:	bd08      	pop	{r3, pc}
 8007ea0:	f64f 73e2 	movw	r3, #65506	; 0xffe2
 8007ea4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007ea8:	8013      	strh	r3, [r2, #0]
 8007eaa:	e7cf      	b.n	8007e4c <align_factor+0x40>
 8007eac:	4f000000 	.word	0x4f000000

08007eb0 <st_sssa8_conv_dw_Wadapt>:
 8007eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb4:	088c      	lsrs	r4, r1, #2
 8007eb6:	b089      	sub	sp, #36	; 0x24
 8007eb8:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8007eba:	9007      	str	r0, [sp, #28]
 8007ebc:	9404      	str	r4, [sp, #16]
 8007ebe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ec2:	d055      	beq.n	8007f70 <st_sssa8_conv_dw_Wadapt+0xc0>
 8007ec4:	fb03 f902 	mul.w	r9, r3, r2
 8007ec8:	461f      	mov	r7, r3
 8007eca:	4616      	mov	r6, r2
 8007ecc:	1e62      	subs	r2, r4, #1
 8007ece:	f3c9 094f 	ubfx	r9, r9, #1, #16
 8007ed2:	f100 0a04 	add.w	sl, r0, #4
 8007ed6:	b292      	uxth	r2, r2
 8007ed8:	4680      	mov	r8, r0
 8007eda:	fb16 fb07 	smulbb	fp, r6, r7
 8007ede:	f109 33ff 	add.w	r3, r9, #4294967295
 8007ee2:	eb0a 0a82 	add.w	sl, sl, r2, lsl #2
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	f00b 0401 	and.w	r4, fp, #1
 8007eec:	004f      	lsls	r7, r1, #1
 8007eee:	011a      	lsls	r2, r3, #4
 8007ef0:	9401      	str	r4, [sp, #4]
 8007ef2:	3220      	adds	r2, #32
 8007ef4:	9203      	str	r2, [sp, #12]
 8007ef6:	1c5a      	adds	r2, r3, #1
 8007ef8:	fb03 1301 	mla	r3, r3, r1, r1
 8007efc:	0112      	lsls	r2, r2, #4
 8007efe:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8007f02:	9202      	str	r2, [sp, #8]
 8007f04:	4644      	mov	r4, r8
 8007f06:	f1b9 0f00 	cmp.w	r9, #0
 8007f0a:	d06d      	beq.n	8007fe8 <st_sssa8_conv_dw_Wadapt+0x138>
 8007f0c:	9b03      	ldr	r3, [sp, #12]
 8007f0e:	f105 0210 	add.w	r2, r5, #16
 8007f12:	eb05 0e03 	add.w	lr, r5, r3
 8007f16:	3210      	adds	r2, #16
 8007f18:	5866      	ldr	r6, [r4, r1]
 8007f1a:	6823      	ldr	r3, [r4, #0]
 8007f1c:	443c      	add	r4, r7
 8007f1e:	4572      	cmp	r2, lr
 8007f20:	eac6 4023 	pkhtb	r0, r6, r3, asr #16
 8007f24:	eac3 4306 	pkhbt	r3, r3, r6, lsl #16
 8007f28:	ea4f 2630 	mov.w	r6, r0, ror #8
 8007f2c:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8007f30:	fa2f f080 	sxtb16	r0, r0
 8007f34:	fa2f f383 	sxtb16	r3, r3
 8007f38:	fa2f f686 	sxtb16	r6, r6
 8007f3c:	f842 3c20 	str.w	r3, [r2, #-32]
 8007f40:	f842 0c18 	str.w	r0, [r2, #-24]
 8007f44:	fa2f f38c 	sxtb16	r3, ip
 8007f48:	f842 6c14 	str.w	r6, [r2, #-20]
 8007f4c:	f842 3c1c 	str.w	r3, [r2, #-28]
 8007f50:	d1e1      	bne.n	8007f16 <st_sssa8_conv_dw_Wadapt+0x66>
 8007f52:	9b02      	ldr	r3, [sp, #8]
 8007f54:	eb0b 0408 	add.w	r4, fp, r8
 8007f58:	18ea      	adds	r2, r5, r3
 8007f5a:	9b01      	ldr	r3, [sp, #4]
 8007f5c:	bb6b      	cbnz	r3, 8007fba <st_sssa8_conv_dw_Wadapt+0x10a>
 8007f5e:	4615      	mov	r5, r2
 8007f60:	f108 0804 	add.w	r8, r8, #4
 8007f64:	45d0      	cmp	r8, sl
 8007f66:	d1cd      	bne.n	8007f04 <st_sssa8_conv_dw_Wadapt+0x54>
 8007f68:	9b04      	ldr	r3, [sp, #16]
 8007f6a:	009b      	lsls	r3, r3, #2
 8007f6c:	b29b      	uxth	r3, r3
 8007f6e:	9304      	str	r3, [sp, #16]
 8007f70:	f011 0303 	ands.w	r3, r1, #3
 8007f74:	d035      	beq.n	8007fe2 <st_sssa8_conv_dw_Wadapt+0x132>
 8007f76:	e9dd 2005 	ldrd	r2, r0, [sp, #20]
 8007f7a:	fb12 f000 	smulbb	r0, r2, r0
 8007f7e:	b280      	uxth	r0, r0
 8007f80:	b378      	cbz	r0, 8007fe2 <st_sssa8_conv_dw_Wadapt+0x132>
 8007f82:	2901      	cmp	r1, #1
 8007f84:	d132      	bne.n	8007fec <st_sssa8_conv_dw_Wadapt+0x13c>
 8007f86:	0047      	lsls	r7, r0, #1
 8007f88:	f8dd c010 	ldr.w	ip, [sp, #16]
 8007f8c:	eb05 0040 	add.w	r0, r5, r0, lsl #1
 8007f90:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8007f94:	4664      	mov	r4, ip
 8007f96:	4601      	mov	r1, r0
 8007f98:	1e63      	subs	r3, r4, #1
 8007f9a:	1c62      	adds	r2, r4, #1
 8007f9c:	4626      	mov	r6, r4
 8007f9e:	4473      	add	r3, lr
 8007fa0:	b294      	uxth	r4, r2
 8007fa2:	f913 2f01 	ldrsb.w	r2, [r3, #1]!
 8007fa6:	f825 2b02 	strh.w	r2, [r5], #2
 8007faa:	428d      	cmp	r5, r1
 8007fac:	d1f9      	bne.n	8007fa2 <st_sssa8_conv_dw_Wadapt+0xf2>
 8007fae:	4566      	cmp	r6, ip
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	4439      	add	r1, r7
 8007fb4:	d015      	beq.n	8007fe2 <st_sssa8_conv_dw_Wadapt+0x132>
 8007fb6:	4438      	add	r0, r7
 8007fb8:	e7ee      	b.n	8007f98 <st_sssa8_conv_dw_Wadapt+0xe8>
 8007fba:	6823      	ldr	r3, [r4, #0]
 8007fbc:	f102 0508 	add.w	r5, r2, #8
 8007fc0:	eac3 2003 	pkhbt	r0, r3, r3, lsl #8
 8007fc4:	eac3 6323 	pkhtb	r3, r3, r3, asr #24
 8007fc8:	fa2f f080 	sxtb16	r0, r0
 8007fcc:	ea4f 4333 	mov.w	r3, r3, ror #16
 8007fd0:	8010      	strh	r0, [r2, #0]
 8007fd2:	fa2f f383 	sxtb16	r3, r3
 8007fd6:	0c00      	lsrs	r0, r0, #16
 8007fd8:	8093      	strh	r3, [r2, #4]
 8007fda:	0c1b      	lsrs	r3, r3, #16
 8007fdc:	8050      	strh	r0, [r2, #2]
 8007fde:	80d3      	strh	r3, [r2, #6]
 8007fe0:	e7be      	b.n	8007f60 <st_sssa8_conv_dw_Wadapt+0xb0>
 8007fe2:	b009      	add	sp, #36	; 0x24
 8007fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe8:	462a      	mov	r2, r5
 8007fea:	e7b6      	b.n	8007f5a <st_sssa8_conv_dw_Wadapt+0xaa>
 8007fec:	9a04      	ldr	r2, [sp, #16]
 8007fee:	eb05 0740 	add.w	r7, r5, r0, lsl #1
 8007ff2:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8007ff6:	0040      	lsls	r0, r0, #1
 8007ff8:	4413      	add	r3, r2
 8007ffa:	463c      	mov	r4, r7
 8007ffc:	4694      	mov	ip, r2
 8007ffe:	b29e      	uxth	r6, r3
 8008000:	462b      	mov	r3, r5
 8008002:	f10c 0501 	add.w	r5, ip, #1
 8008006:	eb0e 020c 	add.w	r2, lr, ip
 800800a:	fa1f fc85 	uxth.w	ip, r5
 800800e:	f992 5000 	ldrsb.w	r5, [r2]
 8008012:	440a      	add	r2, r1
 8008014:	f823 5b02 	strh.w	r5, [r3], #2
 8008018:	42a3      	cmp	r3, r4
 800801a:	d1f8      	bne.n	800800e <st_sssa8_conv_dw_Wadapt+0x15e>
 800801c:	45b4      	cmp	ip, r6
 800801e:	4404      	add	r4, r0
 8008020:	463b      	mov	r3, r7
 8008022:	d0de      	beq.n	8007fe2 <st_sssa8_conv_dw_Wadapt+0x132>
 8008024:	4407      	add	r7, r0
 8008026:	e7ec      	b.n	8008002 <st_sssa8_conv_dw_Wadapt+0x152>

08008028 <st_sssa8_convolve_dw>:
 8008028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800802c:	ed2d 8b02 	vpush	{d8}
 8008030:	b0db      	sub	sp, #364	; 0x16c
 8008032:	9315      	str	r3, [sp, #84]	; 0x54
 8008034:	9b70      	ldr	r3, [sp, #448]	; 0x1c0
 8008036:	912d      	str	r1, [sp, #180]	; 0xb4
 8008038:	f9b3 1000 	ldrsh.w	r1, [r3]
 800803c:	9b6f      	ldr	r3, [sp, #444]	; 0x1bc
 800803e:	9211      	str	r2, [sp, #68]	; 0x44
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f8bd 21a0 	ldrh.w	r2, [sp, #416]	; 0x1a0
 8008046:	9308      	str	r3, [sp, #32]
 8008048:	1e4b      	subs	r3, r1, #1
 800804a:	922b      	str	r2, [sp, #172]	; 0xac
 800804c:	f8bd 21a4 	ldrh.w	r2, [sp, #420]	; 0x1a4
 8008050:	9313      	str	r3, [sp, #76]	; 0x4c
 8008052:	9231      	str	r2, [sp, #196]	; 0xc4
 8008054:	b29a      	uxth	r2, r3
 8008056:	f8bd 31a8 	ldrh.w	r3, [sp, #424]	; 0x1a8
 800805a:	9017      	str	r0, [sp, #92]	; 0x5c
 800805c:	2a14      	cmp	r2, #20
 800805e:	932c      	str	r3, [sp, #176]	; 0xb0
 8008060:	f8bd 31ac 	ldrh.w	r3, [sp, #428]	; 0x1ac
 8008064:	f8bd 01d0 	ldrh.w	r0, [sp, #464]	; 0x1d0
 8008068:	9332      	str	r3, [sp, #200]	; 0xc8
 800806a:	f8bd 31b0 	ldrh.w	r3, [sp, #432]	; 0x1b0
 800806e:	9023      	str	r0, [sp, #140]	; 0x8c
 8008070:	931f      	str	r3, [sp, #124]	; 0x7c
 8008072:	f8bd 31b4 	ldrh.w	r3, [sp, #436]	; 0x1b4
 8008076:	f8bd 01d4 	ldrh.w	r0, [sp, #468]	; 0x1d4
 800807a:	9333      	str	r3, [sp, #204]	; 0xcc
 800807c:	f99d 31c4 	ldrsb.w	r3, [sp, #452]	; 0x1c4
 8008080:	f8bd b19c 	ldrh.w	fp, [sp, #412]	; 0x19c
 8008084:	9316      	str	r3, [sp, #88]	; 0x58
 8008086:	9105      	str	r1, [sp, #20]
 8008088:	f99d 31c8 	ldrsb.w	r3, [sp, #456]	; 0x1c8
 800808c:	9034      	str	r0, [sp, #208]	; 0xd0
 800808e:	f200 84cb 	bhi.w	8008a28 <st_sssa8_convolve_dw+0xa00>
 8008092:	2201      	movs	r2, #1
 8008094:	408b      	lsls	r3, r1
 8008096:	408a      	lsls	r2, r1
 8008098:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800809c:	9306      	str	r3, [sp, #24]
 800809e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80080a0:	a950      	add	r1, sp, #320	; 0x140
 80080a2:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 80080a4:	a846      	add	r0, sp, #280	; 0x118
 80080a6:	933c      	str	r3, [sp, #240]	; 0xf0
 80080a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80080aa:	9243      	str	r2, [sp, #268]	; 0x10c
 80080ac:	933b      	str	r3, [sp, #236]	; 0xec
 80080ae:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80080b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080b2:	9252      	str	r2, [sp, #328]	; 0x148
 80080b4:	9340      	str	r3, [sp, #256]	; 0x100
 80080b6:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 80080b8:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 80080ba:	9253      	str	r2, [sp, #332]	; 0x14c
 80080bc:	933f      	str	r3, [sp, #252]	; 0xfc
 80080be:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80080c0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80080c2:	9254      	str	r2, [sp, #336]	; 0x150
 80080c4:	9344      	str	r3, [sp, #272]	; 0x110
 80080c6:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 80080c8:	fb03 f303 	mul.w	r3, r3, r3
 80080cc:	9255      	str	r2, [sp, #340]	; 0x154
 80080ce:	fb0b f303 	mul.w	r3, fp, r3
 80080d2:	9a76      	ldr	r2, [sp, #472]	; 0x1d8
 80080d4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80080d8:	aa3a      	add	r2, sp, #232	; 0xe8
 80080da:	9314      	str	r3, [sp, #80]	; 0x50
 80080dc:	ab42      	add	r3, sp, #264	; 0x108
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	ab3e      	add	r3, sp, #248	; 0xf8
 80080e2:	f002 fa19 	bl	800a518 <ai_padding_opt_init>
 80080e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080e8:	fbbb f3f3 	udiv	r3, fp, r3
 80080ec:	079a      	lsls	r2, r3, #30
 80080ee:	9319      	str	r3, [sp, #100]	; 0x64
 80080f0:	f040 8497 	bne.w	8008a22 <st_sssa8_convolve_dw+0x9fa>
 80080f4:	2204      	movs	r2, #4
 80080f6:	109b      	asrs	r3, r3, #2
 80080f8:	9219      	str	r2, [sp, #100]	; 0x64
 80080fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80080fc:	9934      	ldr	r1, [sp, #208]	; 0xd0
 80080fe:	4252      	negs	r2, r2
 8008100:	eac2 4702 	pkhbt	r7, r2, r2, lsl #16
 8008104:	2900      	cmp	r1, #0
 8008106:	f000 81b1 	beq.w	800846c <st_sssa8_convolve_dw+0x444>
 800810a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800810c:	ea4f 069b 	mov.w	r6, fp, lsr #2
 8008110:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 8008112:	46b8      	mov	r8, r7
 8008114:	fb01 f003 	mul.w	r0, r1, r3
 8008118:	9625      	str	r6, [sp, #148]	; 0x94
 800811a:	902f      	str	r0, [sp, #188]	; 0xbc
 800811c:	9831      	ldr	r0, [sp, #196]	; 0xc4
 800811e:	fb15 f300 	smulbb	r3, r5, r0
 8008122:	fb00 f205 	mul.w	r2, r0, r5
 8008126:	b29c      	uxth	r4, r3
 8008128:	f3c2 004f 	ubfx	r0, r2, #1, #16
 800812c:	f003 0301 	and.w	r3, r3, #1
 8008130:	1e72      	subs	r2, r6, #1
 8008132:	1e61      	subs	r1, r4, #1
 8008134:	900a      	str	r0, [sp, #40]	; 0x28
 8008136:	9424      	str	r4, [sp, #144]	; 0x90
 8008138:	b292      	uxth	r2, r2
 800813a:	b289      	uxth	r1, r1
 800813c:	9c05      	ldr	r4, [sp, #20]
 800813e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008140:	1e43      	subs	r3, r0, #1
 8008142:	1c48      	adds	r0, r1, #1
 8008144:	1c51      	adds	r1, r2, #1
 8008146:	b29b      	uxth	r3, r3
 8008148:	901b      	str	r0, [sp, #108]	; 0x6c
 800814a:	1ea0      	subs	r0, r4, #2
 800814c:	2401      	movs	r4, #1
 800814e:	4084      	lsls	r4, r0
 8008150:	9412      	str	r4, [sp, #72]	; 0x48
 8008152:	9c32      	ldr	r4, [sp, #200]	; 0xc8
 8008154:	4260      	negs	r0, r4
 8008156:	b284      	uxth	r4, r0
 8008158:	9430      	str	r4, [sp, #192]	; 0xc0
 800815a:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800815c:	f104 3cff 	add.w	ip, r4, #4294967295
 8008160:	08a0      	lsrs	r0, r4, #2
 8008162:	f024 0403 	bic.w	r4, r4, #3
 8008166:	0080      	lsls	r0, r0, #2
 8008168:	f8cd c084 	str.w	ip, [sp, #132]	; 0x84
 800816c:	9422      	str	r4, [sp, #136]	; 0x88
 800816e:	9c6e      	ldr	r4, [sp, #440]	; 0x1b8
 8008170:	9027      	str	r0, [sp, #156]	; 0x9c
 8008172:	f104 0020 	add.w	r0, r4, #32
 8008176:	011c      	lsls	r4, r3, #4
 8008178:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 800817c:	9429      	str	r4, [sp, #164]	; 0xa4
 800817e:	2400      	movs	r4, #0
 8008180:	920c      	str	r2, [sp, #48]	; 0x30
 8008182:	1c5a      	adds	r2, r3, #1
 8008184:	0112      	lsls	r2, r2, #4
 8008186:	920e      	str	r2, [sp, #56]	; 0x38
 8008188:	fb03 b20b 	mla	r2, r3, fp, fp
 800818c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800818e:	fb03 f305 	mul.w	r3, r3, r5
 8008192:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8008194:	0052      	lsls	r2, r2, #1
 8008196:	9337      	str	r3, [sp, #220]	; 0xdc
 8008198:	f00b 0303 	and.w	r3, fp, #3
 800819c:	920f      	str	r2, [sp, #60]	; 0x3c
 800819e:	931e      	str	r3, [sp, #120]	; 0x78
 80081a0:	4663      	mov	r3, ip
 80081a2:	1b5b      	subs	r3, r3, r5
 80081a4:	4625      	mov	r5, r4
 80081a6:	9326      	str	r3, [sp, #152]	; 0x98
 80081a8:	ea4f 034b 	mov.w	r3, fp, lsl #1
 80081ac:	9328      	str	r3, [sp, #160]	; 0xa0
 80081ae:	008b      	lsls	r3, r1, #2
 80081b0:	932a      	str	r3, [sp, #168]	; 0xa8
 80081b2:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 80081b4:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80081b8:	9339      	str	r3, [sp, #228]	; 0xe4
 80081ba:	00b3      	lsls	r3, r6, #2
 80081bc:	465e      	mov	r6, fp
 80081be:	9338      	str	r3, [sp, #224]	; 0xe0
 80081c0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 80081c2:	0043      	lsls	r3, r0, #1
 80081c4:	932e      	str	r3, [sp, #184]	; 0xb8
 80081c6:	f89d 3058 	ldrb.w	r3, [sp, #88]	; 0x58
 80081ca:	ee08 3a10 	vmov	s16, r3
 80081ce:	a846      	add	r0, sp, #280	; 0x118
 80081d0:	f002 f9fc 	bl	800a5cc <ai_padding_opt_phase1>
 80081d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	f000 8429 	beq.w	8008a2e <st_sssa8_convolve_dw+0xa06>
 80081dc:	b2a3      	uxth	r3, r4
 80081de:	9336      	str	r3, [sp, #216]	; 0xd8
 80081e0:	e9dd 3231 	ldrd	r3, r2, [sp, #196]	; 0xc4
 80081e4:	1a9b      	subs	r3, r3, r2
 80081e6:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 80081e8:	fb02 3305 	mla	r3, r2, r5, r3
 80081ec:	f9bd 20c0 	ldrsh.w	r2, [sp, #192]	; 0xc0
 80081f0:	9310      	str	r3, [sp, #64]	; 0x40
 80081f2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80081f4:	9220      	str	r2, [sp, #128]	; 0x80
 80081f6:	425b      	negs	r3, r3
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	9318      	str	r3, [sp, #96]	; 0x60
 80081fc:	2300      	movs	r3, #0
 80081fe:	4619      	mov	r1, r3
 8008200:	9a46      	ldr	r2, [sp, #280]	; 0x118
 8008202:	2a00      	cmp	r2, #0
 8008204:	f000 81fd 	beq.w	8008602 <st_sssa8_convolve_dw+0x5da>
 8008208:	3a01      	subs	r2, #1
 800820a:	9246      	str	r2, [sp, #280]	; 0x118
 800820c:	2201      	movs	r2, #1
 800820e:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 8008212:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008214:	2a01      	cmp	r2, #1
 8008216:	f000 8266 	beq.w	80086e6 <st_sssa8_convolve_dw+0x6be>
 800821a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800821c:	2a04      	cmp	r2, #4
 800821e:	f000 8398 	beq.w	8008952 <st_sssa8_convolve_dw+0x92a>
 8008222:	2a02      	cmp	r2, #2
 8008224:	9820      	ldr	r0, [sp, #128]	; 0x80
 8008226:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008228:	f000 82aa 	beq.w	8008780 <st_sssa8_convolve_dw+0x758>
 800822c:	4282      	cmp	r2, r0
 800822e:	f340 83f3 	ble.w	8008a18 <st_sssa8_convolve_dw+0x9f0>
 8008232:	b29b      	uxth	r3, r3
 8008234:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8008236:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8008238:	931c      	str	r3, [sp, #112]	; 0x70
 800823a:	fb01 2100 	mla	r1, r1, r0, r2
 800823e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008240:	1acf      	subs	r7, r1, r3
 8008242:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 8008246:	42bb      	cmp	r3, r7
 8008248:	9309      	str	r3, [sp, #36]	; 0x24
 800824a:	da39      	bge.n	80082c0 <st_sssa8_convolve_dw+0x298>
 800824c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800824e:	46b3      	mov	fp, r6
 8008250:	f8cd 80d4 	str.w	r8, [sp, #212]	; 0xd4
 8008254:	ee18 aa10 	vmov	sl, s16
 8008258:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 800825c:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
 8008260:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8008262:	9702      	str	r7, [sp, #8]
 8008264:	9304      	str	r3, [sp, #16]
 8008266:	9a04      	ldr	r2, [sp, #16]
 8008268:	9911      	ldr	r1, [sp, #68]	; 0x44
 800826a:	0fd2      	lsrs	r2, r2, #31
 800826c:	4299      	cmp	r1, r3
 800826e:	bfd8      	it	le
 8008270:	f042 0201 	orrle.w	r2, r2, #1
 8008274:	fb08 f303 	mul.w	r3, r8, r3
 8008278:	9203      	str	r2, [sp, #12]
 800827a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800827c:	9307      	str	r3, [sp, #28]
 800827e:	4614      	mov	r4, r2
 8008280:	0fe3      	lsrs	r3, r4, #31
 8008282:	4590      	cmp	r8, r2
 8008284:	bfd8      	it	le
 8008286:	f043 0301 	orrle.w	r3, r3, #1
 800828a:	b91b      	cbnz	r3, 8008294 <st_sssa8_convolve_dw+0x26c>
 800828c:	9b03      	ldr	r3, [sp, #12]
 800828e:	2b00      	cmp	r3, #0
 8008290:	f000 8149 	beq.w	8008526 <st_sssa8_convolve_dw+0x4fe>
 8008294:	465a      	mov	r2, fp
 8008296:	4649      	mov	r1, r9
 8008298:	4650      	mov	r0, sl
 800829a:	f002 f9b1 	bl	800a600 <st_uint8_fill>
 800829e:	3401      	adds	r4, #1
 80082a0:	9b02      	ldr	r3, [sp, #8]
 80082a2:	44d9      	add	r9, fp
 80082a4:	b224      	sxth	r4, r4
 80082a6:	429c      	cmp	r4, r3
 80082a8:	4622      	mov	r2, r4
 80082aa:	dbe9      	blt.n	8008280 <st_sssa8_convolve_dw+0x258>
 80082ac:	9b04      	ldr	r3, [sp, #16]
 80082ae:	9910      	ldr	r1, [sp, #64]	; 0x40
 80082b0:	3301      	adds	r3, #1
 80082b2:	b21b      	sxth	r3, r3
 80082b4:	428b      	cmp	r3, r1
 80082b6:	9304      	str	r3, [sp, #16]
 80082b8:	dbd5      	blt.n	8008266 <st_sssa8_convolve_dw+0x23e>
 80082ba:	f8dd 80d4 	ldr.w	r8, [sp, #212]	; 0xd4
 80082be:	465e      	mov	r6, fp
 80082c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 81d7 	beq.w	8008676 <st_sssa8_convolve_dw+0x64e>
 80082c8:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 80082ca:	46b3      	mov	fp, r6
 80082cc:	9d76      	ldr	r5, [sp, #472]	; 0x1d8
 80082ce:	f103 0e10 	add.w	lr, r3, #16
 80082d2:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 80082d4:	462f      	mov	r7, r5
 80082d6:	3304      	adds	r3, #4
 80082d8:	f8cd e010 	str.w	lr, [sp, #16]
 80082dc:	f8dd e0a0 	ldr.w	lr, [sp, #160]	; 0xa0
 80082e0:	9303      	str	r3, [sp, #12]
 80082e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80082e4:	9302      	str	r3, [sp, #8]
 80082e6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80082e8:	3320      	adds	r3, #32
 80082ea:	930d      	str	r3, [sp, #52]	; 0x34
 80082ec:	f9bd 3058 	ldrsh.w	r3, [sp, #88]	; 0x58
 80082f0:	9309      	str	r3, [sp, #36]	; 0x24
 80082f2:	9b05      	ldr	r3, [sp, #20]
 80082f4:	f1c3 0301 	rsb	r3, r3, #1
 80082f8:	931a      	str	r3, [sp, #104]	; 0x68
 80082fa:	9b04      	ldr	r3, [sp, #16]
 80082fc:	9a02      	ldr	r2, [sp, #8]
 80082fe:	e953 5404 	ldrd	r5, r4, [r3, #-16]
 8008302:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008306:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008308:	b3ab      	cbz	r3, 8008376 <st_sssa8_convolve_dw+0x34e>
 800830a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800830c:	f107 0310 	add.w	r3, r7, #16
 8008310:	9707      	str	r7, [sp, #28]
 8008312:	eb07 0c06 	add.w	ip, r7, r6
 8008316:	465e      	mov	r6, fp
 8008318:	f8d2 b000 	ldr.w	fp, [r2]
 800831c:	f852 9006 	ldr.w	r9, [r2, r6]
 8008320:	4472      	add	r2, lr
 8008322:	eacb 4a09 	pkhbt	sl, fp, r9, lsl #16
 8008326:	f853 7c10 	ldr.w	r7, [r3, #-16]
 800832a:	eac9 492b 	pkhtb	r9, r9, fp, asr #16
 800832e:	fa28 fb8a 	sxtab16	fp, r8, sl
 8008332:	fb27 550b 	smlad	r5, r7, fp, r5
 8008336:	ea4f 2a3a 	mov.w	sl, sl, ror #8
 800833a:	f853 7c0c 	ldr.w	r7, [r3, #-12]
 800833e:	fa28 fa8a 	sxtab16	sl, r8, sl
 8008342:	fb27 440a 	smlad	r4, r7, sl, r4
 8008346:	f853 7c08 	ldr.w	r7, [r3, #-8]
 800834a:	fa28 fa89 	sxtab16	sl, r8, r9
 800834e:	fb27 000a 	smlad	r0, r7, sl, r0
 8008352:	ea4f 2939 	mov.w	r9, r9, ror #8
 8008356:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800835a:	fa28 f989 	sxtab16	r9, r8, r9
 800835e:	fb27 1109 	smlad	r1, r7, r9, r1
 8008362:	3310      	adds	r3, #16
 8008364:	459c      	cmp	ip, r3
 8008366:	d1d7      	bne.n	8008318 <st_sssa8_convolve_dw+0x2f0>
 8008368:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800836a:	46b3      	mov	fp, r6
 800836c:	9f07      	ldr	r7, [sp, #28]
 800836e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008370:	441f      	add	r7, r3
 8008372:	9b02      	ldr	r3, [sp, #8]
 8008374:	189a      	adds	r2, r3, r2
 8008376:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008378:	b1e3      	cbz	r3, 80083b4 <st_sssa8_convolve_dw+0x38c>
 800837a:	6813      	ldr	r3, [r2, #0]
 800837c:	3708      	adds	r7, #8
 800837e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008380:	b25a      	sxtb	r2, r3
 8008382:	f837 cc08 	ldrh.w	ip, [r7, #-8]
 8008386:	f837 9c06 	ldrh.w	r9, [r7, #-6]
 800838a:	1b92      	subs	r2, r2, r6
 800838c:	f837 ac04 	ldrh.w	sl, [r7, #-4]
 8008390:	fb1c 5502 	smlabb	r5, ip, r2, r5
 8008394:	f343 2207 	sbfx	r2, r3, #8, #8
 8008398:	1b92      	subs	r2, r2, r6
 800839a:	fb19 4402 	smlabb	r4, r9, r2, r4
 800839e:	f343 4207 	sbfx	r2, r3, #16, #8
 80083a2:	ebc6 6323 	rsb	r3, r6, r3, asr #24
 80083a6:	1b92      	subs	r2, r2, r6
 80083a8:	fb1a 0002 	smlabb	r0, sl, r2, r0
 80083ac:	f837 2c02 	ldrh.w	r2, [r7, #-2]
 80083b0:	fb12 1103 	smlabb	r1, r2, r3, r1
 80083b4:	9b05      	ldr	r3, [sp, #20]
 80083b6:	2b15      	cmp	r3, #21
 80083b8:	dd5e      	ble.n	8008478 <st_sssa8_convolve_dw+0x450>
 80083ba:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80083bc:	9b08      	ldr	r3, [sp, #32]
 80083be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083c0:	fb55 2503 	smmla	r5, r5, r3, r2
 80083c4:	fb54 2c03 	smmla	ip, r4, r3, r2
 80083c8:	4135      	asrs	r5, r6
 80083ca:	9c06      	ldr	r4, [sp, #24]
 80083cc:	fb50 2003 	smmla	r0, r0, r3, r2
 80083d0:	4425      	add	r5, r4
 80083d2:	fb51 2103 	smmla	r1, r1, r3, r2
 80083d6:	f305 0507 	ssat	r5, #8, r5
 80083da:	9b03      	ldr	r3, [sp, #12]
 80083dc:	fa4c f406 	asr.w	r4, ip, r6
 80083e0:	9a06      	ldr	r2, [sp, #24]
 80083e2:	f803 5c04 	strb.w	r5, [r3, #-4]
 80083e6:	18a3      	adds	r3, r4, r2
 80083e8:	f303 0307 	ssat	r3, #8, r3
 80083ec:	9c03      	ldr	r4, [sp, #12]
 80083ee:	4130      	asrs	r0, r6
 80083f0:	f804 3c03 	strb.w	r3, [r4, #-3]
 80083f4:	1883      	adds	r3, r0, r2
 80083f6:	f303 0307 	ssat	r3, #8, r3
 80083fa:	4131      	asrs	r1, r6
 80083fc:	f804 3c02 	strb.w	r3, [r4, #-2]
 8008400:	188b      	adds	r3, r1, r2
 8008402:	f303 0307 	ssat	r3, #8, r3
 8008406:	4622      	mov	r2, r4
 8008408:	f804 3c01 	strb.w	r3, [r4, #-1]
 800840c:	3204      	adds	r2, #4
 800840e:	9b04      	ldr	r3, [sp, #16]
 8008410:	9203      	str	r2, [sp, #12]
 8008412:	3310      	adds	r3, #16
 8008414:	9a02      	ldr	r2, [sp, #8]
 8008416:	9304      	str	r3, [sp, #16]
 8008418:	3204      	adds	r2, #4
 800841a:	9202      	str	r2, [sp, #8]
 800841c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800841e:	429a      	cmp	r2, r3
 8008420:	f47f af6b 	bne.w	80082fa <st_sssa8_convolve_dw+0x2d2>
 8008424:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 8008426:	463d      	mov	r5, r7
 8008428:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800842a:	465e      	mov	r6, fp
 800842c:	4413      	add	r3, r2
 800842e:	9373      	str	r3, [sp, #460]	; 0x1cc
 8008430:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008432:	2b00      	cmp	r3, #0
 8008434:	f040 8201 	bne.w	800883a <st_sssa8_convolve_dw+0x812>
 8008438:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800843a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800843c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800843e:	440a      	add	r2, r1
 8008440:	3301      	adds	r3, #1
 8008442:	b292      	uxth	r2, r2
 8008444:	b21b      	sxth	r3, r3
 8008446:	9218      	str	r2, [sp, #96]	; 0x60
 8008448:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800844a:	4619      	mov	r1, r3
 800844c:	429a      	cmp	r2, r3
 800844e:	f73f aed7 	bgt.w	8008200 <st_sssa8_convolve_dw+0x1d8>
 8008452:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8008454:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 8008456:	9c36      	ldr	r4, [sp, #216]	; 0xd8
 8008458:	4413      	add	r3, r2
 800845a:	3401      	adds	r4, #1
 800845c:	b29b      	uxth	r3, r3
 800845e:	b224      	sxth	r4, r4
 8008460:	9330      	str	r3, [sp, #192]	; 0xc0
 8008462:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 8008464:	4625      	mov	r5, r4
 8008466:	42a3      	cmp	r3, r4
 8008468:	f73f aeb1 	bgt.w	80081ce <st_sssa8_convolve_dw+0x1a6>
 800846c:	2000      	movs	r0, #0
 800846e:	b05b      	add	sp, #364	; 0x16c
 8008470:	ecbd 8b02 	vpop	{d8}
 8008474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008478:	2b00      	cmp	r3, #0
 800847a:	dd23      	ble.n	80084c4 <st_sssa8_convolve_dw+0x49c>
 800847c:	9a08      	ldr	r2, [sp, #32]
 800847e:	006d      	lsls	r5, r5, #1
 8008480:	9e06      	ldr	r6, [sp, #24]
 8008482:	0064      	lsls	r4, r4, #1
 8008484:	fb55 6502 	smmla	r5, r5, r2, r6
 8008488:	0040      	lsls	r0, r0, #1
 800848a:	411d      	asrs	r5, r3
 800848c:	0049      	lsls	r1, r1, #1
 800848e:	fb54 6402 	smmla	r4, r4, r2, r6
 8008492:	fb50 6002 	smmla	r0, r0, r2, r6
 8008496:	fb51 6102 	smmla	r1, r1, r2, r6
 800849a:	f305 0507 	ssat	r5, #8, r5
 800849e:	9a03      	ldr	r2, [sp, #12]
 80084a0:	411c      	asrs	r4, r3
 80084a2:	f802 5c04 	strb.w	r5, [r2, #-4]
 80084a6:	f304 0407 	ssat	r4, #8, r4
 80084aa:	4118      	asrs	r0, r3
 80084ac:	f802 4c03 	strb.w	r4, [r2, #-3]
 80084b0:	f300 0007 	ssat	r0, #8, r0
 80084b4:	4119      	asrs	r1, r3
 80084b6:	f802 0c02 	strb.w	r0, [r2, #-2]
 80084ba:	f301 0107 	ssat	r1, #8, r1
 80084be:	f802 1c01 	strb.w	r1, [r2, #-1]
 80084c2:	e7a3      	b.n	800840c <st_sssa8_convolve_dw+0x3e4>
 80084c4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80084c6:	fa05 f302 	lsl.w	r3, r5, r2
 80084ca:	f303 031f 	ssat	r3, #32, r3
 80084ce:	9e08      	ldr	r6, [sp, #32]
 80084d0:	fb53 f316 	smmulr	r3, r3, r6
 80084d4:	4615      	mov	r5, r2
 80084d6:	fa04 f202 	lsl.w	r2, r4, r2
 80084da:	f302 021f 	ssat	r2, #32, r2
 80084de:	fb52 f216 	smmulr	r2, r2, r6
 80084e2:	40a8      	lsls	r0, r5
 80084e4:	f300 001f 	ssat	r0, #32, r0
 80084e8:	fb50 f016 	smmulr	r0, r0, r6
 80084ec:	40a9      	lsls	r1, r5
 80084ee:	f301 011f 	ssat	r1, #32, r1
 80084f2:	fb51 f116 	smmulr	r1, r1, r6
 80084f6:	9c06      	ldr	r4, [sp, #24]
 80084f8:	4423      	add	r3, r4
 80084fa:	f303 0307 	ssat	r3, #8, r3
 80084fe:	9d03      	ldr	r5, [sp, #12]
 8008500:	f805 3c04 	strb.w	r3, [r5, #-4]
 8008504:	18a3      	adds	r3, r4, r2
 8008506:	f303 0307 	ssat	r3, #8, r3
 800850a:	f805 3c03 	strb.w	r3, [r5, #-3]
 800850e:	1823      	adds	r3, r4, r0
 8008510:	f303 0307 	ssat	r3, #8, r3
 8008514:	f805 3c02 	strb.w	r3, [r5, #-2]
 8008518:	1863      	adds	r3, r4, r1
 800851a:	f303 0307 	ssat	r3, #8, r3
 800851e:	462a      	mov	r2, r5
 8008520:	f805 3c01 	strb.w	r3, [r5, #-1]
 8008524:	e772      	b.n	800840c <st_sssa8_convolve_dw+0x3e4>
 8008526:	9b07      	ldr	r3, [sp, #28]
 8008528:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800852a:	441a      	add	r2, r3
 800852c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800852e:	fb03 1502 	mla	r5, r3, r2, r1
 8008532:	2b00      	cmp	r3, #0
 8008534:	f43f aeb3 	beq.w	800829e <st_sssa8_convolve_dw+0x276>
 8008538:	2e00      	cmp	r6, #0
 800853a:	f43f aeb0 	beq.w	800829e <st_sssa8_convolve_dw+0x276>
 800853e:	4648      	mov	r0, r9
 8008540:	464a      	mov	r2, r9
 8008542:	ee07 aa90 	vmov	s15, sl
 8008546:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800854a:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 800854e:	eb05 0e03 	add.w	lr, r5, r3
 8008552:	46c3      	mov	fp, r8
 8008554:	f8dd 9098 	ldr.w	r9, [sp, #152]	; 0x98
 8008558:	f8dd c088 	ldr.w	ip, [sp, #136]	; 0x88
 800855c:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8008560:	f8dd a09c 	ldr.w	sl, [sp, #156]	; 0x9c
 8008564:	941a      	str	r4, [sp, #104]	; 0x68
 8008566:	3501      	adds	r5, #1
 8008568:	4614      	mov	r4, r2
 800856a:	42aa      	cmp	r2, r5
 800856c:	f105 31ff 	add.w	r1, r5, #4294967295
 8008570:	4432      	add	r2, r6
 8008572:	bf34      	ite	cc
 8008574:	2300      	movcc	r3, #0
 8008576:	2301      	movcs	r3, #1
 8008578:	428a      	cmp	r2, r1
 800857a:	bf98      	it	ls
 800857c:	f043 0301 	orrls.w	r3, r3, #1
 8008580:	b393      	cbz	r3, 80085e8 <st_sssa8_convolve_dw+0x5c0>
 8008582:	f1b8 0f07 	cmp.w	r8, #7
 8008586:	d92f      	bls.n	80085e8 <st_sssa8_convolve_dw+0x5c0>
 8008588:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800858c:	2100      	movs	r1, #0
 800858e:	eb00 070a 	add.w	r7, r0, sl
 8008592:	f363 0107 	bfi	r1, r3, #0, #8
 8008596:	f363 210f 	bfi	r1, r3, #8, #8
 800859a:	f363 4117 	bfi	r1, r3, #16, #8
 800859e:	f363 611f 	bfi	r1, r3, #24, #8
 80085a2:	4603      	mov	r3, r0
 80085a4:	f843 1b04 	str.w	r1, [r3], #4
 80085a8:	429f      	cmp	r7, r3
 80085aa:	d1fb      	bne.n	80085a4 <st_sssa8_convolve_dw+0x57c>
 80085ac:	4566      	cmp	r6, ip
 80085ae:	eb04 030c 	add.w	r3, r4, ip
 80085b2:	d00d      	beq.n	80085d0 <st_sssa8_convolve_dw+0x5a8>
 80085b4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085b8:	f804 100c 	strb.w	r1, [r4, ip]
 80085bc:	f1b9 0f00 	cmp.w	r9, #0
 80085c0:	d006      	beq.n	80085d0 <st_sssa8_convolve_dw+0x5a8>
 80085c2:	f1b9 0f01 	cmp.w	r9, #1
 80085c6:	7059      	strb	r1, [r3, #1]
 80085c8:	d002      	beq.n	80085d0 <st_sssa8_convolve_dw+0x5a8>
 80085ca:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085ce:	7099      	strb	r1, [r3, #2]
 80085d0:	45ae      	cmp	lr, r5
 80085d2:	4430      	add	r0, r6
 80085d4:	d1c7      	bne.n	8008566 <st_sssa8_convolve_dw+0x53e>
 80085d6:	46d8      	mov	r8, fp
 80085d8:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 80085dc:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 80085de:	ee17 aa90 	vmov	sl, s15
 80085e2:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 80085e6:	e65a      	b.n	800829e <st_sssa8_convolve_dw+0x276>
 80085e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80085ec:	f804 3b01 	strb.w	r3, [r4], #1
 80085f0:	4294      	cmp	r4, r2
 80085f2:	d0ed      	beq.n	80085d0 <st_sssa8_convolve_dw+0x5a8>
 80085f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80085f8:	f804 3b01 	strb.w	r3, [r4], #1
 80085fc:	4294      	cmp	r4, r2
 80085fe:	d1f3      	bne.n	80085e8 <st_sssa8_convolve_dw+0x5c0>
 8008600:	e7e6      	b.n	80085d0 <st_sssa8_convolve_dw+0x5a8>
 8008602:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8008604:	2a00      	cmp	r2, #0
 8008606:	d064      	beq.n	80086d2 <st_sssa8_convolve_dw+0x6aa>
 8008608:	3a01      	subs	r2, #1
 800860a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800860c:	9247      	str	r2, [sp, #284]	; 0x11c
 800860e:	2801      	cmp	r0, #1
 8008610:	f8bd 213c 	ldrh.w	r2, [sp, #316]	; 0x13c
 8008614:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 8008618:	f47f adff 	bne.w	800821a <st_sssa8_convolve_dw+0x1f2>
 800861c:	2a01      	cmp	r2, #1
 800861e:	d062      	beq.n	80086e6 <st_sssa8_convolve_dw+0x6be>
 8008620:	b29b      	uxth	r3, r3
 8008622:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008624:	f9bd 5060 	ldrsh.w	r5, [sp, #96]	; 0x60
 8008628:	931c      	str	r3, [sp, #112]	; 0x70
 800862a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800862c:	4293      	cmp	r3, r2
 800862e:	f77f ae47 	ble.w	80082c0 <st_sssa8_convolve_dw+0x298>
 8008632:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008634:	4614      	mov	r4, r2
 8008636:	f8cd 8008 	str.w	r8, [sp, #8]
 800863a:	4610      	mov	r0, r2
 800863c:	46b8      	mov	r8, r7
 800863e:	9603      	str	r6, [sp, #12]
 8008640:	9f37      	ldr	r7, [sp, #220]	; 0xdc
 8008642:	4699      	mov	r9, r3
 8008644:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 8008648:	f8dd b0b4 	ldr.w	fp, [sp, #180]	; 0xb4
 800864c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800864e:	3401      	adds	r4, #1
 8008650:	fb00 500b 	mla	r0, r0, fp, r5
 8008654:	4641      	mov	r1, r8
 8008656:	463a      	mov	r2, r7
 8008658:	b224      	sxth	r4, r4
 800865a:	fb06 a000 	mla	r0, r6, r0, sl
 800865e:	f003 ff4f 	bl	800c500 <arm_copy_q7>
 8008662:	44b8      	add	r8, r7
 8008664:	454c      	cmp	r4, r9
 8008666:	4620      	mov	r0, r4
 8008668:	dbf1      	blt.n	800864e <st_sssa8_convolve_dw+0x626>
 800866a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800866c:	e9dd 8602 	ldrd	r8, r6, [sp, #8]
 8008670:	2b00      	cmp	r3, #0
 8008672:	f47f ae29 	bne.w	80082c8 <st_sssa8_convolve_dw+0x2a0>
 8008676:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008678:	2b00      	cmp	r3, #0
 800867a:	f43f aedd 	beq.w	8008438 <st_sssa8_convolve_dw+0x410>
 800867e:	2e01      	cmp	r6, #1
 8008680:	f040 81d8 	bne.w	8008a34 <st_sssa8_convolve_dw+0xa0c>
 8008684:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 8008686:	f103 0c01 	add.w	ip, r3, #1
 800868a:	9b6e      	ldr	r3, [sp, #440]	; 0x1b8
 800868c:	6819      	ldr	r1, [r3, #0]
 800868e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008690:	b173      	cbz	r3, 80086b0 <st_sssa8_convolve_dw+0x688>
 8008692:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008694:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008696:	f9bd 7058 	ldrsh.w	r7, [sp, #88]	; 0x58
 800869a:	18d5      	adds	r5, r2, r3
 800869c:	9876      	ldr	r0, [sp, #472]	; 0x1d8
 800869e:	f912 3b01 	ldrsb.w	r3, [r2], #1
 80086a2:	f830 4b02 	ldrh.w	r4, [r0], #2
 80086a6:	1bdb      	subs	r3, r3, r7
 80086a8:	4295      	cmp	r5, r2
 80086aa:	fb13 1104 	smlabb	r1, r3, r4, r1
 80086ae:	d1f6      	bne.n	800869e <st_sssa8_convolve_dw+0x676>
 80086b0:	9b05      	ldr	r3, [sp, #20]
 80086b2:	2b15      	cmp	r3, #21
 80086b4:	f340 8125 	ble.w	8008902 <st_sssa8_convolve_dw+0x8da>
 80086b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80086ba:	9b08      	ldr	r3, [sp, #32]
 80086bc:	fb51 2303 	smmla	r3, r1, r3, r2
 80086c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80086c2:	4113      	asrs	r3, r2
 80086c4:	9a06      	ldr	r2, [sp, #24]
 80086c6:	4413      	add	r3, r2
 80086c8:	f303 0307 	ssat	r3, #8, r3
 80086cc:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80086d0:	e104      	b.n	80088dc <st_sssa8_convolve_dw+0x8b4>
 80086d2:	9a48      	ldr	r2, [sp, #288]	; 0x120
 80086d4:	3a01      	subs	r2, #1
 80086d6:	9248      	str	r2, [sp, #288]	; 0x120
 80086d8:	2201      	movs	r2, #1
 80086da:	f8ad 213e 	strh.w	r2, [sp, #318]	; 0x13e
 80086de:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80086e0:	2a01      	cmp	r2, #1
 80086e2:	f47f ad9a 	bne.w	800821a <st_sssa8_convolve_dw+0x1f2>
 80086e6:	9810      	ldr	r0, [sp, #64]	; 0x40
 80086e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80086ea:	4290      	cmp	r0, r2
 80086ec:	f340 8194 	ble.w	8008a18 <st_sssa8_convolve_dw+0x9f0>
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	982b      	ldr	r0, [sp, #172]	; 0xac
 80086f4:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 80086f6:	931c      	str	r3, [sp, #112]	; 0x70
 80086f8:	fb01 0104 	mla	r1, r1, r4, r0
 80086fc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80086fe:	1acd      	subs	r5, r1, r3
 8008700:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 8008704:	42ab      	cmp	r3, r5
 8008706:	9304      	str	r3, [sp, #16]
 8008708:	f6bf adda 	bge.w	80082c0 <st_sssa8_convolve_dw+0x298>
 800870c:	f8cd 801c 	str.w	r8, [sp, #28]
 8008710:	4693      	mov	fp, r2
 8008712:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 8008716:	4613      	mov	r3, r2
 8008718:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800871a:	46b1      	mov	r9, r6
 800871c:	ee18 8a10 	vmov	r8, s16
 8008720:	ea4f 76db 	mov.w	r6, fp, lsr #31
 8008724:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008726:	f8dd c010 	ldr.w	ip, [sp, #16]
 800872a:	429a      	cmp	r2, r3
 800872c:	bfd8      	it	le
 800872e:	f046 0601 	orrle.w	r6, r6, #1
 8008732:	fb07 f303 	mul.w	r3, r7, r3
 8008736:	4664      	mov	r4, ip
 8008738:	9303      	str	r3, [sp, #12]
 800873a:	9602      	str	r6, [sp, #8]
 800873c:	4567      	cmp	r7, ip
 800873e:	464a      	mov	r2, r9
 8008740:	4651      	mov	r1, sl
 8008742:	4640      	mov	r0, r8
 8008744:	bfcc      	ite	gt
 8008746:	2300      	movgt	r3, #0
 8008748:	2301      	movle	r3, #1
 800874a:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 800874e:	d103      	bne.n	8008758 <st_sssa8_convolve_dw+0x730>
 8008750:	9b02      	ldr	r3, [sp, #8]
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 80f3 	beq.w	800893e <st_sssa8_convolve_dw+0x916>
 8008758:	f001 ff52 	bl	800a600 <st_uint8_fill>
 800875c:	3401      	adds	r4, #1
 800875e:	44ca      	add	sl, r9
 8008760:	b224      	sxth	r4, r4
 8008762:	42ac      	cmp	r4, r5
 8008764:	46a4      	mov	ip, r4
 8008766:	dbe9      	blt.n	800873c <st_sssa8_convolve_dw+0x714>
 8008768:	f10b 0b01 	add.w	fp, fp, #1
 800876c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800876e:	fa0f fb8b 	sxth.w	fp, fp
 8008772:	4593      	cmp	fp, r2
 8008774:	465b      	mov	r3, fp
 8008776:	dbd3      	blt.n	8008720 <st_sssa8_convolve_dw+0x6f8>
 8008778:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800877c:	464e      	mov	r6, r9
 800877e:	e59f      	b.n	80082c0 <st_sssa8_convolve_dw+0x298>
 8008780:	4282      	cmp	r2, r0
 8008782:	f340 8149 	ble.w	8008a18 <st_sssa8_convolve_dw+0x9f0>
 8008786:	b29b      	uxth	r3, r3
 8008788:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800878a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800878c:	931c      	str	r3, [sp, #112]	; 0x70
 800878e:	fb01 2100 	mla	r1, r1, r0, r2
 8008792:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008794:	1acd      	subs	r5, r1, r3
 8008796:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 800879a:	42ab      	cmp	r3, r5
 800879c:	9303      	str	r3, [sp, #12]
 800879e:	f6bf ad8f 	bge.w	80082c0 <st_sssa8_convolve_dw+0x298>
 80087a2:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 80087a6:	f8cd 8010 	str.w	r8, [sp, #16]
 80087aa:	46b0      	mov	r8, r6
 80087ac:	46d1      	mov	r9, sl
 80087ae:	4653      	mov	r3, sl
 80087b0:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 80087b4:	ee18 aa10 	vmov	sl, s16
 80087b8:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 80087ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80087bc:	9903      	ldr	r1, [sp, #12]
 80087be:	429a      	cmp	r2, r3
 80087c0:	fb03 f307 	mul.w	r3, r3, r7
 80087c4:	460c      	mov	r4, r1
 80087c6:	bfcc      	ite	gt
 80087c8:	2600      	movgt	r6, #0
 80087ca:	2601      	movle	r6, #1
 80087cc:	9302      	str	r3, [sp, #8]
 80087ce:	ea46 76d9 	orr.w	r6, r6, r9, lsr #31
 80087d2:	0fe3      	lsrs	r3, r4, #31
 80087d4:	428f      	cmp	r7, r1
 80087d6:	bfd8      	it	le
 80087d8:	f043 0301 	orrle.w	r3, r3, #1
 80087dc:	b903      	cbnz	r3, 80087e0 <st_sssa8_convolve_dw+0x7b8>
 80087de:	b1b6      	cbz	r6, 800880e <st_sssa8_convolve_dw+0x7e6>
 80087e0:	4642      	mov	r2, r8
 80087e2:	4659      	mov	r1, fp
 80087e4:	4650      	mov	r0, sl
 80087e6:	f001 ff0b 	bl	800a600 <st_uint8_fill>
 80087ea:	3401      	adds	r4, #1
 80087ec:	44c3      	add	fp, r8
 80087ee:	b224      	sxth	r4, r4
 80087f0:	42ac      	cmp	r4, r5
 80087f2:	4621      	mov	r1, r4
 80087f4:	dbed      	blt.n	80087d2 <st_sssa8_convolve_dw+0x7aa>
 80087f6:	f109 0901 	add.w	r9, r9, #1
 80087fa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80087fc:	fa0f f989 	sxth.w	r9, r9
 8008800:	4591      	cmp	r9, r2
 8008802:	464b      	mov	r3, r9
 8008804:	dbd9      	blt.n	80087ba <st_sssa8_convolve_dw+0x792>
 8008806:	4646      	mov	r6, r8
 8008808:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800880c:	e558      	b.n	80082c0 <st_sssa8_convolve_dw+0x298>
 800880e:	9b02      	ldr	r3, [sp, #8]
 8008810:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008812:	440b      	add	r3, r1
 8008814:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8008816:	fb02 1303 	mla	r3, r2, r3, r1
 800881a:	2a00      	cmp	r2, #0
 800881c:	d0e5      	beq.n	80087ea <st_sssa8_convolve_dw+0x7c2>
 800881e:	eb03 0c02 	add.w	ip, r3, r2
 8008822:	4658      	mov	r0, fp
 8008824:	f813 1b01 	ldrb.w	r1, [r3], #1
 8008828:	4563      	cmp	r3, ip
 800882a:	ea4f 2201 	mov.w	r2, r1, lsl #8
 800882e:	fa32 f281 	uxtab16	r2, r2, r1
 8008832:	f820 2b02 	strh.w	r2, [r0], #2
 8008836:	d1f5      	bne.n	8008824 <st_sssa8_convolve_dw+0x7fc>
 8008838:	e7d7      	b.n	80087ea <st_sssa8_convolve_dw+0x7c2>
 800883a:	e9dd 7e38 	ldrd	r7, lr, [sp, #224]	; 0xe0
 800883e:	eb03 0907 	add.w	r9, r3, r7
 8008842:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 8008844:	f8cd 8008 	str.w	r8, [sp, #8]
 8008848:	f103 0c01 	add.w	ip, r3, #1
 800884c:	9b05      	ldr	r3, [sp, #20]
 800884e:	fa1f f989 	uxth.w	r9, r9
 8008852:	f9bd b058 	ldrsh.w	fp, [sp, #88]	; 0x58
 8008856:	f1c3 0a01 	rsb	sl, r3, #1
 800885a:	4698      	mov	r8, r3
 800885c:	1c7b      	adds	r3, r7, #1
 800885e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008860:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008864:	443a      	add	r2, r7
 8008866:	b29f      	uxth	r7, r3
 8008868:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800886a:	2b00      	cmp	r3, #0
 800886c:	f000 80d7 	beq.w	8008a1e <st_sssa8_convolve_dw+0x9f6>
 8008870:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8008872:	18ec      	adds	r4, r5, r3
 8008874:	f992 3000 	ldrsb.w	r3, [r2]
 8008878:	4432      	add	r2, r6
 800887a:	f835 0b02 	ldrh.w	r0, [r5], #2
 800887e:	eba3 030b 	sub.w	r3, r3, fp
 8008882:	42a5      	cmp	r5, r4
 8008884:	fb10 1103 	smlabb	r1, r0, r3, r1
 8008888:	d1f4      	bne.n	8008874 <st_sssa8_convolve_dw+0x84c>
 800888a:	f1b8 0f15 	cmp.w	r8, #21
 800888e:	dd11      	ble.n	80088b4 <st_sssa8_convolve_dw+0x88c>
 8008890:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008892:	9b08      	ldr	r3, [sp, #32]
 8008894:	fb51 2303 	smmla	r3, r1, r3, r2
 8008898:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800889a:	4113      	asrs	r3, r2
 800889c:	9a06      	ldr	r2, [sp, #24]
 800889e:	4413      	add	r3, r2
 80088a0:	f303 0307 	ssat	r3, #8, r3
 80088a4:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80088a8:	454f      	cmp	r7, r9
 80088aa:	f10c 0c01 	add.w	ip, ip, #1
 80088ae:	d013      	beq.n	80088d8 <st_sssa8_convolve_dw+0x8b0>
 80088b0:	4625      	mov	r5, r4
 80088b2:	e7d3      	b.n	800885c <st_sssa8_convolve_dw+0x834>
 80088b4:	f1b8 0f00 	cmp.w	r8, #0
 80088b8:	dd15      	ble.n	80088e6 <st_sssa8_convolve_dw+0x8be>
 80088ba:	004b      	lsls	r3, r1, #1
 80088bc:	9a08      	ldr	r2, [sp, #32]
 80088be:	9906      	ldr	r1, [sp, #24]
 80088c0:	fb53 1302 	smmla	r3, r3, r2, r1
 80088c4:	fa43 f308 	asr.w	r3, r3, r8
 80088c8:	f303 0307 	ssat	r3, #8, r3
 80088cc:	454f      	cmp	r7, r9
 80088ce:	f80c 3c01 	strb.w	r3, [ip, #-1]
 80088d2:	f10c 0c01 	add.w	ip, ip, #1
 80088d6:	d1eb      	bne.n	80088b0 <st_sssa8_convolve_dw+0x888>
 80088d8:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80088dc:	9b73      	ldr	r3, [sp, #460]	; 0x1cc
 80088de:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80088e0:	4413      	add	r3, r2
 80088e2:	9373      	str	r3, [sp, #460]	; 0x1cc
 80088e4:	e5a8      	b.n	8008438 <st_sssa8_convolve_dw+0x410>
 80088e6:	fa01 f30a 	lsl.w	r3, r1, sl
 80088ea:	f303 031f 	ssat	r3, #32, r3
 80088ee:	9a08      	ldr	r2, [sp, #32]
 80088f0:	fb53 f312 	smmulr	r3, r3, r2
 80088f4:	9a06      	ldr	r2, [sp, #24]
 80088f6:	4413      	add	r3, r2
 80088f8:	f303 0307 	ssat	r3, #8, r3
 80088fc:	f80c 3c01 	strb.w	r3, [ip, #-1]
 8008900:	e7d2      	b.n	80088a8 <st_sssa8_convolve_dw+0x880>
 8008902:	2b00      	cmp	r3, #0
 8008904:	461a      	mov	r2, r3
 8008906:	dd0a      	ble.n	800891e <st_sssa8_convolve_dw+0x8f6>
 8008908:	004b      	lsls	r3, r1, #1
 800890a:	9806      	ldr	r0, [sp, #24]
 800890c:	9908      	ldr	r1, [sp, #32]
 800890e:	fb53 0301 	smmla	r3, r3, r1, r0
 8008912:	4113      	asrs	r3, r2
 8008914:	f303 0307 	ssat	r3, #8, r3
 8008918:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800891c:	e7de      	b.n	80088dc <st_sssa8_convolve_dw+0x8b4>
 800891e:	f1c3 0301 	rsb	r3, r3, #1
 8008922:	fa01 f303 	lsl.w	r3, r1, r3
 8008926:	f303 031f 	ssat	r3, #32, r3
 800892a:	9a08      	ldr	r2, [sp, #32]
 800892c:	fb53 f312 	smmulr	r3, r3, r2
 8008930:	9a06      	ldr	r2, [sp, #24]
 8008932:	4413      	add	r3, r2
 8008934:	f303 0307 	ssat	r3, #8, r3
 8008938:	f80c 3c01 	strb.w	r3, [ip, #-1]
 800893c:	e7ce      	b.n	80088dc <st_sssa8_convolve_dw+0x8b4>
 800893e:	9b03      	ldr	r3, [sp, #12]
 8008940:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008942:	eb03 000c 	add.w	r0, r3, ip
 8008946:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008948:	fb02 3000 	mla	r0, r2, r0, r3
 800894c:	f003 fdd8 	bl	800c500 <arm_copy_q7>
 8008950:	e704      	b.n	800875c <st_sssa8_convolve_dw+0x734>
 8008952:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008954:	9820      	ldr	r0, [sp, #128]	; 0x80
 8008956:	4282      	cmp	r2, r0
 8008958:	dd5e      	ble.n	8008a18 <st_sssa8_convolve_dw+0x9f0>
 800895a:	b29b      	uxth	r3, r3
 800895c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800895e:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8008960:	931c      	str	r3, [sp, #112]	; 0x70
 8008962:	fb01 2100 	mla	r1, r1, r0, r2
 8008966:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008968:	1acd      	subs	r5, r1, r3
 800896a:	f9bd 3060 	ldrsh.w	r3, [sp, #96]	; 0x60
 800896e:	42ab      	cmp	r3, r5
 8008970:	9303      	str	r3, [sp, #12]
 8008972:	f6bf aca5 	bge.w	80082c0 <st_sssa8_convolve_dw+0x298>
 8008976:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 800897a:	f8cd 8010 	str.w	r8, [sp, #16]
 800897e:	46b0      	mov	r8, r6
 8008980:	46cb      	mov	fp, r9
 8008982:	464b      	mov	r3, r9
 8008984:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 8008988:	ee18 9a10 	vmov	r9, s16
 800898c:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800898e:	ea4f 76db 	mov.w	r6, fp, lsr #31
 8008992:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008994:	429a      	cmp	r2, r3
 8008996:	bfd8      	it	le
 8008998:	f046 0601 	orrle.w	r6, r6, #1
 800899c:	fb03 f307 	mul.w	r3, r3, r7
 80089a0:	9302      	str	r3, [sp, #8]
 80089a2:	9b03      	ldr	r3, [sp, #12]
 80089a4:	461c      	mov	r4, r3
 80089a6:	429f      	cmp	r7, r3
 80089a8:	bfcc      	ite	gt
 80089aa:	2200      	movgt	r2, #0
 80089ac:	2201      	movle	r2, #1
 80089ae:	ea52 72d4 	orrs.w	r2, r2, r4, lsr #31
 80089b2:	d100      	bne.n	80089b6 <st_sssa8_convolve_dw+0x98e>
 80089b4:	b1b6      	cbz	r6, 80089e4 <st_sssa8_convolve_dw+0x9bc>
 80089b6:	4642      	mov	r2, r8
 80089b8:	4651      	mov	r1, sl
 80089ba:	4648      	mov	r0, r9
 80089bc:	f001 fe20 	bl	800a600 <st_uint8_fill>
 80089c0:	3401      	adds	r4, #1
 80089c2:	44c2      	add	sl, r8
 80089c4:	b224      	sxth	r4, r4
 80089c6:	42ac      	cmp	r4, r5
 80089c8:	4623      	mov	r3, r4
 80089ca:	dbec      	blt.n	80089a6 <st_sssa8_convolve_dw+0x97e>
 80089cc:	f10b 0b01 	add.w	fp, fp, #1
 80089d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80089d2:	fa0f fb8b 	sxth.w	fp, fp
 80089d6:	4593      	cmp	fp, r2
 80089d8:	465b      	mov	r3, fp
 80089da:	dbd8      	blt.n	800898e <st_sssa8_convolve_dw+0x966>
 80089dc:	4646      	mov	r6, r8
 80089de:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80089e2:	e46d      	b.n	80082c0 <st_sssa8_convolve_dw+0x298>
 80089e4:	9a02      	ldr	r2, [sp, #8]
 80089e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80089e8:	4413      	add	r3, r2
 80089ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80089ec:	fb01 2203 	mla	r2, r1, r3, r2
 80089f0:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d0e4      	beq.n	80089c0 <st_sssa8_convolve_dw+0x998>
 80089f6:	18d0      	adds	r0, r2, r3
 80089f8:	4651      	mov	r1, sl
 80089fa:	f812 3b01 	ldrb.w	r3, [r2], #1
 80089fe:	4282      	cmp	r2, r0
 8008a00:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008a04:	eac3 4303 	pkhbt	r3, r3, r3, lsl #16
 8008a08:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8008a0c:	fa33 f38c 	uxtab16	r3, r3, ip
 8008a10:	f841 3b04 	str.w	r3, [r1], #4
 8008a14:	d1f1      	bne.n	80089fa <st_sssa8_convolve_dw+0x9d2>
 8008a16:	e7d3      	b.n	80089c0 <st_sssa8_convolve_dw+0x998>
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	931c      	str	r3, [sp, #112]	; 0x70
 8008a1c:	e450      	b.n	80082c0 <st_sssa8_convolve_dw+0x298>
 8008a1e:	462c      	mov	r4, r5
 8008a20:	e733      	b.n	800888a <st_sssa8_convolve_dw+0x862>
 8008a22:	2301      	movs	r3, #1
 8008a24:	f7ff bb69 	b.w	80080fa <st_sssa8_convolve_dw+0xd2>
 8008a28:	9306      	str	r3, [sp, #24]
 8008a2a:	f7ff bb38 	b.w	800809e <st_sssa8_convolve_dw+0x76>
 8008a2e:	b2a3      	uxth	r3, r4
 8008a30:	9336      	str	r3, [sp, #216]	; 0xd8
 8008a32:	e50e      	b.n	8008452 <st_sssa8_convolve_dw+0x42a>
 8008a34:	f8dd e1b8 	ldr.w	lr, [sp, #440]	; 0x1b8
 8008a38:	9d76      	ldr	r5, [sp, #472]	; 0x1d8
 8008a3a:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8008a3c:	e6ff      	b.n	800883e <st_sssa8_convolve_dw+0x816>
 8008a3e:	bf00      	nop

08008a40 <st_sssa8_convolve_rank1upd>:
 8008a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a44:	b085      	sub	sp, #20
 8008a46:	f8bd 4038 	ldrh.w	r4, [sp, #56]	; 0x38
 8008a4a:	f99d b040 	ldrsb.w	fp, [sp, #64]	; 0x40
 8008a4e:	fb13 f304 	smulbb	r3, r3, r4
 8008a52:	fb13 f500 	smulbb	r5, r3, r0
 8008a56:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008a58:	2a00      	cmp	r2, #0
 8008a5a:	d073      	beq.n	8008b44 <st_sssa8_convolve_rank1upd+0x104>
 8008a5c:	b2ad      	uxth	r5, r5
 8008a5e:	460c      	mov	r4, r1
 8008a60:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8008a64:	ea4f 0995 	mov.w	r9, r5, lsr #2
 8008a68:	eb03 0a85 	add.w	sl, r3, r5, lsl #2
 8008a6c:	f005 0503 	and.w	r5, r5, #3
 8008a70:	f1a9 0381 	sub.w	r3, r9, #129	; 0x81
 8008a74:	eb08 0782 	add.w	r7, r8, r2, lsl #2
 8008a78:	1e69      	subs	r1, r5, #1
 8008a7a:	f1a9 0280 	sub.w	r2, r9, #128	; 0x80
 8008a7e:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8008a82:	b289      	uxth	r1, r1
 8008a84:	9100      	str	r1, [sp, #0]
 8008a86:	ebc3 2143 	rsb	r1, r3, r3, lsl #9
 8008a8a:	eb02 12c1 	add.w	r2, r2, r1, lsl #7
 8008a8e:	b292      	uxth	r2, r2
 8008a90:	9202      	str	r2, [sp, #8]
 8008a92:	025a      	lsls	r2, r3, #9
 8008a94:	3301      	adds	r3, #1
 8008a96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008a9a:	025b      	lsls	r3, r3, #9
 8008a9c:	9203      	str	r2, [sp, #12]
 8008a9e:	9301      	str	r3, [sp, #4]
 8008aa0:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8008aa4:	d953      	bls.n	8008b4e <st_sssa8_convolve_rank1upd+0x10e>
 8008aa6:	9b03      	ldr	r3, [sp, #12]
 8008aa8:	f504 7000 	add.w	r0, r4, #512	; 0x200
 8008aac:	2600      	movs	r6, #0
 8008aae:	eb04 0c03 	add.w	ip, r4, r3
 8008ab2:	f5a0 7100 	sub.w	r1, r0, #512	; 0x200
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f851 3b04 	ldr.w	r3, [r1], #4
 8008abc:	fa2f fe83 	sxtb16	lr, r3
 8008ac0:	4281      	cmp	r1, r0
 8008ac2:	ea4f 2333 	mov.w	r3, r3, ror #8
 8008ac6:	fa92 f21e 	qadd16	r2, r2, lr
 8008aca:	fa2f f383 	sxtb16	r3, r3
 8008ace:	fa92 f213 	qadd16	r2, r2, r3
 8008ad2:	d1f1      	bne.n	8008ab8 <st_sssa8_convolve_rank1upd+0x78>
 8008ad4:	f501 7000 	add.w	r0, r1, #512	; 0x200
 8008ad8:	b213      	sxth	r3, r2
 8008ada:	4560      	cmp	r0, ip
 8008adc:	eb03 4222 	add.w	r2, r3, r2, asr #16
 8008ae0:	4416      	add	r6, r2
 8008ae2:	d1e6      	bne.n	8008ab2 <st_sssa8_convolve_rank1upd+0x72>
 8008ae4:	9b01      	ldr	r3, [sp, #4]
 8008ae6:	18e1      	adds	r1, r4, r3
 8008ae8:	9c02      	ldr	r4, [sp, #8]
 8008aea:	b374      	cbz	r4, 8008b4a <st_sssa8_convolve_rank1upd+0x10a>
 8008aec:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 8008af0:	2200      	movs	r2, #0
 8008af2:	f851 3b04 	ldr.w	r3, [r1], #4
 8008af6:	fa2f f083 	sxtb16	r0, r3
 8008afa:	428c      	cmp	r4, r1
 8008afc:	ea4f 2333 	mov.w	r3, r3, ror #8
 8008b00:	fa92 f210 	qadd16	r2, r2, r0
 8008b04:	fa2f f383 	sxtb16	r3, r3
 8008b08:	fa92 f213 	qadd16	r2, r2, r3
 8008b0c:	d1f1      	bne.n	8008af2 <st_sssa8_convolve_rank1upd+0xb2>
 8008b0e:	b213      	sxth	r3, r2
 8008b10:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8008b14:	441e      	add	r6, r3
 8008b16:	b16d      	cbz	r5, 8008b34 <st_sssa8_convolve_rank1upd+0xf4>
 8008b18:	f994 3000 	ldrsb.w	r3, [r4]
 8008b1c:	441e      	add	r6, r3
 8008b1e:	9b00      	ldr	r3, [sp, #0]
 8008b20:	b13b      	cbz	r3, 8008b32 <st_sssa8_convolve_rank1upd+0xf2>
 8008b22:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8008b26:	2d02      	cmp	r5, #2
 8008b28:	441e      	add	r6, r3
 8008b2a:	d002      	beq.n	8008b32 <st_sssa8_convolve_rank1upd+0xf2>
 8008b2c:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8008b30:	441e      	add	r6, r3
 8008b32:	442c      	add	r4, r5
 8008b34:	f858 3b04 	ldr.w	r3, [r8], #4
 8008b38:	fb0b 3616 	mls	r6, fp, r6, r3
 8008b3c:	45b8      	cmp	r8, r7
 8008b3e:	f84a 6b04 	str.w	r6, [sl], #4
 8008b42:	d1ad      	bne.n	8008aa0 <st_sssa8_convolve_rank1upd+0x60>
 8008b44:	b005      	add	sp, #20
 8008b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b4a:	460c      	mov	r4, r1
 8008b4c:	e7e3      	b.n	8008b16 <st_sssa8_convolve_rank1upd+0xd6>
 8008b4e:	4621      	mov	r1, r4
 8008b50:	2600      	movs	r6, #0
 8008b52:	464c      	mov	r4, r9
 8008b54:	e7c9      	b.n	8008aea <st_sssa8_convolve_rank1upd+0xaa>
 8008b56:	bf00      	nop

08008b58 <st_sssa8_convolve>:
 8008b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5c:	ed2d 8b06 	vpush	{d8-d10}
 8008b60:	b0cb      	sub	sp, #300	; 0x12c
 8008b62:	469a      	mov	sl, r3
 8008b64:	4689      	mov	r9, r1
 8008b66:	9b64      	ldr	r3, [sp, #400]	; 0x190
 8008b68:	900a      	str	r0, [sp, #40]	; 0x28
 8008b6a:	9207      	str	r2, [sp, #28]
 8008b6c:	f8bd 0174 	ldrh.w	r0, [sp, #372]	; 0x174
 8008b70:	f8bd 2170 	ldrh.w	r2, [sp, #368]	; 0x170
 8008b74:	f9b3 1000 	ldrsh.w	r1, [r3]
 8008b78:	fb12 f300 	smulbb	r3, r2, r0
 8008b7c:	901e      	str	r0, [sp, #120]	; 0x78
 8008b7e:	f8bd 41a0 	ldrh.w	r4, [sp, #416]	; 0x1a0
 8008b82:	fb13 f30a 	smulbb	r3, r3, sl
 8008b86:	9214      	str	r2, [sp, #80]	; 0x50
 8008b88:	940f      	str	r4, [sp, #60]	; 0x3c
 8008b8a:	1e4a      	subs	r2, r1, #1
 8008b8c:	b298      	uxth	r0, r3
 8008b8e:	9b63      	ldr	r3, [sp, #396]	; 0x18c
 8008b90:	f8bd 41a4 	ldrh.w	r4, [sp, #420]	; 0x1a4
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	921c      	str	r2, [sp, #112]	; 0x70
 8008b98:	b292      	uxth	r2, r2
 8008b9a:	9317      	str	r3, [sp, #92]	; 0x5c
 8008b9c:	f8bd 316c 	ldrh.w	r3, [sp, #364]	; 0x16c
 8008ba0:	2a14      	cmp	r2, #20
 8008ba2:	941d      	str	r4, [sp, #116]	; 0x74
 8008ba4:	ee09 3a10 	vmov	s18, r3
 8008ba8:	f8bd 3178 	ldrh.w	r3, [sp, #376]	; 0x178
 8008bac:	9c6a      	ldr	r4, [sp, #424]	; 0x1a8
 8008bae:	9312      	str	r3, [sp, #72]	; 0x48
 8008bb0:	f8bd 317c 	ldrh.w	r3, [sp, #380]	; 0x17c
 8008bb4:	9015      	str	r0, [sp, #84]	; 0x54
 8008bb6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8008bba:	931f      	str	r3, [sp, #124]	; 0x7c
 8008bbc:	f8bd 3180 	ldrh.w	r3, [sp, #384]	; 0x180
 8008bc0:	ee0a 0a10 	vmov	s20, r0
 8008bc4:	f99d 8194 	ldrsb.w	r8, [sp, #404]	; 0x194
 8008bc8:	930d      	str	r3, [sp, #52]	; 0x34
 8008bca:	f8bd 3184 	ldrh.w	r3, [sp, #388]	; 0x184
 8008bce:	9118      	str	r1, [sp, #96]	; 0x60
 8008bd0:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bd2:	f99d 3198 	ldrsb.w	r3, [sp, #408]	; 0x198
 8008bd6:	f200 8163 	bhi.w	8008ea0 <st_sssa8_convolve+0x348>
 8008bda:	2201      	movs	r2, #1
 8008bdc:	408b      	lsls	r3, r1
 8008bde:	408a      	lsls	r2, r1
 8008be0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8008be4:	9316      	str	r3, [sp, #88]	; 0x58
 8008be6:	9b07      	ldr	r3, [sp, #28]
 8008be8:	a940      	add	r1, sp, #256	; 0x100
 8008bea:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008bec:	a836      	add	r0, sp, #216	; 0xd8
 8008bee:	932b      	str	r3, [sp, #172]	; 0xac
 8008bf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bf2:	fb0a f502 	mul.w	r5, sl, r2
 8008bf6:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8008bf8:	9330      	str	r3, [sp, #192]	; 0xc0
 8008bfa:	ee08 5a90 	vmov	s17, r5
 8008bfe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008c00:	9234      	str	r2, [sp, #208]	; 0xd0
 8008c02:	aa2a      	add	r2, sp, #168	; 0xa8
 8008c04:	932f      	str	r3, [sp, #188]	; 0xbc
 8008c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c08:	f8cd 90b0 	str.w	r9, [sp, #176]	; 0xb0
 8008c0c:	9342      	str	r3, [sp, #264]	; 0x108
 8008c0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008c10:	9433      	str	r4, [sp, #204]	; 0xcc
 8008c12:	9343      	str	r3, [sp, #268]	; 0x10c
 8008c14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c16:	9344      	str	r3, [sp, #272]	; 0x110
 8008c18:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008c1a:	9345      	str	r3, [sp, #276]	; 0x114
 8008c1c:	ab32      	add	r3, sp, #200	; 0xc8
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	ab2e      	add	r3, sp, #184	; 0xb8
 8008c22:	f001 fc79 	bl	800a518 <ai_padding_opt_init>
 8008c26:	ee19 2a10 	vmov	r2, s18
 8008c2a:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 8008c2c:	fb05 2304 	mla	r3, r5, r4, r2
 8008c30:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008c34:	ee09 3a90 	vmov	s19, r3
 8008c38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008c3a:	fb02 f303 	mul.w	r3, r2, r3
 8008c3e:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8008c42:	f340 82e8 	ble.w	8009216 <st_sssa8_convolve+0x6be>
 8008c46:	2300      	movs	r3, #0
 8008c48:	9325      	str	r3, [sp, #148]	; 0x94
 8008c4a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8008c4c:	ee19 1a10 	vmov	r1, s18
 8008c50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c52:	fb02 f303 	mul.w	r3, r2, r3
 8008c56:	9a67      	ldr	r2, [sp, #412]	; 0x19c
 8008c58:	fb01 2303 	mla	r3, r1, r3, r2
 8008c5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008c5e:	4299      	cmp	r1, r3
 8008c60:	f080 8120 	bcs.w	8008ea4 <st_sssa8_convolve+0x34c>
 8008c64:	9b07      	ldr	r3, [sp, #28]
 8008c66:	fb03 f209 	mul.w	r2, r3, r9
 8008c6a:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8008c6c:	fb0a 1202 	mla	r2, sl, r2, r1
 8008c70:	4293      	cmp	r3, r2
 8008c72:	bf2c      	ite	cs
 8008c74:	2200      	movcs	r2, #0
 8008c76:	2201      	movcc	r2, #1
 8008c78:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008c7a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8008c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c82:	ee19 1a10 	vmov	r1, s18
 8008c86:	f023 0301 	bic.w	r3, r3, #1
 8008c8a:	428b      	cmp	r3, r1
 8008c8c:	bf28      	it	cs
 8008c8e:	460b      	movcs	r3, r1
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	931a      	str	r3, [sp, #104]	; 0x68
 8008c94:	f240 8119 	bls.w	8008eca <st_sssa8_convolve+0x372>
 8008c98:	4618      	mov	r0, r3
 8008c9a:	ee19 3a10 	vmov	r3, s18
 8008c9e:	fbb1 f1f0 	udiv	r1, r1, r0
 8008ca2:	fb00 3311 	mls	r3, r0, r1, r3
 8008ca6:	b289      	uxth	r1, r1
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	9120      	str	r1, [sp, #128]	; 0x80
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	f000 80fb 	beq.w	8008ea8 <st_sssa8_convolve+0x350>
 8008cb2:	2a00      	cmp	r2, #0
 8008cb4:	f040 834e 	bne.w	8009354 <st_sssa8_convolve+0x7fc>
 8008cb8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008cba:	fa0f f888 	sxth.w	r8, r8
 8008cbe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008cc0:	ea4f 0b4a 	mov.w	fp, sl, lsl #1
 8008cc4:	fb03 f30a 	mul.w	r3, r3, sl
 8008cc8:	ee0a 8a90 	vmov	s21, r8
 8008ccc:	ed8d 9a22 	vstr	s18, [sp, #136]	; 0x88
 8008cd0:	46d0      	mov	r8, sl
 8008cd2:	fb02 f303 	mul.w	r3, r2, r3
 8008cd6:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8008cd8:	46da      	mov	sl, fp
 8008cda:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008cde:	9311      	str	r3, [sp, #68]	; 0x44
 8008ce0:	ee18 3a90 	vmov	r3, s17
 8008ce4:	005b      	lsls	r3, r3, #1
 8008ce6:	9313      	str	r3, [sp, #76]	; 0x4c
 8008ce8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	f000 80d0 	beq.w	8008e90 <st_sssa8_convolve+0x338>
 8008cf0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	f000 80a9 	beq.w	8008e4a <st_sssa8_convolve+0x2f2>
 8008cf8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008cfa:	2400      	movs	r4, #0
 8008cfc:	9f6a      	ldr	r7, [sp, #424]	; 0x1a8
 8008cfe:	425b      	negs	r3, r3
 8008d00:	4625      	mov	r5, r4
 8008d02:	46bb      	mov	fp, r7
 8008d04:	ee1a 7a90 	vmov	r7, s21
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	931c      	str	r3, [sp, #112]	; 0x70
 8008d0c:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8008d0e:	9319      	str	r3, [sp, #100]	; 0x64
 8008d10:	a836      	add	r0, sp, #216	; 0xd8
 8008d12:	f001 fc5b 	bl	800a5cc <ai_padding_opt_phase1>
 8008d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 8303 	beq.w	8009324 <st_sssa8_convolve+0x7cc>
 8008d1e:	b2a3      	uxth	r3, r4
 8008d20:	2000      	movs	r0, #0
 8008d22:	9321      	str	r3, [sp, #132]	; 0x84
 8008d24:	4601      	mov	r1, r0
 8008d26:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 8008d2a:	1a9a      	subs	r2, r3, r2
 8008d2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008d2e:	fb03 2305 	mla	r3, r3, r5, r2
 8008d32:	9309      	str	r3, [sp, #36]	; 0x24
 8008d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d36:	425a      	negs	r2, r3
 8008d38:	b293      	uxth	r3, r2
 8008d3a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d3c:	f9bd 3070 	ldrsh.w	r3, [sp, #112]	; 0x70
 8008d40:	9310      	str	r3, [sp, #64]	; 0x40
 8008d42:	465b      	mov	r3, fp
 8008d44:	46d3      	mov	fp, sl
 8008d46:	469a      	mov	sl, r3
 8008d48:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8008d4a:	2a00      	cmp	r2, #0
 8008d4c:	f000 8277 	beq.w	800923e <st_sssa8_convolve+0x6e6>
 8008d50:	3a01      	subs	r2, #1
 8008d52:	9236      	str	r2, [sp, #216]	; 0xd8
 8008d54:	2201      	movs	r2, #1
 8008d56:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8008d5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	f280 827b 	bge.w	800925a <st_sssa8_convolve+0x702>
 8008d64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008d66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d68:	fb01 3102 	mla	r1, r1, r2, r3
 8008d6c:	b283      	uxth	r3, r0
 8008d6e:	930e      	str	r3, [sp, #56]	; 0x38
 8008d70:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d72:	1acd      	subs	r5, r1, r3
 8008d74:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 8008d78:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d7c:	461a      	mov	r2, r3
 8008d7e:	9306      	str	r3, [sp, #24]
 8008d80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d82:	42ab      	cmp	r3, r5
 8008d84:	da21      	bge.n	8008dca <st_sssa8_convolve+0x272>
 8008d86:	9907      	ldr	r1, [sp, #28]
 8008d88:	461c      	mov	r4, r3
 8008d8a:	469c      	mov	ip, r3
 8008d8c:	4291      	cmp	r1, r2
 8008d8e:	fb09 f202 	mul.w	r2, r9, r2
 8008d92:	bfcc      	ite	gt
 8008d94:	2600      	movgt	r6, #0
 8008d96:	2601      	movle	r6, #1
 8008d98:	9208      	str	r2, [sp, #32]
 8008d9a:	9a06      	ldr	r2, [sp, #24]
 8008d9c:	ea46 76d2 	orr.w	r6, r6, r2, lsr #31
 8008da0:	45e1      	cmp	r9, ip
 8008da2:	4642      	mov	r2, r8
 8008da4:	4651      	mov	r1, sl
 8008da6:	4638      	mov	r0, r7
 8008da8:	bfcc      	ite	gt
 8008daa:	2300      	movgt	r3, #0
 8008dac:	2301      	movle	r3, #1
 8008dae:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 8008db2:	d102      	bne.n	8008dba <st_sssa8_convolve+0x262>
 8008db4:	2e00      	cmp	r6, #0
 8008db6:	f000 8239 	beq.w	800922c <st_sssa8_convolve+0x6d4>
 8008dba:	f003 fbf1 	bl	800c5a0 <arm_fill_q15>
 8008dbe:	3401      	adds	r4, #1
 8008dc0:	44da      	add	sl, fp
 8008dc2:	b224      	sxth	r4, r4
 8008dc4:	42ac      	cmp	r4, r5
 8008dc6:	46a4      	mov	ip, r4
 8008dc8:	dbea      	blt.n	8008da0 <st_sssa8_convolve+0x248>
 8008dca:	9b06      	ldr	r3, [sp, #24]
 8008dcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dce:	3301      	adds	r3, #1
 8008dd0:	b21b      	sxth	r3, r3
 8008dd2:	428b      	cmp	r3, r1
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	9306      	str	r3, [sp, #24]
 8008dd8:	dbd2      	blt.n	8008d80 <st_sssa8_convolve+0x228>
 8008dda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008ddc:	4553      	cmp	r3, sl
 8008dde:	f000 8242 	beq.w	8009266 <st_sssa8_convolve+0x70e>
 8008de2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008de4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008de8:	3001      	adds	r0, #1
 8008dea:	441a      	add	r2, r3
 8008dec:	b200      	sxth	r0, r0
 8008dee:	b293      	uxth	r3, r2
 8008df0:	4601      	mov	r1, r0
 8008df2:	930c      	str	r3, [sp, #48]	; 0x30
 8008df4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008df6:	4283      	cmp	r3, r0
 8008df8:	dca6      	bgt.n	8008d48 <st_sssa8_convolve+0x1f0>
 8008dfa:	4653      	mov	r3, sl
 8008dfc:	46da      	mov	sl, fp
 8008dfe:	469b      	mov	fp, r3
 8008e00:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8008e02:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 8008e06:	3401      	adds	r4, #1
 8008e08:	441a      	add	r2, r3
 8008e0a:	b224      	sxth	r4, r4
 8008e0c:	b293      	uxth	r3, r2
 8008e0e:	4625      	mov	r5, r4
 8008e10:	931c      	str	r3, [sp, #112]	; 0x70
 8008e12:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008e14:	42a3      	cmp	r3, r4
 8008e16:	f73f af7b 	bgt.w	8008d10 <st_sssa8_convolve+0x1b8>
 8008e1a:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 8008e1c:	455b      	cmp	r3, fp
 8008e1e:	d014      	beq.n	8008e4a <st_sssa8_convolve+0x2f2>
 8008e20:	4619      	mov	r1, r3
 8008e22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008e24:	ee1a 2a10 	vmov	r2, s20
 8008e28:	ee19 0a90 	vmov	r0, s19
 8008e2c:	9305      	str	r3, [sp, #20]
 8008e2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008e30:	9304      	str	r3, [sp, #16]
 8008e32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e34:	9303      	str	r3, [sp, #12]
 8008e36:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008e38:	9302      	str	r3, [sp, #8]
 8008e3a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e3c:	9301      	str	r3, [sp, #4]
 8008e3e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008e40:	9300      	str	r3, [sp, #0]
 8008e42:	ee19 3a10 	vmov	r3, s18
 8008e46:	f003 f9ad 	bl	800c1a4 <st_sssa8_nn_mat_mult_kernel_single_opt>
 8008e4a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008e4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e4e:	1a9b      	subs	r3, r3, r2
 8008e50:	b299      	uxth	r1, r3
 8008e52:	4613      	mov	r3, r2
 8008e54:	428a      	cmp	r2, r1
 8008e56:	9122      	str	r1, [sp, #136]	; 0x88
 8008e58:	bf28      	it	cs
 8008e5a:	460b      	movcs	r3, r1
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	b16b      	cbz	r3, 8008e7c <st_sssa8_convolve+0x324>
 8008e60:	995a      	ldr	r1, [sp, #360]	; 0x168
 8008e62:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008e64:	fb00 1102 	mla	r1, r0, r2, r1
 8008e68:	915a      	str	r1, [sp, #360]	; 0x168
 8008e6a:	ee1a 1a10 	vmov	r1, s20
 8008e6e:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e72:	ee0a 1a10 	vmov	s20, r1
 8008e76:	9967      	ldr	r1, [sp, #412]	; 0x19c
 8008e78:	4411      	add	r1, r2
 8008e7a:	9167      	str	r1, [sp, #412]	; 0x19c
 8008e7c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8008e7e:	1e4a      	subs	r2, r1, #1
 8008e80:	b292      	uxth	r2, r2
 8008e82:	b1e1      	cbz	r1, 8008ebe <st_sssa8_convolve+0x366>
 8008e84:	931a      	str	r3, [sp, #104]	; 0x68
 8008e86:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008e88:	9220      	str	r2, [sp, #128]	; 0x80
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	f47f af30 	bne.w	8008cf0 <st_sssa8_convolve+0x198>
 8008e90:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008e92:	ee19 1a90 	vmov	r1, s19
 8008e96:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008e98:	985a      	ldr	r0, [sp, #360]	; 0x168
 8008e9a:	f001 fc6d 	bl	800a778 <st_int8_to16_dual>
 8008e9e:	e727      	b.n	8008cf0 <st_sssa8_convolve+0x198>
 8008ea0:	9316      	str	r3, [sp, #88]	; 0x58
 8008ea2:	e6a0      	b.n	8008be6 <st_sssa8_convolve+0x8e>
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	e6e7      	b.n	8008c78 <st_sssa8_convolve+0x120>
 8008ea8:	2a00      	cmp	r2, #0
 8008eaa:	f040 8257 	bne.w	800935c <st_sssa8_convolve+0x804>
 8008eae:	1e4b      	subs	r3, r1, #1
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	9320      	str	r3, [sp, #128]	; 0x80
 8008eb4:	ee19 3a10 	vmov	r3, s18
 8008eb8:	4283      	cmp	r3, r0
 8008eba:	f4bf aefd 	bcs.w	8008cb8 <st_sssa8_convolve+0x160>
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	b04b      	add	sp, #300	; 0x12c
 8008ec2:	ecbd 8b06 	vpop	{d8-d10}
 8008ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d0f6      	beq.n	8008ebe <st_sssa8_convolve+0x366>
 8008ed0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008ed2:	fa0f f888 	sxth.w	r8, r8
 8008ed6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ed8:	2400      	movs	r4, #0
 8008eda:	fb03 f30a 	mul.w	r3, r3, sl
 8008ede:	4647      	mov	r7, r8
 8008ee0:	4625      	mov	r5, r4
 8008ee2:	46c8      	mov	r8, r9
 8008ee4:	fb02 f303 	mul.w	r3, r2, r3
 8008ee8:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8008eea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008eee:	4693      	mov	fp, r2
 8008ef0:	9310      	str	r3, [sp, #64]	; 0x40
 8008ef2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008ef4:	425b      	negs	r3, r3
 8008ef6:	b29b      	uxth	r3, r3
 8008ef8:	9319      	str	r3, [sp, #100]	; 0x64
 8008efa:	ee18 3a90 	vmov	r3, s17
 8008efe:	005b      	lsls	r3, r3, #1
 8008f00:	9313      	str	r3, [sp, #76]	; 0x4c
 8008f02:	ea4f 034a 	mov.w	r3, sl, lsl #1
 8008f06:	4699      	mov	r9, r3
 8008f08:	a836      	add	r0, sp, #216	; 0xd8
 8008f0a:	f001 fb5f 	bl	800a5cc <ai_padding_opt_phase1>
 8008f0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f000 820e 	beq.w	8009332 <st_sssa8_convolve+0x7da>
 8008f16:	b2a3      	uxth	r3, r4
 8008f18:	2000      	movs	r0, #0
 8008f1a:	931a      	str	r3, [sp, #104]	; 0x68
 8008f1c:	4601      	mov	r1, r0
 8008f1e:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 8008f22:	1a9a      	subs	r2, r3, r2
 8008f24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008f26:	fb05 2303 	mla	r3, r5, r3, r2
 8008f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008f2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f2e:	425a      	negs	r2, r3
 8008f30:	b293      	uxth	r3, r2
 8008f32:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f34:	f9bd 3064 	ldrsh.w	r3, [sp, #100]	; 0x64
 8008f38:	9311      	str	r3, [sp, #68]	; 0x44
 8008f3a:	465b      	mov	r3, fp
 8008f3c:	46cb      	mov	fp, r9
 8008f3e:	4699      	mov	r9, r3
 8008f40:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 8008f42:	2a00      	cmp	r2, #0
 8008f44:	f000 80fb 	beq.w	800913e <st_sssa8_convolve+0x5e6>
 8008f48:	3a01      	subs	r2, #1
 8008f4a:	9236      	str	r2, [sp, #216]	; 0xd8
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8008f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f56:	4293      	cmp	r3, r2
 8008f58:	f280 80ff 	bge.w	800915a <st_sssa8_convolve+0x602>
 8008f5c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f60:	fb01 3102 	mla	r1, r1, r2, r3
 8008f64:	b283      	uxth	r3, r0
 8008f66:	930e      	str	r3, [sp, #56]	; 0x38
 8008f68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f6a:	1acd      	subs	r5, r1, r3
 8008f6c:	f9bd 302c 	ldrsh.w	r3, [sp, #44]	; 0x2c
 8008f70:	930c      	str	r3, [sp, #48]	; 0x30
 8008f72:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008f74:	461a      	mov	r2, r3
 8008f76:	9306      	str	r3, [sp, #24]
 8008f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008f7a:	42ab      	cmp	r3, r5
 8008f7c:	da20      	bge.n	8008fc0 <st_sssa8_convolve+0x468>
 8008f7e:	9907      	ldr	r1, [sp, #28]
 8008f80:	461c      	mov	r4, r3
 8008f82:	469e      	mov	lr, r3
 8008f84:	4291      	cmp	r1, r2
 8008f86:	fb02 f208 	mul.w	r2, r2, r8
 8008f8a:	bfcc      	ite	gt
 8008f8c:	2600      	movgt	r6, #0
 8008f8e:	2601      	movle	r6, #1
 8008f90:	9208      	str	r2, [sp, #32]
 8008f92:	9a06      	ldr	r2, [sp, #24]
 8008f94:	ea46 76d2 	orr.w	r6, r6, r2, lsr #31
 8008f98:	0fe3      	lsrs	r3, r4, #31
 8008f9a:	4652      	mov	r2, sl
 8008f9c:	4649      	mov	r1, r9
 8008f9e:	4638      	mov	r0, r7
 8008fa0:	45f0      	cmp	r8, lr
 8008fa2:	bfd8      	it	le
 8008fa4:	f043 0301 	orrle.w	r3, r3, #1
 8008fa8:	b913      	cbnz	r3, 8008fb0 <st_sssa8_convolve+0x458>
 8008faa:	2e00      	cmp	r6, #0
 8008fac:	f000 80be 	beq.w	800912c <st_sssa8_convolve+0x5d4>
 8008fb0:	f003 faf6 	bl	800c5a0 <arm_fill_q15>
 8008fb4:	3401      	adds	r4, #1
 8008fb6:	44d9      	add	r9, fp
 8008fb8:	b224      	sxth	r4, r4
 8008fba:	42ac      	cmp	r4, r5
 8008fbc:	46a6      	mov	lr, r4
 8008fbe:	dbeb      	blt.n	8008f98 <st_sssa8_convolve+0x440>
 8008fc0:	9b06      	ldr	r3, [sp, #24]
 8008fc2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	b21b      	sxth	r3, r3
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	461a      	mov	r2, r3
 8008fcc:	9306      	str	r3, [sp, #24]
 8008fce:	dbd3      	blt.n	8008f78 <st_sssa8_convolve+0x420>
 8008fd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008fd2:	454b      	cmp	r3, r9
 8008fd4:	f000 80c7 	beq.w	8009166 <st_sssa8_convolve+0x60e>
 8008fd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fdc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008fde:	441a      	add	r2, r3
 8008fe0:	3001      	adds	r0, #1
 8008fe2:	b293      	uxth	r3, r2
 8008fe4:	b200      	sxth	r0, r0
 8008fe6:	930b      	str	r3, [sp, #44]	; 0x2c
 8008fe8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fea:	4601      	mov	r1, r0
 8008fec:	4283      	cmp	r3, r0
 8008fee:	dca7      	bgt.n	8008f40 <st_sssa8_convolve+0x3e8>
 8008ff0:	464b      	mov	r3, r9
 8008ff2:	46d9      	mov	r9, fp
 8008ff4:	469b      	mov	fp, r3
 8008ff6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008ff8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ffa:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008ffc:	441a      	add	r2, r3
 8008ffe:	3401      	adds	r4, #1
 8009000:	b293      	uxth	r3, r2
 8009002:	b224      	sxth	r4, r4
 8009004:	9319      	str	r3, [sp, #100]	; 0x64
 8009006:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009008:	4625      	mov	r5, r4
 800900a:	42a3      	cmp	r3, r4
 800900c:	f73f af7c 	bgt.w	8008f08 <st_sssa8_convolve+0x3b0>
 8009010:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 8009012:	455b      	cmp	r3, fp
 8009014:	f43f af53 	beq.w	8008ebe <st_sssa8_convolve+0x366>
 8009018:	ee19 3a10 	vmov	r3, s18
 800901c:	2b00      	cmp	r3, #0
 800901e:	f43f af4e 	beq.w	8008ebe <st_sssa8_convolve+0x366>
 8009022:	f103 0901 	add.w	r9, r3, #1
 8009026:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8009028:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800902a:	ee1a ea10 	vmov	lr, s20
 800902e:	4499      	add	r9, r3
 8009030:	1c5e      	adds	r6, r3, #1
 8009032:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009034:	f1a2 0a02 	sub.w	sl, r2, #2
 8009038:	ea4f 0893 	mov.w	r8, r3, lsr #2
 800903c:	f003 0103 	and.w	r1, r3, #3
 8009040:	2301      	movs	r3, #1
 8009042:	f101 3bff 	add.w	fp, r1, #4294967295
 8009046:	fa03 fa0a 	lsl.w	sl, r3, sl
 800904a:	f108 33ff 	add.w	r3, r8, #4294967295
 800904e:	fa1f fb8b 	uxth.w	fp, fp
 8009052:	b29b      	uxth	r3, r3
 8009054:	3301      	adds	r3, #1
 8009056:	0098      	lsls	r0, r3, #2
 8009058:	9007      	str	r0, [sp, #28]
 800905a:	986a      	ldr	r0, [sp, #424]	; 0x1a8
 800905c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009060:	985a      	ldr	r0, [sp, #360]	; 0x168
 8009062:	9306      	str	r3, [sp, #24]
 8009064:	f1c2 0301 	rsb	r3, r2, #1
 8009068:	e9cd 3808 	strd	r3, r8, [sp, #32]
 800906c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800906e:	f85e 3b04 	ldr.w	r3, [lr], #4
 8009072:	2a00      	cmp	r2, #0
 8009074:	d044      	beq.n	8009100 <st_sssa8_convolve+0x5a8>
 8009076:	9a07      	ldr	r2, [sp, #28]
 8009078:	9c6a      	ldr	r4, [sp, #424]	; 0x1a8
 800907a:	1885      	adds	r5, r0, r2
 800907c:	f850 2b04 	ldr.w	r2, [r0], #4
 8009080:	fa2f f792 	sxtb16	r7, r2, ror #8
 8009084:	fa2f f282 	sxtb16	r2, r2
 8009088:	f8d4 8000 	ldr.w	r8, [r4]
 800908c:	eac7 4c22 	pkhtb	ip, r7, r2, asr #16
 8009090:	eac2 4207 	pkhbt	r2, r2, r7, lsl #16
 8009094:	fb22 3308 	smlad	r3, r2, r8, r3
 8009098:	6862      	ldr	r2, [r4, #4]
 800909a:	3408      	adds	r4, #8
 800909c:	fb2c 3302 	smlad	r3, ip, r2, r3
 80090a0:	42a8      	cmp	r0, r5
 80090a2:	d1eb      	bne.n	800907c <st_sssa8_convolve+0x524>
 80090a4:	9a06      	ldr	r2, [sp, #24]
 80090a6:	b379      	cbz	r1, 8009108 <st_sssa8_convolve+0x5b0>
 80090a8:	f995 0000 	ldrsb.w	r0, [r5]
 80090ac:	8814      	ldrh	r4, [r2, #0]
 80090ae:	fb14 3300 	smlabb	r3, r4, r0, r3
 80090b2:	f1bb 0f00 	cmp.w	fp, #0
 80090b6:	d00b      	beq.n	80090d0 <st_sssa8_convolve+0x578>
 80090b8:	f995 0001 	ldrsb.w	r0, [r5, #1]
 80090bc:	2902      	cmp	r1, #2
 80090be:	8854      	ldrh	r4, [r2, #2]
 80090c0:	fb14 3300 	smlabb	r3, r4, r0, r3
 80090c4:	d004      	beq.n	80090d0 <st_sssa8_convolve+0x578>
 80090c6:	8890      	ldrh	r0, [r2, #4]
 80090c8:	f995 2002 	ldrsb.w	r2, [r5, #2]
 80090cc:	fb10 3302 	smlabb	r3, r0, r2, r3
 80090d0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80090d2:	1868      	adds	r0, r5, r1
 80090d4:	2a15      	cmp	r2, #21
 80090d6:	dd1b      	ble.n	8009110 <st_sssa8_convolve+0x5b8>
 80090d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80090da:	fb53 a302 	smmla	r3, r3, r2, sl
 80090de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80090e0:	4113      	asrs	r3, r2
 80090e2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80090e4:	4413      	add	r3, r2
 80090e6:	f303 0307 	ssat	r3, #8, r3
 80090ea:	f806 3c01 	strb.w	r3, [r6, #-1]
 80090ee:	3601      	adds	r6, #1
 80090f0:	45b1      	cmp	r9, r6
 80090f2:	f43f aee4 	beq.w	8008ebe <st_sssa8_convolve+0x366>
 80090f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090f8:	f85e 3b04 	ldr.w	r3, [lr], #4
 80090fc:	2a00      	cmp	r2, #0
 80090fe:	d1ba      	bne.n	8009076 <st_sssa8_convolve+0x51e>
 8009100:	4605      	mov	r5, r0
 8009102:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8009104:	2900      	cmp	r1, #0
 8009106:	d1cf      	bne.n	80090a8 <st_sssa8_convolve+0x550>
 8009108:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800910a:	4628      	mov	r0, r5
 800910c:	2a15      	cmp	r2, #21
 800910e:	dce3      	bgt.n	80090d8 <st_sssa8_convolve+0x580>
 8009110:	2a00      	cmp	r2, #0
 8009112:	f340 8111 	ble.w	8009338 <st_sssa8_convolve+0x7e0>
 8009116:	005b      	lsls	r3, r3, #1
 8009118:	e9dd 5416 	ldrd	r5, r4, [sp, #88]	; 0x58
 800911c:	fb53 5304 	smmla	r3, r3, r4, r5
 8009120:	4113      	asrs	r3, r2
 8009122:	f303 0307 	ssat	r3, #8, r3
 8009126:	f806 3c01 	strb.w	r3, [r6, #-1]
 800912a:	e7e0      	b.n	80090ee <st_sssa8_convolve+0x596>
 800912c:	9b08      	ldr	r3, [sp, #32]
 800912e:	eb03 000e 	add.w	r0, r3, lr
 8009132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009134:	fb0a 3000 	mla	r0, sl, r0, r3
 8009138:	f001 fabc 	bl	800a6b4 <st_int8_to16_no_shift>
 800913c:	e73a      	b.n	8008fb4 <st_sssa8_convolve+0x45c>
 800913e:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 8009140:	2a00      	cmp	r2, #0
 8009142:	d133      	bne.n	80091ac <st_sssa8_convolve+0x654>
 8009144:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 8009146:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009148:	3a01      	subs	r2, #1
 800914a:	9238      	str	r2, [sp, #224]	; 0xe0
 800914c:	2201      	movs	r2, #1
 800914e:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009152:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009154:	4293      	cmp	r3, r2
 8009156:	f6ff af01 	blt.w	8008f5c <st_sssa8_convolve+0x404>
 800915a:	b283      	uxth	r3, r0
 800915c:	930e      	str	r3, [sp, #56]	; 0x38
 800915e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009160:	454b      	cmp	r3, r9
 8009162:	f47f af39 	bne.w	8008fd8 <st_sssa8_convolve+0x480>
 8009166:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 8009168:	ee1a 2a10 	vmov	r2, s20
 800916c:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800916e:	9304      	str	r3, [sp, #16]
 8009170:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009172:	985a      	ldr	r0, [sp, #360]	; 0x168
 8009174:	9303      	str	r3, [sp, #12]
 8009176:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009178:	9302      	str	r3, [sp, #8]
 800917a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800917c:	9301      	str	r3, [sp, #4]
 800917e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009180:	9300      	str	r3, [sp, #0]
 8009182:	ee19 3a10 	vmov	r3, s18
 8009186:	f001 fbe1 	bl	800a94c <st_sssa8_nn_mat_mult_kernel>
 800918a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800918c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800918e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009190:	440b      	add	r3, r1
 8009192:	9067      	str	r0, [sp, #412]	; 0x19c
 8009194:	3201      	adds	r2, #1
 8009196:	b29b      	uxth	r3, r3
 8009198:	b210      	sxth	r0, r2
 800919a:	930b      	str	r3, [sp, #44]	; 0x2c
 800919c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800919e:	4601      	mov	r1, r0
 80091a0:	4283      	cmp	r3, r0
 80091a2:	f340 80c2 	ble.w	800932a <st_sssa8_convolve+0x7d2>
 80091a6:	f8dd 91a8 	ldr.w	r9, [sp, #424]	; 0x1a8
 80091aa:	e6c9      	b.n	8008f40 <st_sssa8_convolve+0x3e8>
 80091ac:	3a01      	subs	r2, #1
 80091ae:	9237      	str	r2, [sp, #220]	; 0xdc
 80091b0:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 80091b4:	2a01      	cmp	r2, #1
 80091b6:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 80091ba:	f43f aeca 	beq.w	8008f52 <st_sssa8_convolve+0x3fa>
 80091be:	b283      	uxth	r3, r0
 80091c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091c2:	9811      	ldr	r0, [sp, #68]	; 0x44
 80091c4:	f9bd 402c 	ldrsh.w	r4, [sp, #44]	; 0x2c
 80091c8:	4288      	cmp	r0, r1
 80091ca:	930e      	str	r3, [sp, #56]	; 0x38
 80091cc:	f6bf af00 	bge.w	8008fd0 <st_sssa8_convolve+0x478>
 80091d0:	ee08 7a10 	vmov	s16, r7
 80091d4:	f8cd b020 	str.w	fp, [sp, #32]
 80091d8:	464f      	mov	r7, r9
 80091da:	46c3      	mov	fp, r8
 80091dc:	4605      	mov	r5, r0
 80091de:	ee18 2a90 	vmov	r2, s17
 80091e2:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80091e4:	4688      	mov	r8, r1
 80091e6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 80091ea:	3501      	adds	r5, #1
 80091ec:	fb00 400b 	mla	r0, r0, fp, r4
 80091f0:	4639      	mov	r1, r7
 80091f2:	9206      	str	r2, [sp, #24]
 80091f4:	b22d      	sxth	r5, r5
 80091f6:	fb0a 9000 	mla	r0, sl, r0, r9
 80091fa:	f001 fa5b 	bl	800a6b4 <st_int8_to16_no_shift>
 80091fe:	4437      	add	r7, r6
 8009200:	4545      	cmp	r5, r8
 8009202:	4628      	mov	r0, r5
 8009204:	9a06      	ldr	r2, [sp, #24]
 8009206:	dbf0      	blt.n	80091ea <st_sssa8_convolve+0x692>
 8009208:	46b9      	mov	r9, r7
 800920a:	46d8      	mov	r8, fp
 800920c:	ee18 7a10 	vmov	r7, s16
 8009210:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009214:	e6dc      	b.n	8008fd0 <st_sssa8_convolve+0x478>
 8009216:	ee19 3a10 	vmov	r3, s18
 800921a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800921c:	ee19 1a90 	vmov	r1, s19
 8009220:	985a      	ldr	r0, [sp, #360]	; 0x168
 8009222:	f001 faa9 	bl	800a778 <st_int8_to16_dual>
 8009226:	2301      	movs	r3, #1
 8009228:	9325      	str	r3, [sp, #148]	; 0x94
 800922a:	e50e      	b.n	8008c4a <st_sssa8_convolve+0xf2>
 800922c:	9b08      	ldr	r3, [sp, #32]
 800922e:	eb03 000c 	add.w	r0, r3, ip
 8009232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009234:	fb08 3000 	mla	r0, r8, r0, r3
 8009238:	f001 fa3c 	bl	800a6b4 <st_int8_to16_no_shift>
 800923c:	e5bf      	b.n	8008dbe <st_sssa8_convolve+0x266>
 800923e:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 8009240:	2a00      	cmp	r2, #0
 8009242:	d135      	bne.n	80092b0 <st_sssa8_convolve+0x758>
 8009244:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 8009246:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009248:	3a01      	subs	r2, #1
 800924a:	9238      	str	r2, [sp, #224]	; 0xe0
 800924c:	2201      	movs	r2, #1
 800924e:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009252:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009254:	4293      	cmp	r3, r2
 8009256:	f6ff ad85 	blt.w	8008d64 <st_sssa8_convolve+0x20c>
 800925a:	b283      	uxth	r3, r0
 800925c:	930e      	str	r3, [sp, #56]	; 0x38
 800925e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009260:	4553      	cmp	r3, sl
 8009262:	f47f adbe 	bne.w	8008de2 <st_sssa8_convolve+0x28a>
 8009266:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009268:	ee1a 2a10 	vmov	r2, s20
 800926c:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800926e:	ee19 0a90 	vmov	r0, s19
 8009272:	9305      	str	r3, [sp, #20]
 8009274:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009276:	9304      	str	r3, [sp, #16]
 8009278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800927a:	9303      	str	r3, [sp, #12]
 800927c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800927e:	9302      	str	r3, [sp, #8]
 8009280:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009282:	9301      	str	r3, [sp, #4]
 8009284:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009286:	9300      	str	r3, [sp, #0]
 8009288:	ee19 3a10 	vmov	r3, s18
 800928c:	f002 fcb6 	bl	800bbfc <st_sssa8_nn_mat_mult_kernel_opt>
 8009290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009292:	9019      	str	r0, [sp, #100]	; 0x64
 8009294:	3201      	adds	r2, #1
 8009296:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 800929a:	b210      	sxth	r0, r2
 800929c:	440b      	add	r3, r1
 800929e:	4601      	mov	r1, r0
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	930c      	str	r3, [sp, #48]	; 0x30
 80092a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092a6:	4283      	cmp	r3, r0
 80092a8:	dd38      	ble.n	800931c <st_sssa8_convolve+0x7c4>
 80092aa:	f8dd a1a8 	ldr.w	sl, [sp, #424]	; 0x1a8
 80092ae:	e54b      	b.n	8008d48 <st_sssa8_convolve+0x1f0>
 80092b0:	3a01      	subs	r2, #1
 80092b2:	9237      	str	r2, [sp, #220]	; 0xdc
 80092b4:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 80092b8:	2a01      	cmp	r2, #1
 80092ba:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 80092be:	f43f ad4c 	beq.w	8008d5a <st_sssa8_convolve+0x202>
 80092c2:	b283      	uxth	r3, r0
 80092c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80092c6:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	; 0x30
 80092ca:	930e      	str	r3, [sp, #56]	; 0x38
 80092cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80092ce:	428b      	cmp	r3, r1
 80092d0:	f6bf ad83 	bge.w	8008dda <st_sssa8_convolve+0x282>
 80092d4:	ee08 7a10 	vmov	s16, r7
 80092d8:	f8cd b020 	str.w	fp, [sp, #32]
 80092dc:	4657      	mov	r7, sl
 80092de:	46cb      	mov	fp, r9
 80092e0:	461d      	mov	r5, r3
 80092e2:	4618      	mov	r0, r3
 80092e4:	ee18 2a90 	vmov	r2, s17
 80092e8:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 80092ea:	4689      	mov	r9, r1
 80092ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80092f0:	3501      	adds	r5, #1
 80092f2:	fb00 400b 	mla	r0, r0, fp, r4
 80092f6:	4639      	mov	r1, r7
 80092f8:	9206      	str	r2, [sp, #24]
 80092fa:	b22d      	sxth	r5, r5
 80092fc:	fb08 a000 	mla	r0, r8, r0, sl
 8009300:	f001 f9d8 	bl	800a6b4 <st_int8_to16_no_shift>
 8009304:	4437      	add	r7, r6
 8009306:	454d      	cmp	r5, r9
 8009308:	4628      	mov	r0, r5
 800930a:	9a06      	ldr	r2, [sp, #24]
 800930c:	dbf0      	blt.n	80092f0 <st_sssa8_convolve+0x798>
 800930e:	46ba      	mov	sl, r7
 8009310:	46d9      	mov	r9, fp
 8009312:	ee18 7a10 	vmov	r7, s16
 8009316:	f8dd b020 	ldr.w	fp, [sp, #32]
 800931a:	e55e      	b.n	8008dda <st_sssa8_convolve+0x282>
 800931c:	46da      	mov	sl, fp
 800931e:	f8dd b1a8 	ldr.w	fp, [sp, #424]	; 0x1a8
 8009322:	e56d      	b.n	8008e00 <st_sssa8_convolve+0x2a8>
 8009324:	b2a3      	uxth	r3, r4
 8009326:	9321      	str	r3, [sp, #132]	; 0x84
 8009328:	e56a      	b.n	8008e00 <st_sssa8_convolve+0x2a8>
 800932a:	46d9      	mov	r9, fp
 800932c:	f8dd b1a8 	ldr.w	fp, [sp, #424]	; 0x1a8
 8009330:	e661      	b.n	8008ff6 <st_sssa8_convolve+0x49e>
 8009332:	b2a3      	uxth	r3, r4
 8009334:	931a      	str	r3, [sp, #104]	; 0x68
 8009336:	e65e      	b.n	8008ff6 <st_sssa8_convolve+0x49e>
 8009338:	9a08      	ldr	r2, [sp, #32]
 800933a:	4093      	lsls	r3, r2
 800933c:	f303 031f 	ssat	r3, #32, r3
 8009340:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009342:	fb53 f312 	smmulr	r3, r3, r2
 8009346:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009348:	4413      	add	r3, r2
 800934a:	f303 0307 	ssat	r3, #8, r3
 800934e:	f806 3c01 	strb.w	r3, [r6, #-1]
 8009352:	e6cc      	b.n	80090ee <st_sssa8_convolve+0x596>
 8009354:	460b      	mov	r3, r1
 8009356:	3301      	adds	r3, #1
 8009358:	b29b      	uxth	r3, r3
 800935a:	9320      	str	r3, [sp, #128]	; 0x80
 800935c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800935e:	2b00      	cmp	r3, #0
 8009360:	f43f adad 	beq.w	8008ebe <st_sssa8_convolve+0x366>
 8009364:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009366:	ea4f 0b4a 	mov.w	fp, sl, lsl #1
 800936a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800936c:	2400      	movs	r4, #0
 800936e:	fb03 f30a 	mul.w	r3, r3, sl
 8009372:	fa0f f888 	sxth.w	r8, r8
 8009376:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
 800937a:	4625      	mov	r5, r4
 800937c:	fb02 f303 	mul.w	r3, r2, r3
 8009380:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
 8009382:	46d3      	mov	fp, sl
 8009384:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009388:	9311      	str	r3, [sp, #68]	; 0x44
 800938a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800938c:	3b01      	subs	r3, #1
 800938e:	b29b      	uxth	r3, r3
 8009390:	9329      	str	r3, [sp, #164]	; 0xa4
 8009392:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009394:	425b      	negs	r3, r3
 8009396:	b29b      	uxth	r3, r3
 8009398:	9326      	str	r3, [sp, #152]	; 0x98
 800939a:	ee18 3a90 	vmov	r3, s17
 800939e:	005b      	lsls	r3, r3, #1
 80093a0:	9313      	str	r3, [sp, #76]	; 0x4c
 80093a2:	a836      	add	r0, sp, #216	; 0xd8
 80093a4:	f001 f912 	bl	800a5cc <ai_padding_opt_phase1>
 80093a8:	ee19 3a10 	vmov	r3, s18
 80093ac:	9a67      	ldr	r2, [sp, #412]	; 0x19c
 80093ae:	fb05 f303 	mul.w	r3, r5, r3
 80093b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80093b4:	fb01 2303 	mla	r3, r1, r3, r2
 80093b8:	9321      	str	r3, [sp, #132]	; 0x84
 80093ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8150 	beq.w	8009662 <st_sssa8_convolve+0xb0a>
 80093c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f000 8157 	beq.w	8009678 <st_sssa8_convolve+0xb20>
 80093ca:	b2a3      	uxth	r3, r4
 80093cc:	eef0 aa4a 	vmov.f32	s21, s20
 80093d0:	46ca      	mov	sl, r9
 80093d2:	ee08 8a10 	vmov	s16, r8
 80093d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80093d8:	ed8d 9a24 	vstr	s18, [sp, #144]	; 0x90
 80093dc:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 80093e0:	1a9b      	subs	r3, r3, r2
 80093e2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80093e4:	fb05 3302 	mla	r3, r5, r2, r3
 80093e8:	9309      	str	r3, [sp, #36]	; 0x24
 80093ea:	f9bd 3098 	ldrsh.w	r3, [sp, #152]	; 0x98
 80093ee:	9310      	str	r3, [sp, #64]	; 0x40
 80093f0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80093f2:	9323      	str	r3, [sp, #140]	; 0x8c
 80093f4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80093f6:	9319      	str	r3, [sp, #100]	; 0x64
 80093f8:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 80093fa:	9327      	str	r3, [sp, #156]	; 0x9c
 80093fc:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80093fe:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 8009400:	9337      	str	r3, [sp, #220]	; 0xdc
 8009402:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 8009404:	9236      	str	r2, [sp, #216]	; 0xd8
 8009406:	9338      	str	r3, [sp, #224]	; 0xe0
 8009408:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800940a:	2b00      	cmp	r3, #0
 800940c:	f000 80ee 	beq.w	80095ec <st_sssa8_convolve+0xa94>
 8009410:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009412:	2000      	movs	r0, #0
 8009414:	9e6a      	ldr	r6, [sp, #424]	; 0x1a8
 8009416:	425b      	negs	r3, r3
 8009418:	4601      	mov	r1, r0
 800941a:	4637      	mov	r7, r6
 800941c:	b29b      	uxth	r3, r3
 800941e:	930c      	str	r3, [sp, #48]	; 0x30
 8009420:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009422:	931c      	str	r3, [sp, #112]	; 0x70
 8009424:	2a00      	cmp	r2, #0
 8009426:	d060      	beq.n	80094ea <st_sssa8_convolve+0x992>
 8009428:	3a01      	subs	r2, #1
 800942a:	9236      	str	r2, [sp, #216]	; 0xd8
 800942c:	2201      	movs	r2, #1
 800942e:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009434:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009436:	4293      	cmp	r3, r2
 8009438:	dd64      	ble.n	8009504 <st_sssa8_convolve+0x9ac>
 800943a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800943c:	ee18 8a10 	vmov	r8, s16
 8009440:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009442:	9e22      	ldr	r6, [sp, #136]	; 0x88
 8009444:	fb01 3102 	mla	r1, r1, r2, r3
 8009448:	b283      	uxth	r3, r0
 800944a:	930e      	str	r3, [sp, #56]	; 0x38
 800944c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800944e:	1acd      	subs	r5, r1, r3
 8009450:	f9bd 3030 	ldrsh.w	r3, [sp, #48]	; 0x30
 8009454:	930b      	str	r3, [sp, #44]	; 0x2c
 8009456:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009458:	4699      	mov	r9, r3
 800945a:	461a      	mov	r2, r3
 800945c:	465b      	mov	r3, fp
 800945e:	46cb      	mov	fp, r9
 8009460:	4699      	mov	r9, r3
 8009462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009464:	42a9      	cmp	r1, r5
 8009466:	da25      	bge.n	80094b4 <st_sssa8_convolve+0x95c>
 8009468:	9b07      	ldr	r3, [sp, #28]
 800946a:	460c      	mov	r4, r1
 800946c:	f8cd b018 	str.w	fp, [sp, #24]
 8009470:	468c      	mov	ip, r1
 8009472:	4293      	cmp	r3, r2
 8009474:	fb0a f202 	mul.w	r2, sl, r2
 8009478:	bfcc      	ite	gt
 800947a:	2300      	movgt	r3, #0
 800947c:	2301      	movle	r3, #1
 800947e:	9208      	str	r2, [sp, #32]
 8009480:	ea43 73db 	orr.w	r3, r3, fp, lsr #31
 8009484:	469b      	mov	fp, r3
 8009486:	45e2      	cmp	sl, ip
 8009488:	464a      	mov	r2, r9
 800948a:	4639      	mov	r1, r7
 800948c:	4640      	mov	r0, r8
 800948e:	bfcc      	ite	gt
 8009490:	2300      	movgt	r3, #0
 8009492:	2301      	movle	r3, #1
 8009494:	ea53 73d4 	orrs.w	r3, r3, r4, lsr #31
 8009498:	d102      	bne.n	80094a0 <st_sssa8_convolve+0x948>
 800949a:	f1bb 0f00 	cmp.w	fp, #0
 800949e:	d05a      	beq.n	8009556 <st_sssa8_convolve+0x9fe>
 80094a0:	f003 f87e 	bl	800c5a0 <arm_fill_q15>
 80094a4:	3401      	adds	r4, #1
 80094a6:	4437      	add	r7, r6
 80094a8:	b224      	sxth	r4, r4
 80094aa:	42ac      	cmp	r4, r5
 80094ac:	46a4      	mov	ip, r4
 80094ae:	dbea      	blt.n	8009486 <st_sssa8_convolve+0x92e>
 80094b0:	f8dd b018 	ldr.w	fp, [sp, #24]
 80094b4:	f10b 0b01 	add.w	fp, fp, #1
 80094b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ba:	fa0f fb8b 	sxth.w	fp, fp
 80094be:	459b      	cmp	fp, r3
 80094c0:	465a      	mov	r2, fp
 80094c2:	dbce      	blt.n	8009462 <st_sssa8_convolve+0x90a>
 80094c4:	46cb      	mov	fp, r9
 80094c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80094c8:	42bb      	cmp	r3, r7
 80094ca:	d020      	beq.n	800950e <st_sssa8_convolve+0x9b6>
 80094cc:	980e      	ldr	r0, [sp, #56]	; 0x38
 80094ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80094d2:	3001      	adds	r0, #1
 80094d4:	441a      	add	r2, r3
 80094d6:	b200      	sxth	r0, r0
 80094d8:	b293      	uxth	r3, r2
 80094da:	4601      	mov	r1, r0
 80094dc:	930c      	str	r3, [sp, #48]	; 0x30
 80094de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094e0:	4283      	cmp	r3, r0
 80094e2:	dd6b      	ble.n	80095bc <st_sssa8_convolve+0xa64>
 80094e4:	9a36      	ldr	r2, [sp, #216]	; 0xd8
 80094e6:	2a00      	cmp	r2, #0
 80094e8:	d19e      	bne.n	8009428 <st_sssa8_convolve+0x8d0>
 80094ea:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 80094ec:	2a00      	cmp	r2, #0
 80094ee:	d13b      	bne.n	8009568 <st_sssa8_convolve+0xa10>
 80094f0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 80094f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094f4:	3a01      	subs	r2, #1
 80094f6:	9238      	str	r2, [sp, #224]	; 0xe0
 80094f8:	2201      	movs	r2, #1
 80094fa:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 80094fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009500:	4293      	cmp	r3, r2
 8009502:	dc9a      	bgt.n	800943a <st_sssa8_convolve+0x8e2>
 8009504:	b283      	uxth	r3, r0
 8009506:	930e      	str	r3, [sp, #56]	; 0x38
 8009508:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800950a:	42bb      	cmp	r3, r7
 800950c:	d1de      	bne.n	80094cc <st_sssa8_convolve+0x974>
 800950e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009510:	ee1a 2a90 	vmov	r2, s21
 8009514:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 8009516:	ee19 0a90 	vmov	r0, s19
 800951a:	9305      	str	r3, [sp, #20]
 800951c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800951e:	9304      	str	r3, [sp, #16]
 8009520:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009522:	9303      	str	r3, [sp, #12]
 8009524:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009526:	9302      	str	r3, [sp, #8]
 8009528:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800952a:	9301      	str	r3, [sp, #4]
 800952c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800952e:	9300      	str	r3, [sp, #0]
 8009530:	ee19 3a10 	vmov	r3, s18
 8009534:	f002 fb62 	bl	800bbfc <st_sssa8_nn_mat_mult_kernel_opt>
 8009538:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800953a:	901c      	str	r0, [sp, #112]	; 0x70
 800953c:	3201      	adds	r2, #1
 800953e:	e9dd 310c 	ldrd	r3, r1, [sp, #48]	; 0x30
 8009542:	b210      	sxth	r0, r2
 8009544:	440b      	add	r3, r1
 8009546:	4601      	mov	r1, r0
 8009548:	b29b      	uxth	r3, r3
 800954a:	930c      	str	r3, [sp, #48]	; 0x30
 800954c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800954e:	4283      	cmp	r3, r0
 8009550:	dd4c      	ble.n	80095ec <st_sssa8_convolve+0xa94>
 8009552:	9f6a      	ldr	r7, [sp, #424]	; 0x1a8
 8009554:	e7c6      	b.n	80094e4 <st_sssa8_convolve+0x98c>
 8009556:	9b08      	ldr	r3, [sp, #32]
 8009558:	eb03 000c 	add.w	r0, r3, ip
 800955c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800955e:	fb09 3000 	mla	r0, r9, r0, r3
 8009562:	f001 f8a7 	bl	800a6b4 <st_int8_to16_no_shift>
 8009566:	e79d      	b.n	80094a4 <st_sssa8_convolve+0x94c>
 8009568:	3a01      	subs	r2, #1
 800956a:	9237      	str	r2, [sp, #220]	; 0xdc
 800956c:	f8bd 20fc 	ldrh.w	r2, [sp, #252]	; 0xfc
 8009570:	2a01      	cmp	r2, #1
 8009572:	f8ad 20fe 	strh.w	r2, [sp, #254]	; 0xfe
 8009576:	f43f af5c 	beq.w	8009432 <st_sssa8_convolve+0x8da>
 800957a:	b283      	uxth	r3, r0
 800957c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800957e:	f9bd 4030 	ldrsh.w	r4, [sp, #48]	; 0x30
 8009582:	930e      	str	r3, [sp, #56]	; 0x38
 8009584:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009586:	429e      	cmp	r6, r3
 8009588:	dd9d      	ble.n	80094c6 <st_sssa8_convolve+0x96e>
 800958a:	46b8      	mov	r8, r7
 800958c:	461d      	mov	r5, r3
 800958e:	4618      	mov	r0, r3
 8009590:	ee18 2a90 	vmov	r2, s17
 8009594:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 8009598:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800959a:	3501      	adds	r5, #1
 800959c:	fb00 400a 	mla	r0, r0, sl, r4
 80095a0:	4641      	mov	r1, r8
 80095a2:	9206      	str	r2, [sp, #24]
 80095a4:	b22d      	sxth	r5, r5
 80095a6:	fb0b 7000 	mla	r0, fp, r0, r7
 80095aa:	f001 f883 	bl	800a6b4 <st_int8_to16_no_shift>
 80095ae:	44c8      	add	r8, r9
 80095b0:	42b5      	cmp	r5, r6
 80095b2:	4628      	mov	r0, r5
 80095b4:	9a06      	ldr	r2, [sp, #24]
 80095b6:	dbf0      	blt.n	800959a <st_sssa8_convolve+0xa42>
 80095b8:	4647      	mov	r7, r8
 80095ba:	e784      	b.n	80094c6 <st_sssa8_convolve+0x96e>
 80095bc:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 80095be:	429f      	cmp	r7, r3
 80095c0:	d014      	beq.n	80095ec <st_sssa8_convolve+0xa94>
 80095c2:	4619      	mov	r1, r3
 80095c4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80095c6:	ee1a 2a90 	vmov	r2, s21
 80095ca:	ee19 0a90 	vmov	r0, s19
 80095ce:	9305      	str	r3, [sp, #20]
 80095d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80095d2:	9304      	str	r3, [sp, #16]
 80095d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80095d6:	9303      	str	r3, [sp, #12]
 80095d8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80095da:	9302      	str	r3, [sp, #8]
 80095dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80095de:	9301      	str	r3, [sp, #4]
 80095e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095e2:	9300      	str	r3, [sp, #0]
 80095e4:	ee19 3a10 	vmov	r3, s18
 80095e8:	f002 fddc 	bl	800c1a4 <st_sssa8_nn_mat_mult_kernel_single_opt>
 80095ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80095ee:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80095f0:	9921      	ldr	r1, [sp, #132]	; 0x84
 80095f2:	1a9b      	subs	r3, r3, r2
 80095f4:	4411      	add	r1, r2
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	9121      	str	r1, [sp, #132]	; 0x84
 80095fa:	429a      	cmp	r2, r3
 80095fc:	9324      	str	r3, [sp, #144]	; 0x90
 80095fe:	bf28      	it	cs
 8009600:	461a      	movcs	r2, r3
 8009602:	b294      	uxth	r4, r2
 8009604:	b954      	cbnz	r4, 800961c <st_sssa8_convolve+0xac4>
 8009606:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009608:	3b01      	subs	r3, #1
 800960a:	b29b      	uxth	r3, r3
 800960c:	461a      	mov	r2, r3
 800960e:	9323      	str	r3, [sp, #140]	; 0x8c
 8009610:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009614:	429a      	cmp	r2, r3
 8009616:	d013      	beq.n	8009640 <st_sssa8_convolve+0xae8>
 8009618:	9419      	str	r4, [sp, #100]	; 0x64
 800961a:	e6ef      	b.n	80093fc <st_sssa8_convolve+0x8a4>
 800961c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800961e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009620:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009622:	fb02 1003 	mla	r0, r2, r3, r1
 8009626:	ee1a 1a90 	vmov	r1, s21
 800962a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800962e:	ee19 1a90 	vmov	r1, s19
 8009632:	9027      	str	r0, [sp, #156]	; 0x9c
 8009634:	ee0a 3a90 	vmov	s21, r3
 8009638:	4623      	mov	r3, r4
 800963a:	f001 f89d 	bl	800a778 <st_int8_to16_dual>
 800963e:	e7e2      	b.n	8009606 <st_sssa8_convolve+0xaae>
 8009640:	46d1      	mov	r9, sl
 8009642:	ee18 8a10 	vmov	r8, s16
 8009646:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009648:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800964a:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800964c:	4413      	add	r3, r2
 800964e:	3401      	adds	r4, #1
 8009650:	b29b      	uxth	r3, r3
 8009652:	b224      	sxth	r4, r4
 8009654:	9326      	str	r3, [sp, #152]	; 0x98
 8009656:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009658:	4625      	mov	r5, r4
 800965a:	42a3      	cmp	r3, r4
 800965c:	f73f aea1 	bgt.w	80093a2 <st_sssa8_convolve+0x84a>
 8009660:	e42d      	b.n	8008ebe <st_sssa8_convolve+0x366>
 8009662:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009664:	ee19 1a90 	vmov	r1, s19
 8009668:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800966a:	985a      	ldr	r0, [sp, #360]	; 0x168
 800966c:	f001 f884 	bl	800a778 <st_int8_to16_dual>
 8009670:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009672:	2b00      	cmp	r3, #0
 8009674:	f47f aea9 	bne.w	80093ca <st_sssa8_convolve+0x872>
 8009678:	b2a3      	uxth	r3, r4
 800967a:	9328      	str	r3, [sp, #160]	; 0xa0
 800967c:	e7e3      	b.n	8009646 <st_sssa8_convolve+0xaee>
 800967e:	bf00      	nop

08009680 <st_sssa8_convolve_rgb>:
 8009680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	ed2d 8b02 	vpush	{d8}
 8009688:	b0c7      	sub	sp, #284	; 0x11c
 800968a:	2a03      	cmp	r2, #3
 800968c:	4682      	mov	sl, r0
 800968e:	468b      	mov	fp, r1
 8009690:	931a      	str	r3, [sp, #104]	; 0x68
 8009692:	f8bd 3148 	ldrh.w	r3, [sp, #328]	; 0x148
 8009696:	f8bd 414c 	ldrh.w	r4, [sp, #332]	; 0x14c
 800969a:	9312      	str	r3, [sp, #72]	; 0x48
 800969c:	f8bd 3150 	ldrh.w	r3, [sp, #336]	; 0x150
 80096a0:	f8bd 5170 	ldrh.w	r5, [sp, #368]	; 0x170
 80096a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80096a6:	f8bd 3154 	ldrh.w	r3, [sp, #340]	; 0x154
 80096aa:	f99d 6164 	ldrsb.w	r6, [sp, #356]	; 0x164
 80096ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80096b0:	9410      	str	r4, [sp, #64]	; 0x40
 80096b2:	f99d 3168 	ldrsb.w	r3, [sp, #360]	; 0x168
 80096b6:	950e      	str	r5, [sp, #56]	; 0x38
 80096b8:	e9dd 1057 	ldrd	r1, r0, [sp, #348]	; 0x15c
 80096bc:	f040 83ca 	bne.w	8009e54 <st_sssa8_convolve_rgb+0x7d4>
 80096c0:	680a      	ldr	r2, [r1, #0]
 80096c2:	f9b0 0000 	ldrsh.w	r0, [r0]
 80096c6:	9216      	str	r2, [sp, #88]	; 0x58
 80096c8:	fb14 f204 	smulbb	r2, r4, r4
 80096cc:	4601      	mov	r1, r0
 80096ce:	9017      	str	r0, [sp, #92]	; 0x5c
 80096d0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80096d4:	b294      	uxth	r4, r2
 80096d6:	1e42      	subs	r2, r0, #1
 80096d8:	985d      	ldr	r0, [sp, #372]	; 0x174
 80096da:	921b      	str	r2, [sp, #108]	; 0x6c
 80096dc:	b292      	uxth	r2, r2
 80096de:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80096e2:	9413      	str	r4, [sp, #76]	; 0x4c
 80096e4:	2a14      	cmp	r2, #20
 80096e6:	901e      	str	r0, [sp, #120]	; 0x78
 80096e8:	f240 83ac 	bls.w	8009e44 <st_sssa8_convolve_rgb+0x7c4>
 80096ec:	9314      	str	r3, [sp, #80]	; 0x50
 80096ee:	462b      	mov	r3, r5
 80096f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80096f2:	a932      	add	r1, sp, #200	; 0xc8
 80096f4:	a83c      	add	r0, sp, #240	; 0xf0
 80096f6:	fb02 f402 	mul.w	r4, r2, r2
 80096fa:	e9cd 332b 	strd	r3, r3, [sp, #172]	; 0xac
 80096fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009700:	0065      	lsls	r5, r4, #1
 8009702:	e9cd 3334 	strd	r3, r3, [sp, #208]	; 0xd0
 8009706:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009708:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
 800970c:	ab2e      	add	r3, sp, #184	; 0xb8
 800970e:	e9cd 222f 	strd	r2, r2, [sp, #188]	; 0xbc
 8009712:	9300      	str	r3, [sp, #0]
 8009714:	aa26      	add	r2, sp, #152	; 0x98
 8009716:	ab2a      	add	r3, sp, #168	; 0xa8
 8009718:	e9cd bb27 	strd	fp, fp, [sp, #156]	; 0x9c
 800971c:	f000 fefc 	bl	800a518 <ai_padding_opt_init>
 8009720:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009722:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8009726:	995d      	ldr	r1, [sp, #372]	; 0x174
 8009728:	4413      	add	r3, r2
 800972a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800972e:	ee08 3a10 	vmov	s16, r3
 8009732:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009734:	fb02 f303 	mul.w	r3, r2, r3
 8009738:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800973c:	f340 8378 	ble.w	8009e30 <st_sssa8_convolve_rgb+0x7b0>
 8009740:	2300      	movs	r3, #0
 8009742:	9321      	str	r3, [sp, #132]	; 0x84
 8009744:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009746:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800974a:	fbb3 f3f2 	udiv	r3, r3, r2
 800974e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009750:	f023 0301 	bic.w	r3, r3, #1
 8009754:	4293      	cmp	r3, r2
 8009756:	bf28      	it	cs
 8009758:	4613      	movcs	r3, r2
 800975a:	2b01      	cmp	r3, #1
 800975c:	931f      	str	r3, [sp, #124]	; 0x7c
 800975e:	f240 81a4 	bls.w	8009aaa <st_sssa8_convolve_rgb+0x42a>
 8009762:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8009764:	4613      	mov	r3, r2
 8009766:	fbb2 f2f1 	udiv	r2, r2, r1
 800976a:	fb01 3312 	mls	r3, r1, r2, r3
 800976e:	b292      	uxth	r2, r2
 8009770:	b29b      	uxth	r3, r3
 8009772:	921d      	str	r2, [sp, #116]	; 0x74
 8009774:	b11b      	cbz	r3, 800977e <st_sssa8_convolve_rgb+0xfe>
 8009776:	4613      	mov	r3, r2
 8009778:	3301      	adds	r3, #1
 800977a:	b29b      	uxth	r3, r3
 800977c:	931d      	str	r3, [sp, #116]	; 0x74
 800977e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009780:	2b00      	cmp	r3, #0
 8009782:	f000 8184 	beq.w	8009a8e <st_sssa8_convolve_rgb+0x40e>
 8009786:	442c      	add	r4, r5
 8009788:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800978a:	b235      	sxth	r5, r6
 800978c:	2600      	movs	r6, #0
 800978e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009792:	4657      	mov	r7, sl
 8009794:	4634      	mov	r4, r6
 8009796:	46aa      	mov	sl, r5
 8009798:	9311      	str	r3, [sp, #68]	; 0x44
 800979a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800979c:	425b      	negs	r3, r3
 800979e:	b29a      	uxth	r2, r3
 80097a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097a2:	3b01      	subs	r3, #1
 80097a4:	9224      	str	r2, [sp, #144]	; 0x90
 80097a6:	9220      	str	r2, [sp, #128]	; 0x80
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	9325      	str	r3, [sp, #148]	; 0x94
 80097ac:	a83c      	add	r0, sp, #240	; 0xf0
 80097ae:	f000 ff0d 	bl	800a5cc <ai_padding_opt_phase1>
 80097b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80097b4:	9a5b      	ldr	r2, [sp, #364]	; 0x16c
 80097b6:	fb04 f303 	mul.w	r3, r4, r3
 80097ba:	990e      	ldr	r1, [sp, #56]	; 0x38
 80097bc:	fb01 2303 	mla	r3, r1, r3, r2
 80097c0:	9319      	str	r3, [sp, #100]	; 0x64
 80097c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	f000 8168 	beq.w	8009a9a <st_sssa8_convolve_rgb+0x41a>
 80097ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	f000 814f 	beq.w	8009a70 <st_sssa8_convolve_rgb+0x3f0>
 80097d2:	b2b3      	uxth	r3, r6
 80097d4:	9323      	str	r3, [sp, #140]	; 0x8c
 80097d6:	e9dd 230f 	ldrd	r2, r3, [sp, #60]	; 0x3c
 80097da:	1a9b      	subs	r3, r3, r2
 80097dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097de:	fb04 3302 	mla	r3, r4, r2, r3
 80097e2:	9308      	str	r3, [sp, #32]
 80097e4:	f9bd 3080 	ldrsh.w	r3, [sp, #128]	; 0x80
 80097e8:	930d      	str	r3, [sp, #52]	; 0x34
 80097ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80097ec:	931b      	str	r3, [sp, #108]	; 0x6c
 80097ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80097f0:	931c      	str	r3, [sp, #112]	; 0x70
 80097f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80097f4:	9315      	str	r3, [sp, #84]	; 0x54
 80097f6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80097f8:	9322      	str	r3, [sp, #136]	; 0x88
 80097fa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80097fc:	ee08 3a90 	vmov	s17, r3
 8009800:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8009802:	2000      	movs	r0, #0
 8009804:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009806:	933d      	str	r3, [sp, #244]	; 0xf4
 8009808:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800980a:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 800980c:	933e      	str	r3, [sp, #248]	; 0xf8
 800980e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009810:	9118      	str	r1, [sp, #96]	; 0x60
 8009812:	4601      	mov	r1, r0
 8009814:	9309      	str	r3, [sp, #36]	; 0x24
 8009816:	923c      	str	r2, [sp, #240]	; 0xf0
 8009818:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800981a:	2a00      	cmp	r2, #0
 800981c:	d05b      	beq.n	80098d6 <st_sssa8_convolve_rgb+0x256>
 800981e:	3a01      	subs	r2, #1
 8009820:	923c      	str	r2, [sp, #240]	; 0xf0
 8009822:	2201      	movs	r2, #1
 8009824:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 8009828:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800982a:	9c08      	ldr	r4, [sp, #32]
 800982c:	42a2      	cmp	r2, r4
 800982e:	da5f      	bge.n	80098f0 <st_sssa8_convolve_rgb+0x270>
 8009830:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009832:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009834:	970a      	str	r7, [sp, #40]	; 0x28
 8009836:	fb01 2104 	mla	r1, r1, r4, r2
 800983a:	b282      	uxth	r2, r0
 800983c:	920c      	str	r2, [sp, #48]	; 0x30
 800983e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009840:	1a8d      	subs	r5, r1, r2
 8009842:	f9bd 2024 	ldrsh.w	r2, [sp, #36]	; 0x24
 8009846:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009848:	4690      	mov	r8, r2
 800984a:	4689      	mov	r9, r1
 800984c:	45a8      	cmp	r8, r5
 800984e:	da26      	bge.n	800989e <st_sssa8_convolve_rgb+0x21e>
 8009850:	ea4f 7ed9 	mov.w	lr, r9, lsr #31
 8009854:	1d9a      	adds	r2, r3, #6
 8009856:	4640      	mov	r0, r8
 8009858:	fb01 f30b 	mul.w	r3, r1, fp
 800985c:	458b      	cmp	fp, r1
 800985e:	bfd8      	it	le
 8009860:	f04e 0e01 	orrle.w	lr, lr, #1
 8009864:	4646      	mov	r6, r8
 8009866:	9307      	str	r3, [sp, #28]
 8009868:	2400      	movs	r4, #0
 800986a:	0fc1      	lsrs	r1, r0, #31
 800986c:	1c47      	adds	r7, r0, #1
 800986e:	4613      	mov	r3, r2
 8009870:	f36a 040f 	bfi	r4, sl, #0, #16
 8009874:	45b3      	cmp	fp, r6
 8009876:	bfd8      	it	le
 8009878:	f041 0101 	orrle.w	r1, r1, #1
 800987c:	f1a2 0c06 	sub.w	ip, r2, #6
 8009880:	f36a 441f 	bfi	r4, sl, #16, #16
 8009884:	b911      	cbnz	r1, 800988c <st_sssa8_convolve_rgb+0x20c>
 8009886:	f1be 0f00 	cmp.w	lr, #0
 800988a:	d059      	beq.n	8009940 <st_sssa8_convolve_rgb+0x2c0>
 800988c:	b238      	sxth	r0, r7
 800988e:	f842 4c04 	str.w	r4, [r2, #-4]
 8009892:	f822 ac06 	strh.w	sl, [r2, #-6]
 8009896:	3206      	adds	r2, #6
 8009898:	42a8      	cmp	r0, r5
 800989a:	4606      	mov	r6, r0
 800989c:	dbe4      	blt.n	8009868 <st_sssa8_convolve_rgb+0x1e8>
 800989e:	f109 0901 	add.w	r9, r9, #1
 80098a2:	9a08      	ldr	r2, [sp, #32]
 80098a4:	fa0f f989 	sxth.w	r9, r9
 80098a8:	4591      	cmp	r9, r2
 80098aa:	4649      	mov	r1, r9
 80098ac:	dbce      	blt.n	800984c <st_sssa8_convolve_rgb+0x1cc>
 80098ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80098b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d021      	beq.n	80098fa <st_sssa8_convolve_rgb+0x27a>
 80098b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80098b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 80098bc:	440a      	add	r2, r1
 80098be:	3001      	adds	r0, #1
 80098c0:	b292      	uxth	r2, r2
 80098c2:	b200      	sxth	r0, r0
 80098c4:	9209      	str	r2, [sp, #36]	; 0x24
 80098c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098c8:	4601      	mov	r1, r0
 80098ca:	4282      	cmp	r2, r0
 80098cc:	f340 808f 	ble.w	80099ee <st_sssa8_convolve_rgb+0x36e>
 80098d0:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 80098d2:	2a00      	cmp	r2, #0
 80098d4:	d1a3      	bne.n	800981e <st_sssa8_convolve_rgb+0x19e>
 80098d6:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 80098d8:	2a00      	cmp	r2, #0
 80098da:	d14c      	bne.n	8009976 <st_sssa8_convolve_rgb+0x2f6>
 80098dc:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 80098de:	9c08      	ldr	r4, [sp, #32]
 80098e0:	3a01      	subs	r2, #1
 80098e2:	923e      	str	r2, [sp, #248]	; 0xf8
 80098e4:	2201      	movs	r2, #1
 80098e6:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 80098ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098ec:	42a2      	cmp	r2, r4
 80098ee:	db9f      	blt.n	8009830 <st_sssa8_convolve_rgb+0x1b0>
 80098f0:	b282      	uxth	r2, r0
 80098f2:	920c      	str	r2, [sp, #48]	; 0x30
 80098f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d1dd      	bne.n	80098b6 <st_sssa8_convolve_rgb+0x236>
 80098fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80098fc:	ee18 2a90 	vmov	r2, s17
 8009900:	995d      	ldr	r1, [sp, #372]	; 0x174
 8009902:	ee18 0a10 	vmov	r0, s16
 8009906:	9305      	str	r3, [sp, #20]
 8009908:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800990a:	9304      	str	r3, [sp, #16]
 800990c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800990e:	9303      	str	r3, [sp, #12]
 8009910:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009912:	9302      	str	r3, [sp, #8]
 8009914:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009916:	9301      	str	r3, [sp, #4]
 8009918:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800991a:	9300      	str	r3, [sp, #0]
 800991c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800991e:	f002 f96d 	bl	800bbfc <st_sssa8_nn_mat_mult_kernel_opt>
 8009922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009924:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009926:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009928:	440b      	add	r3, r1
 800992a:	9018      	str	r0, [sp, #96]	; 0x60
 800992c:	3201      	adds	r2, #1
 800992e:	b29b      	uxth	r3, r3
 8009930:	b210      	sxth	r0, r2
 8009932:	9309      	str	r3, [sp, #36]	; 0x24
 8009934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009936:	4601      	mov	r1, r0
 8009938:	4283      	cmp	r3, r0
 800993a:	dd6f      	ble.n	8009a1c <st_sssa8_convolve_rgb+0x39c>
 800993c:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800993e:	e7c7      	b.n	80098d0 <st_sssa8_convolve_rgb+0x250>
 8009940:	9b07      	ldr	r3, [sp, #28]
 8009942:	3001      	adds	r0, #1
 8009944:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009946:	441e      	add	r6, r3
 8009948:	b200      	sxth	r0, r0
 800994a:	4613      	mov	r3, r2
 800994c:	3206      	adds	r2, #6
 800994e:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8009952:	42a8      	cmp	r0, r5
 8009954:	5989      	ldr	r1, [r1, r6]
 8009956:	4606      	mov	r6, r0
 8009958:	fa2f f481 	sxtb16	r4, r1
 800995c:	ea4f 2131 	mov.w	r1, r1, ror #8
 8009960:	fa2f f181 	sxtb16	r1, r1
 8009964:	eac1 0104 	pkhbt	r1, r1, r4
 8009968:	f8cc 1002 	str.w	r1, [ip, #2]
 800996c:	f822 4c0c 	strh.w	r4, [r2, #-12]
 8009970:	f6ff af7a 	blt.w	8009868 <st_sssa8_convolve_rgb+0x1e8>
 8009974:	e793      	b.n	800989e <st_sssa8_convolve_rgb+0x21e>
 8009976:	3a01      	subs	r2, #1
 8009978:	923d      	str	r2, [sp, #244]	; 0xf4
 800997a:	f8bd 2114 	ldrh.w	r2, [sp, #276]	; 0x114
 800997e:	2a01      	cmp	r2, #1
 8009980:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 8009984:	f43f af50 	beq.w	8009828 <st_sssa8_convolve_rgb+0x1a8>
 8009988:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800998a:	9c08      	ldr	r4, [sp, #32]
 800998c:	42a2      	cmp	r2, r4
 800998e:	daaf      	bge.n	80098f0 <st_sssa8_convolve_rgb+0x270>
 8009990:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009992:	46a6      	mov	lr, r4
 8009994:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009996:	f9bd c024 	ldrsh.w	ip, [sp, #36]	; 0x24
 800999a:	fb01 2104 	mla	r1, r1, r4, r2
 800999e:	b282      	uxth	r2, r0
 80099a0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80099a2:	920c      	str	r2, [sp, #48]	; 0x30
 80099a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80099a6:	4626      	mov	r6, r4
 80099a8:	1a8d      	subs	r5, r1, r2
 80099aa:	45ac      	cmp	ip, r5
 80099ac:	da19      	bge.n	80099e2 <st_sssa8_convolve_rgb+0x362>
 80099ae:	fb04 f00b 	mul.w	r0, r4, fp
 80099b2:	4661      	mov	r1, ip
 80099b4:	4662      	mov	r2, ip
 80099b6:	4402      	add	r2, r0
 80099b8:	3101      	adds	r1, #1
 80099ba:	3306      	adds	r3, #6
 80099bc:	b209      	sxth	r1, r1
 80099be:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80099c2:	42a9      	cmp	r1, r5
 80099c4:	58ba      	ldr	r2, [r7, r2]
 80099c6:	fa2f f482 	sxtb16	r4, r2
 80099ca:	ea4f 2232 	mov.w	r2, r2, ror #8
 80099ce:	f823 4c06 	strh.w	r4, [r3, #-6]
 80099d2:	fa2f f282 	sxtb16	r2, r2
 80099d6:	eac2 0204 	pkhbt	r2, r2, r4
 80099da:	f843 2c04 	str.w	r2, [r3, #-4]
 80099de:	460a      	mov	r2, r1
 80099e0:	dbe9      	blt.n	80099b6 <st_sssa8_convolve_rgb+0x336>
 80099e2:	3601      	adds	r6, #1
 80099e4:	b236      	sxth	r6, r6
 80099e6:	4576      	cmp	r6, lr
 80099e8:	4634      	mov	r4, r6
 80099ea:	dbde      	blt.n	80099aa <st_sssa8_convolve_rgb+0x32a>
 80099ec:	e760      	b.n	80098b0 <st_sssa8_convolve_rgb+0x230>
 80099ee:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d013      	beq.n	8009a1c <st_sssa8_convolve_rgb+0x39c>
 80099f4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80099f6:	4611      	mov	r1, r2
 80099f8:	ee18 0a10 	vmov	r0, s16
 80099fc:	ee18 2a90 	vmov	r2, s17
 8009a00:	9305      	str	r3, [sp, #20]
 8009a02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a04:	9304      	str	r3, [sp, #16]
 8009a06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a0c:	9302      	str	r3, [sp, #8]
 8009a0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009a10:	9301      	str	r3, [sp, #4]
 8009a12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a14:	9300      	str	r3, [sp, #0]
 8009a16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a18:	f002 fbc4 	bl	800c1a4 <st_sssa8_nn_mat_mult_kernel_single_opt>
 8009a1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a1e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009a20:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009a22:	1a9b      	subs	r3, r3, r2
 8009a24:	4411      	add	r1, r2
 8009a26:	b29b      	uxth	r3, r3
 8009a28:	9119      	str	r1, [sp, #100]	; 0x64
 8009a2a:	429a      	cmp	r2, r3
 8009a2c:	931c      	str	r3, [sp, #112]	; 0x70
 8009a2e:	bf28      	it	cs
 8009a30:	461a      	movcs	r2, r3
 8009a32:	b294      	uxth	r4, r2
 8009a34:	b954      	cbnz	r4, 8009a4c <st_sssa8_convolve_rgb+0x3cc>
 8009a36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	b29b      	uxth	r3, r3
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	931b      	str	r3, [sp, #108]	; 0x6c
 8009a40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a44:	429a      	cmp	r2, r3
 8009a46:	d015      	beq.n	8009a74 <st_sssa8_convolve_rgb+0x3f4>
 8009a48:	9415      	str	r4, [sp, #84]	; 0x54
 8009a4a:	e6d9      	b.n	8009800 <st_sssa8_convolve_rgb+0x180>
 8009a4c:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009a4e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009a50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009a52:	fb02 1003 	mla	r0, r2, r3, r1
 8009a56:	ee18 1a90 	vmov	r1, s17
 8009a5a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009a5e:	ee18 1a10 	vmov	r1, s16
 8009a62:	9022      	str	r0, [sp, #136]	; 0x88
 8009a64:	ee08 3a90 	vmov	s17, r3
 8009a68:	4623      	mov	r3, r4
 8009a6a:	f000 fe85 	bl	800a778 <st_int8_to16_dual>
 8009a6e:	e7e2      	b.n	8009a36 <st_sssa8_convolve_rgb+0x3b6>
 8009a70:	b2b3      	uxth	r3, r6
 8009a72:	9323      	str	r3, [sp, #140]	; 0x8c
 8009a74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a78:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8009a7a:	4413      	add	r3, r2
 8009a7c:	3601      	adds	r6, #1
 8009a7e:	b29b      	uxth	r3, r3
 8009a80:	b236      	sxth	r6, r6
 8009a82:	9320      	str	r3, [sp, #128]	; 0x80
 8009a84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a86:	4634      	mov	r4, r6
 8009a88:	42b3      	cmp	r3, r6
 8009a8a:	f73f ae8f 	bgt.w	80097ac <st_sssa8_convolve_rgb+0x12c>
 8009a8e:	2000      	movs	r0, #0
 8009a90:	b047      	add	sp, #284	; 0x11c
 8009a92:	ecbd 8b02 	vpop	{d8}
 8009a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a9a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009a9c:	ee18 1a10 	vmov	r1, s16
 8009aa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009aa2:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009aa4:	f000 fe68 	bl	800a778 <st_int8_to16_dual>
 8009aa8:	e68f      	b.n	80097ca <st_sssa8_convolve_rgb+0x14a>
 8009aaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d0ee      	beq.n	8009a8e <st_sssa8_convolve_rgb+0x40e>
 8009ab0:	442c      	add	r4, r5
 8009ab2:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 8009ab4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ab6:	b231      	sxth	r1, r6
 8009ab8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009abc:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009abe:	2600      	movs	r6, #0
 8009ac0:	9f5d      	ldr	r7, [sp, #372]	; 0x174
 8009ac2:	9318      	str	r3, [sp, #96]	; 0x60
 8009ac4:	4253      	negs	r3, r2
 8009ac6:	4688      	mov	r8, r1
 8009ac8:	1a82      	subs	r2, r0, r2
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	9615      	str	r6, [sp, #84]	; 0x54
 8009ace:	921c      	str	r2, [sp, #112]	; 0x70
 8009ad0:	9319      	str	r3, [sp, #100]	; 0x64
 8009ad2:	9311      	str	r3, [sp, #68]	; 0x44
 8009ad4:	465b      	mov	r3, fp
 8009ad6:	46d3      	mov	fp, sl
 8009ad8:	469a      	mov	sl, r3
 8009ada:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009adc:	a83c      	add	r0, sp, #240	; 0xf0
 8009ade:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ae0:	fb02 3306 	mla	r3, r2, r6, r3
 8009ae4:	2600      	movs	r6, #0
 8009ae6:	9307      	str	r3, [sp, #28]
 8009ae8:	f000 fd70 	bl	800a5cc <ai_padding_opt_phase1>
 8009aec:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
 8009af0:	930c      	str	r3, [sp, #48]	; 0x30
 8009af2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009af4:	9309      	str	r3, [sp, #36]	; 0x24
 8009af6:	4633      	mov	r3, r6
 8009af8:	9a3c      	ldr	r2, [sp, #240]	; 0xf0
 8009afa:	2a00      	cmp	r2, #0
 8009afc:	f000 8119 	beq.w	8009d32 <st_sssa8_convolve_rgb+0x6b2>
 8009b00:	3a01      	subs	r2, #1
 8009b02:	923c      	str	r2, [sp, #240]	; 0xf0
 8009b04:	2201      	movs	r2, #1
 8009b06:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 8009b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b0c:	9907      	ldr	r1, [sp, #28]
 8009b0e:	428a      	cmp	r2, r1
 8009b10:	f280 811d 	bge.w	8009d4e <st_sssa8_convolve_rgb+0x6ce>
 8009b14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009b16:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b18:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8009b1c:	fb03 2301 	mla	r3, r3, r1, r2
 8009b20:	b2b2      	uxth	r2, r6
 8009b22:	920a      	str	r2, [sp, #40]	; 0x28
 8009b24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b26:	1a98      	subs	r0, r3, r2
 8009b28:	f9bd 3024 	ldrsh.w	r3, [sp, #36]	; 0x24
 8009b2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b2e:	469b      	mov	fp, r3
 8009b30:	4691      	mov	r9, r2
 8009b32:	4583      	cmp	fp, r0
 8009b34:	da2d      	bge.n	8009b92 <st_sssa8_convolve_rgb+0x512>
 8009b36:	4592      	cmp	sl, r2
 8009b38:	fb02 f20a 	mul.w	r2, r2, sl
 8009b3c:	f107 0306 	add.w	r3, r7, #6
 8009b40:	465c      	mov	r4, fp
 8009b42:	bfcc      	ite	gt
 8009b44:	f04f 0e00 	movgt.w	lr, #0
 8009b48:	f04f 0e01 	movle.w	lr, #1
 8009b4c:	9208      	str	r2, [sp, #32]
 8009b4e:	465a      	mov	r2, fp
 8009b50:	ea4e 7ed9 	orr.w	lr, lr, r9, lsr #31
 8009b54:	45a2      	cmp	sl, r4
 8009b56:	f04f 0100 	mov.w	r1, #0
 8009b5a:	f102 0601 	add.w	r6, r2, #1
 8009b5e:	f1a3 0c06 	sub.w	ip, r3, #6
 8009b62:	bfcc      	ite	gt
 8009b64:	2500      	movgt	r5, #0
 8009b66:	2501      	movle	r5, #1
 8009b68:	f368 010f 	bfi	r1, r8, #0, #16
 8009b6c:	461f      	mov	r7, r3
 8009b6e:	ea55 75d2 	orrs.w	r5, r5, r2, lsr #31
 8009b72:	f368 411f 	bfi	r1, r8, #16, #16
 8009b76:	d103      	bne.n	8009b80 <st_sssa8_convolve_rgb+0x500>
 8009b78:	f1be 0f00 	cmp.w	lr, #0
 8009b7c:	f000 80bf 	beq.w	8009cfe <st_sssa8_convolve_rgb+0x67e>
 8009b80:	b232      	sxth	r2, r6
 8009b82:	f843 1c04 	str.w	r1, [r3, #-4]
 8009b86:	f823 8c06 	strh.w	r8, [r3, #-6]
 8009b8a:	3306      	adds	r3, #6
 8009b8c:	4282      	cmp	r2, r0
 8009b8e:	4614      	mov	r4, r2
 8009b90:	dbe0      	blt.n	8009b54 <st_sssa8_convolve_rgb+0x4d4>
 8009b92:	f109 0901 	add.w	r9, r9, #1
 8009b96:	9b07      	ldr	r3, [sp, #28]
 8009b98:	fa0f f989 	sxth.w	r9, r9
 8009b9c:	4599      	cmp	r9, r3
 8009b9e:	464a      	mov	r2, r9
 8009ba0:	dbc7      	blt.n	8009b32 <st_sssa8_convolve_rgb+0x4b2>
 8009ba2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8009ba6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009ba8:	42bb      	cmp	r3, r7
 8009baa:	f000 80d6 	beq.w	8009d5a <st_sssa8_convolve_rgb+0x6da>
 8009bae:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009bb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009bb4:	3601      	adds	r6, #1
 8009bb6:	4413      	add	r3, r2
 8009bb8:	b236      	sxth	r6, r6
 8009bba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	42b2      	cmp	r2, r6
 8009bc0:	9309      	str	r3, [sp, #36]	; 0x24
 8009bc2:	4633      	mov	r3, r6
 8009bc4:	dc98      	bgt.n	8009af8 <st_sssa8_convolve_rgb+0x478>
 8009bc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009bc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009bca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009bcc:	440b      	add	r3, r1
 8009bce:	3201      	adds	r2, #1
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	b212      	sxth	r2, r2
 8009bd4:	9311      	str	r3, [sp, #68]	; 0x44
 8009bd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bd8:	4616      	mov	r6, r2
 8009bda:	9215      	str	r2, [sp, #84]	; 0x54
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	f73f af7c 	bgt.w	8009ada <st_sssa8_convolve_rgb+0x45a>
 8009be2:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 8009be4:	42bb      	cmp	r3, r7
 8009be6:	f43f af52 	beq.w	8009a8e <st_sssa8_convolve_rgb+0x40e>
 8009bea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	f43f af4e 	beq.w	8009a8e <st_sssa8_convolve_rgb+0x40e>
 8009bf2:	f103 0901 	add.w	r9, r3, #1
 8009bf6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009bf8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009bfa:	f1a3 0e04 	sub.w	lr, r3, #4
 8009bfe:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 8009c00:	f1a2 0a02 	sub.w	sl, r2, #2
 8009c04:	4499      	add	r9, r3
 8009c06:	1c5e      	adds	r6, r3, #1
 8009c08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c0a:	ea4f 0893 	mov.w	r8, r3, lsr #2
 8009c0e:	f003 0103 	and.w	r1, r3, #3
 8009c12:	2301      	movs	r3, #1
 8009c14:	f101 3bff 	add.w	fp, r1, #4294967295
 8009c18:	fa03 fa0a 	lsl.w	sl, r3, sl
 8009c1c:	f108 33ff 	add.w	r3, r8, #4294967295
 8009c20:	fa1f fb8b 	uxth.w	fp, fp
 8009c24:	b29b      	uxth	r3, r3
 8009c26:	3301      	adds	r3, #1
 8009c28:	0098      	lsls	r0, r3, #2
 8009c2a:	9007      	str	r0, [sp, #28]
 8009c2c:	985d      	ldr	r0, [sp, #372]	; 0x174
 8009c2e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8009c32:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009c34:	9308      	str	r3, [sp, #32]
 8009c36:	f1c2 0301 	rsb	r3, r2, #1
 8009c3a:	e9cd 3809 	strd	r3, r8, [sp, #36]	; 0x24
 8009c3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c40:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 8009c44:	2a00      	cmp	r2, #0
 8009c46:	d044      	beq.n	8009cd2 <st_sssa8_convolve_rgb+0x652>
 8009c48:	9a07      	ldr	r2, [sp, #28]
 8009c4a:	9c5d      	ldr	r4, [sp, #372]	; 0x174
 8009c4c:	1885      	adds	r5, r0, r2
 8009c4e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c52:	fa2f f792 	sxtb16	r7, r2, ror #8
 8009c56:	fa2f f282 	sxtb16	r2, r2
 8009c5a:	f8d4 8000 	ldr.w	r8, [r4]
 8009c5e:	eac7 4c22 	pkhtb	ip, r7, r2, asr #16
 8009c62:	eac2 4207 	pkhbt	r2, r2, r7, lsl #16
 8009c66:	fb22 3308 	smlad	r3, r2, r8, r3
 8009c6a:	6862      	ldr	r2, [r4, #4]
 8009c6c:	3408      	adds	r4, #8
 8009c6e:	fb2c 3302 	smlad	r3, ip, r2, r3
 8009c72:	4285      	cmp	r5, r0
 8009c74:	d1eb      	bne.n	8009c4e <st_sssa8_convolve_rgb+0x5ce>
 8009c76:	9a08      	ldr	r2, [sp, #32]
 8009c78:	b379      	cbz	r1, 8009cda <st_sssa8_convolve_rgb+0x65a>
 8009c7a:	f995 0000 	ldrsb.w	r0, [r5]
 8009c7e:	8814      	ldrh	r4, [r2, #0]
 8009c80:	fb14 3300 	smlabb	r3, r4, r0, r3
 8009c84:	f1bb 0f00 	cmp.w	fp, #0
 8009c88:	d00b      	beq.n	8009ca2 <st_sssa8_convolve_rgb+0x622>
 8009c8a:	f995 0001 	ldrsb.w	r0, [r5, #1]
 8009c8e:	2902      	cmp	r1, #2
 8009c90:	8854      	ldrh	r4, [r2, #2]
 8009c92:	fb14 3300 	smlabb	r3, r4, r0, r3
 8009c96:	d004      	beq.n	8009ca2 <st_sssa8_convolve_rgb+0x622>
 8009c98:	8890      	ldrh	r0, [r2, #4]
 8009c9a:	f995 2002 	ldrsb.w	r2, [r5, #2]
 8009c9e:	fb10 3302 	smlabb	r3, r0, r2, r3
 8009ca2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009ca4:	1868      	adds	r0, r5, r1
 8009ca6:	2a15      	cmp	r2, #21
 8009ca8:	dd1b      	ble.n	8009ce2 <st_sssa8_convolve_rgb+0x662>
 8009caa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009cac:	fb53 a302 	smmla	r3, r3, r2, sl
 8009cb0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009cb2:	4113      	asrs	r3, r2
 8009cb4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cb6:	4413      	add	r3, r2
 8009cb8:	f303 0307 	ssat	r3, #8, r3
 8009cbc:	f806 3c01 	strb.w	r3, [r6, #-1]
 8009cc0:	3601      	adds	r6, #1
 8009cc2:	45b1      	cmp	r9, r6
 8009cc4:	f43f aee3 	beq.w	8009a8e <st_sssa8_convolve_rgb+0x40e>
 8009cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009cca:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 8009cce:	2a00      	cmp	r2, #0
 8009cd0:	d1ba      	bne.n	8009c48 <st_sssa8_convolve_rgb+0x5c8>
 8009cd2:	4605      	mov	r5, r0
 8009cd4:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 8009cd6:	2900      	cmp	r1, #0
 8009cd8:	d1cf      	bne.n	8009c7a <st_sssa8_convolve_rgb+0x5fa>
 8009cda:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009cdc:	4628      	mov	r0, r5
 8009cde:	2a15      	cmp	r2, #21
 8009ce0:	dce3      	bgt.n	8009caa <st_sssa8_convolve_rgb+0x62a>
 8009ce2:	2a00      	cmp	r2, #0
 8009ce4:	f340 8096 	ble.w	8009e14 <st_sssa8_convolve_rgb+0x794>
 8009ce8:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8009cea:	005b      	lsls	r3, r3, #1
 8009cec:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8009cee:	fb53 5304 	smmla	r3, r3, r4, r5
 8009cf2:	4113      	asrs	r3, r2
 8009cf4:	f303 0307 	ssat	r3, #8, r3
 8009cf8:	f806 3c01 	strb.w	r3, [r6, #-1]
 8009cfc:	e7e0      	b.n	8009cc0 <st_sssa8_convolve_rgb+0x640>
 8009cfe:	9908      	ldr	r1, [sp, #32]
 8009d00:	3201      	adds	r2, #1
 8009d02:	3306      	adds	r3, #6
 8009d04:	440c      	add	r4, r1
 8009d06:	b212      	sxth	r2, r2
 8009d08:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009d0a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8009d0e:	4282      	cmp	r2, r0
 8009d10:	5909      	ldr	r1, [r1, r4]
 8009d12:	4614      	mov	r4, r2
 8009d14:	fa2f f581 	sxtb16	r5, r1
 8009d18:	ea4f 2131 	mov.w	r1, r1, ror #8
 8009d1c:	fa2f f181 	sxtb16	r1, r1
 8009d20:	eac1 0105 	pkhbt	r1, r1, r5
 8009d24:	f8cc 1002 	str.w	r1, [ip, #2]
 8009d28:	f823 5c0c 	strh.w	r5, [r3, #-12]
 8009d2c:	f6ff af12 	blt.w	8009b54 <st_sssa8_convolve_rgb+0x4d4>
 8009d30:	e72f      	b.n	8009b92 <st_sssa8_convolve_rgb+0x512>
 8009d32:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 8009d34:	2a00      	cmp	r2, #0
 8009d36:	d130      	bne.n	8009d9a <st_sssa8_convolve_rgb+0x71a>
 8009d38:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 8009d3a:	9907      	ldr	r1, [sp, #28]
 8009d3c:	3a01      	subs	r2, #1
 8009d3e:	923e      	str	r2, [sp, #248]	; 0xf8
 8009d40:	2201      	movs	r2, #1
 8009d42:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 8009d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d48:	428a      	cmp	r2, r1
 8009d4a:	f6ff aee3 	blt.w	8009b14 <st_sssa8_convolve_rgb+0x494>
 8009d4e:	b2b3      	uxth	r3, r6
 8009d50:	930a      	str	r3, [sp, #40]	; 0x28
 8009d52:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009d54:	42bb      	cmp	r3, r7
 8009d56:	f47f af2a 	bne.w	8009bae <st_sssa8_convolve_rgb+0x52e>
 8009d5a:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 8009d5c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009d5e:	9304      	str	r3, [sp, #16]
 8009d60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009d62:	995d      	ldr	r1, [sp, #372]	; 0x174
 8009d64:	9303      	str	r3, [sp, #12]
 8009d66:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009d68:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009d6a:	9302      	str	r3, [sp, #8]
 8009d6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009d6e:	9301      	str	r3, [sp, #4]
 8009d70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009d72:	9300      	str	r3, [sp, #0]
 8009d74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009d76:	f000 fde9 	bl	800a94c <st_sssa8_nn_mat_mult_kernel>
 8009d7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d7e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009d80:	3601      	adds	r6, #1
 8009d82:	9f5d      	ldr	r7, [sp, #372]	; 0x174
 8009d84:	4413      	add	r3, r2
 8009d86:	b236      	sxth	r6, r6
 8009d88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	905b      	str	r0, [sp, #364]	; 0x16c
 8009d8e:	42b2      	cmp	r2, r6
 8009d90:	9309      	str	r3, [sp, #36]	; 0x24
 8009d92:	4633      	mov	r3, r6
 8009d94:	f73f aeb0 	bgt.w	8009af8 <st_sssa8_convolve_rgb+0x478>
 8009d98:	e715      	b.n	8009bc6 <st_sssa8_convolve_rgb+0x546>
 8009d9a:	3a01      	subs	r2, #1
 8009d9c:	923d      	str	r2, [sp, #244]	; 0xf4
 8009d9e:	f8bd 2114 	ldrh.w	r2, [sp, #276]	; 0x114
 8009da2:	2a01      	cmp	r2, #1
 8009da4:	f8ad 2116 	strh.w	r2, [sp, #278]	; 0x116
 8009da8:	f43f aeaf 	beq.w	8009b0a <st_sssa8_convolve_rgb+0x48a>
 8009dac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009dae:	9907      	ldr	r1, [sp, #28]
 8009db0:	428a      	cmp	r2, r1
 8009db2:	dacc      	bge.n	8009d4e <st_sssa8_convolve_rgb+0x6ce>
 8009db4:	4610      	mov	r0, r2
 8009db6:	468c      	mov	ip, r1
 8009db8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009dba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009dbc:	4605      	mov	r5, r0
 8009dbe:	fb03 2301 	mla	r3, r3, r1, r2
 8009dc2:	b2b2      	uxth	r2, r6
 8009dc4:	f9bd 6024 	ldrsh.w	r6, [sp, #36]	; 0x24
 8009dc8:	920a      	str	r2, [sp, #40]	; 0x28
 8009dca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009dcc:	1a9c      	subs	r4, r3, r2
 8009dce:	42a6      	cmp	r6, r4
 8009dd0:	da1a      	bge.n	8009e08 <st_sssa8_convolve_rgb+0x788>
 8009dd2:	fb00 f10a 	mul.w	r1, r0, sl
 8009dd6:	4632      	mov	r2, r6
 8009dd8:	4633      	mov	r3, r6
 8009dda:	440b      	add	r3, r1
 8009ddc:	3201      	adds	r2, #1
 8009dde:	3706      	adds	r7, #6
 8009de0:	b212      	sxth	r2, r2
 8009de2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8009de6:	42a2      	cmp	r2, r4
 8009de8:	f85b 3003 	ldr.w	r3, [fp, r3]
 8009dec:	fa2f f083 	sxtb16	r0, r3
 8009df0:	ea4f 2333 	mov.w	r3, r3, ror #8
 8009df4:	f827 0c06 	strh.w	r0, [r7, #-6]
 8009df8:	fa2f f383 	sxtb16	r3, r3
 8009dfc:	eac3 0300 	pkhbt	r3, r3, r0
 8009e00:	f847 3c04 	str.w	r3, [r7, #-4]
 8009e04:	4613      	mov	r3, r2
 8009e06:	dbe8      	blt.n	8009dda <st_sssa8_convolve_rgb+0x75a>
 8009e08:	3501      	adds	r5, #1
 8009e0a:	b22d      	sxth	r5, r5
 8009e0c:	4565      	cmp	r5, ip
 8009e0e:	4628      	mov	r0, r5
 8009e10:	dbdd      	blt.n	8009dce <st_sssa8_convolve_rgb+0x74e>
 8009e12:	e6c8      	b.n	8009ba6 <st_sssa8_convolve_rgb+0x526>
 8009e14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009e16:	4093      	lsls	r3, r2
 8009e18:	f303 031f 	ssat	r3, #32, r3
 8009e1c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009e1e:	fb53 f312 	smmulr	r3, r3, r2
 8009e22:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e24:	4413      	add	r3, r2
 8009e26:	f303 0307 	ssat	r3, #8, r3
 8009e2a:	f806 3c01 	strb.w	r3, [r6, #-1]
 8009e2e:	e747      	b.n	8009cc0 <st_sssa8_convolve_rgb+0x640>
 8009e30:	4613      	mov	r3, r2
 8009e32:	ee18 1a10 	vmov	r1, s16
 8009e36:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009e38:	981a      	ldr	r0, [sp, #104]	; 0x68
 8009e3a:	f000 fc9d 	bl	800a778 <st_int8_to16_dual>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	9321      	str	r3, [sp, #132]	; 0x84
 8009e42:	e47f      	b.n	8009744 <st_sssa8_convolve_rgb+0xc4>
 8009e44:	2201      	movs	r2, #1
 8009e46:	408b      	lsls	r3, r1
 8009e48:	408a      	lsls	r2, r1
 8009e4a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009e4e:	9314      	str	r3, [sp, #80]	; 0x50
 8009e50:	462b      	mov	r3, r5
 8009e52:	e44d      	b.n	80096f0 <st_sssa8_convolve_rgb+0x70>
 8009e54:	f06f 0002 	mvn.w	r0, #2
 8009e58:	e61a      	b.n	8009a90 <st_sssa8_convolve_rgb+0x410>
 8009e5a:	bf00      	nop

08009e5c <st_sssa8_convolve_1x1_WeightsPrefetch>:
 8009e5c:	fb02 fc01 	mul.w	ip, r2, r1
 8009e60:	b510      	push	{r4, lr}
 8009e62:	685c      	ldr	r4, [r3, #4]
 8009e64:	ebb4 0f4c 	cmp.w	r4, ip, lsl #1
 8009e68:	da01      	bge.n	8009e6e <st_sssa8_convolve_1x1_WeightsPrefetch+0x12>
 8009e6a:	2000      	movs	r0, #0
 8009e6c:	bd10      	pop	{r4, pc}
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f001 f8a6 	bl	800afc0 <st_sssa8_fullW_prefetch>
 8009e74:	2000      	movs	r0, #0
 8009e76:	bd10      	pop	{r4, pc}

08009e78 <st_sssa8_convolve_1x1>:
 8009e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e7c:	b08b      	sub	sp, #44	; 0x2c
 8009e7e:	f8bd 5058 	ldrh.w	r5, [sp, #88]	; 0x58
 8009e82:	f8bd 6054 	ldrh.w	r6, [sp, #84]	; 0x54
 8009e86:	2d01      	cmp	r5, #1
 8009e88:	f8bd 705c 	ldrh.w	r7, [sp, #92]	; 0x5c
 8009e8c:	f8bd 9060 	ldrh.w	r9, [sp, #96]	; 0x60
 8009e90:	f8bd e064 	ldrh.w	lr, [sp, #100]	; 0x64
 8009e94:	f8bd a068 	ldrh.w	sl, [sp, #104]	; 0x68
 8009e98:	f8bd b06c 	ldrh.w	fp, [sp, #108]	; 0x6c
 8009e9c:	f99d 807c 	ldrsb.w	r8, [sp, #124]	; 0x7c
 8009ea0:	f99d c080 	ldrsb.w	ip, [sp, #128]	; 0x80
 8009ea4:	9c24      	ldr	r4, [sp, #144]	; 0x90
 8009ea6:	d139      	bne.n	8009f1c <st_sssa8_convolve_1x1+0xa4>
 8009ea8:	2f01      	cmp	r7, #1
 8009eaa:	d137      	bne.n	8009f1c <st_sssa8_convolve_1x1+0xa4>
 8009eac:	ea59 050e 	orrs.w	r5, r9, lr
 8009eb0:	d134      	bne.n	8009f1c <st_sssa8_convolve_1x1+0xa4>
 8009eb2:	f1ba 0f01 	cmp.w	sl, #1
 8009eb6:	d131      	bne.n	8009f1c <st_sssa8_convolve_1x1+0xa4>
 8009eb8:	f1bb 0f01 	cmp.w	fp, #1
 8009ebc:	d12e      	bne.n	8009f1c <st_sssa8_convolve_1x1+0xa4>
 8009ebe:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8009ec0:	f9b5 7000 	ldrsh.w	r7, [r5]
 8009ec4:	e9d4 5e00 	ldrd	r5, lr, [r4]
 8009ec8:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 8009eca:	f8d4 9000 	ldr.w	r9, [r4]
 8009ece:	1e7c      	subs	r4, r7, #1
 8009ed0:	b2a4      	uxth	r4, r4
 8009ed2:	2c14      	cmp	r4, #20
 8009ed4:	d91b      	bls.n	8009f0e <st_sssa8_convolve_1x1+0x96>
 8009ed6:	4664      	mov	r4, ip
 8009ed8:	9304      	str	r3, [sp, #16]
 8009eda:	fb06 f303 	mul.w	r3, r6, r3
 8009ede:	fb01 f202 	mul.w	r2, r1, r2
 8009ee2:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009ee4:	ebbe 0f43 	cmp.w	lr, r3, lsl #1
 8009ee8:	9507      	str	r5, [sp, #28]
 8009eea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009eec:	bfb8      	it	lt
 8009eee:	2500      	movlt	r5, #0
 8009ef0:	f8cd 9000 	str.w	r9, [sp]
 8009ef4:	9603      	str	r6, [sp, #12]
 8009ef6:	9508      	str	r5, [sp, #32]
 8009ef8:	e9cd 7201 	strd	r7, r2, [sp, #4]
 8009efc:	e9cd 8405 	strd	r8, r4, [sp, #20]
 8009f00:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009f02:	f001 f95f 	bl	800b1c4 <st_sssa8_nn_mat_mult_nt_t>
 8009f06:	2000      	movs	r0, #0
 8009f08:	b00b      	add	sp, #44	; 0x2c
 8009f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0e:	2401      	movs	r4, #1
 8009f10:	fa0c fc07 	lsl.w	ip, ip, r7
 8009f14:	40bc      	lsls	r4, r7
 8009f16:	eb0c 0454 	add.w	r4, ip, r4, lsr #1
 8009f1a:	e7dd      	b.n	8009ed8 <st_sssa8_convolve_1x1+0x60>
 8009f1c:	f06f 0002 	mvn.w	r0, #2
 8009f20:	e7f2      	b.n	8009f08 <st_sssa8_convolve_1x1+0x90>
 8009f22:	bf00      	nop

08009f24 <st_sssa8_fully_connected>:
 8009f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f28:	b097      	sub	sp, #92	; 0x5c
 8009f2a:	460d      	mov	r5, r1
 8009f2c:	4683      	mov	fp, r0
 8009f2e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8009f30:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f32:	6823      	ldr	r3, [r4, #0]
 8009f34:	9203      	str	r2, [sp, #12]
 8009f36:	9307      	str	r3, [sp, #28]
 8009f38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f3a:	f99d 6088 	ldrsb.w	r6, [sp, #136]	; 0x88
 8009f3e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8009f42:	f99d 308c 	ldrsb.w	r3, [sp, #140]	; 0x8c
 8009f46:	1e4a      	subs	r2, r1, #1
 8009f48:	9104      	str	r1, [sp, #16]
 8009f4a:	920d      	str	r2, [sp, #52]	; 0x34
 8009f4c:	b292      	uxth	r2, r2
 8009f4e:	2a14      	cmp	r2, #20
 8009f50:	f200 81b3 	bhi.w	800a2ba <st_sssa8_fully_connected+0x396>
 8009f54:	2201      	movs	r2, #1
 8009f56:	408b      	lsls	r3, r1
 8009f58:	408a      	lsls	r2, r1
 8009f5a:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009f5e:	9308      	str	r3, [sp, #32]
 8009f60:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	f000 81ae 	beq.w	800a2c4 <st_sssa8_fully_connected+0x3a0>
 8009f68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009f6a:	b2b3      	uxth	r3, r6
 8009f6c:	9600      	str	r6, [sp, #0]
 8009f6e:	4658      	mov	r0, fp
 8009f70:	0851      	lsrs	r1, r2, #1
 8009f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8009f76:	9e03      	ldr	r6, [sp, #12]
 8009f78:	460c      	mov	r4, r1
 8009f7a:	9115      	str	r1, [sp, #84]	; 0x54
 8009f7c:	4632      	mov	r2, r6
 8009f7e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8009f80:	f001 fe04 	bl	800bb8c <st_int8_reordered_no_shift_zero>
 8009f84:	4621      	mov	r1, r4
 8009f86:	2c00      	cmp	r4, #0
 8009f88:	f000 8145 	beq.w	800a216 <st_sssa8_fully_connected+0x2f2>
 8009f8c:	4634      	mov	r4, r6
 8009f8e:	f1a6 0310 	sub.w	r3, r6, #16
 8009f92:	9e04      	ldr	r6, [sp, #16]
 8009f94:	1e4a      	subs	r2, r1, #1
 8009f96:	2001      	movs	r0, #1
 8009f98:	091b      	lsrs	r3, r3, #4
 8009f9a:	1eb1      	subs	r1, r6, #2
 8009f9c:	b292      	uxth	r2, r2
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	fa00 f101 	lsl.w	r1, r0, r1
 8009fa4:	9112      	str	r1, [sp, #72]	; 0x48
 8009fa6:	9924      	ldr	r1, [sp, #144]	; 0x90
 8009fa8:	3110      	adds	r1, #16
 8009faa:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8009fae:	920e      	str	r2, [sp, #56]	; 0x38
 8009fb0:	1ee2      	subs	r2, r4, #3
 8009fb2:	920f      	str	r2, [sp, #60]	; 0x3c
 8009fb4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009fb6:	3208      	adds	r2, #8
 8009fb8:	9205      	str	r2, [sp, #20]
 8009fba:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8009fbc:	3202      	adds	r2, #2
 8009fbe:	9206      	str	r2, [sp, #24]
 8009fc0:	011a      	lsls	r2, r3, #4
 8009fc2:	9209      	str	r2, [sp, #36]	; 0x24
 8009fc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009fc6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8009fca:	9310      	str	r3, [sp, #64]	; 0x40
 8009fcc:	1f23      	subs	r3, r4, #4
 8009fce:	9311      	str	r3, [sp, #68]	; 0x44
 8009fd0:	1b83      	subs	r3, r0, r6
 8009fd2:	9314      	str	r3, [sp, #80]	; 0x50
 8009fd4:	9a03      	ldr	r2, [sp, #12]
 8009fd6:	9b05      	ldr	r3, [sp, #20]
 8009fd8:	2a0f      	cmp	r2, #15
 8009fda:	eb05 0b02 	add.w	fp, r5, r2
 8009fde:	e953 1302 	ldrd	r1, r3, [r3, #-8]
 8009fe2:	f340 8260 	ble.w	800a4a6 <st_sssa8_fully_connected+0x582>
 8009fe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009fe8:	465c      	mov	r4, fp
 8009fea:	18ae      	adds	r6, r5, r2
 8009fec:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009fee:	682f      	ldr	r7, [r5, #0]
 8009ff0:	f8d4 a000 	ldr.w	sl, [r4]
 8009ff4:	ea4f 2037 	mov.w	r0, r7, ror #8
 8009ff8:	f8d2 9000 	ldr.w	r9, [r2]
 8009ffc:	ea4f 2e3a 	mov.w	lr, sl, ror #8
 800a000:	fa2f f080 	sxtb16	r0, r0
 800a004:	fa2f fc8e 	sxtb16	ip, lr
 800a008:	fa2f f787 	sxtb16	r7, r7
 800a00c:	fa2f fe8a 	sxtb16	lr, sl
 800a010:	fb29 1107 	smlad	r1, r9, r7, r1
 800a014:	fb29 390e 	smlad	r9, r9, lr, r3
 800a018:	f8d2 8004 	ldr.w	r8, [r2, #4]
 800a01c:	fb28 1100 	smlad	r1, r8, r0, r1
 800a020:	fb28 9e0c 	smlad	lr, r8, ip, r9
 800a024:	6868      	ldr	r0, [r5, #4]
 800a026:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800a02a:	ea4f 2330 	mov.w	r3, r0, ror #8
 800a02e:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800a032:	ea4f 2a39 	mov.w	sl, r9, ror #8
 800a036:	fa2f f383 	sxtb16	r3, r3
 800a03a:	fa2f f78a 	sxtb16	r7, sl
 800a03e:	fa2f f080 	sxtb16	r0, r0
 800a042:	fa2f fa89 	sxtb16	sl, r9
 800a046:	fb28 1000 	smlad	r0, r8, r0, r1
 800a04a:	fb28 e80a 	smlad	r8, r8, sl, lr
 800a04e:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800a052:	fb2c 0003 	smlad	r0, ip, r3, r0
 800a056:	fb2c 8a07 	smlad	sl, ip, r7, r8
 800a05a:	68ab      	ldr	r3, [r5, #8]
 800a05c:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800a060:	ea4f 2133 	mov.w	r1, r3, ror #8
 800a064:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800a068:	ea4f 2e38 	mov.w	lr, r8, ror #8
 800a06c:	fa2f f181 	sxtb16	r1, r1
 800a070:	fa2f f98e 	sxtb16	r9, lr
 800a074:	fa2f f383 	sxtb16	r3, r3
 800a078:	fa2f fe88 	sxtb16	lr, r8
 800a07c:	fb2c 0303 	smlad	r3, ip, r3, r0
 800a080:	fb2c ac0e 	smlad	ip, ip, lr, sl
 800a084:	6957      	ldr	r7, [r2, #20]
 800a086:	fb27 3301 	smlad	r3, r7, r1, r3
 800a08a:	fb27 ce09 	smlad	lr, r7, r9, ip
 800a08e:	68e8      	ldr	r0, [r5, #12]
 800a090:	3410      	adds	r4, #16
 800a092:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800a096:	3510      	adds	r5, #16
 800a098:	ea4f 2130 	mov.w	r1, r0, ror #8
 800a09c:	6997      	ldr	r7, [r2, #24]
 800a09e:	fa2f f881 	sxtb16	r8, r1
 800a0a2:	fa2f f180 	sxtb16	r1, r0
 800a0a6:	ea4f 203c 	mov.w	r0, ip, ror #8
 800a0aa:	fa2f fc8c 	sxtb16	ip, ip
 800a0ae:	fa2f f080 	sxtb16	r0, r0
 800a0b2:	fb27 3101 	smlad	r1, r7, r1, r3
 800a0b6:	fb27 e70c 	smlad	r7, r7, ip, lr
 800a0ba:	69d3      	ldr	r3, [r2, #28]
 800a0bc:	3220      	adds	r2, #32
 800a0be:	fb23 1108 	smlad	r1, r3, r8, r1
 800a0c2:	fb23 7300 	smlad	r3, r3, r0, r7
 800a0c6:	42b5      	cmp	r5, r6
 800a0c8:	d191      	bne.n	8009fee <st_sssa8_fully_connected+0xca>
 800a0ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0cc:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 800a0d0:	4493      	add	fp, r2
 800a0d2:	4691      	mov	r9, r2
 800a0d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a0d6:	4591      	cmp	r9, r2
 800a0d8:	f280 81e3 	bge.w	800a4a2 <st_sssa8_fully_connected+0x57e>
 800a0dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a0de:	4657      	mov	r7, sl
 800a0e0:	46d8      	mov	r8, fp
 800a0e2:	eba2 0209 	sub.w	r2, r2, r9
 800a0e6:	0892      	lsrs	r2, r2, #2
 800a0e8:	920c      	str	r2, [sp, #48]	; 0x30
 800a0ea:	3201      	adds	r2, #1
 800a0ec:	0090      	lsls	r0, r2, #2
 800a0ee:	920b      	str	r2, [sp, #44]	; 0x2c
 800a0f0:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800a0f4:	900a      	str	r0, [sp, #40]	; 0x28
 800a0f6:	f856 eb04 	ldr.w	lr, [r6], #4
 800a0fa:	f858 0b04 	ldr.w	r0, [r8], #4
 800a0fe:	ea4f 2c3e 	mov.w	ip, lr, ror #8
 800a102:	683a      	ldr	r2, [r7, #0]
 800a104:	ea4f 2530 	mov.w	r5, r0, ror #8
 800a108:	fa2f fc8c 	sxtb16	ip, ip
 800a10c:	fa2f fe8e 	sxtb16	lr, lr
 800a110:	fa2f f585 	sxtb16	r5, r5
 800a114:	fa2f f080 	sxtb16	r0, r0
 800a118:	fb22 110e 	smlad	r1, r2, lr, r1
 800a11c:	fb22 3300 	smlad	r3, r2, r0, r3
 800a120:	687a      	ldr	r2, [r7, #4]
 800a122:	3708      	adds	r7, #8
 800a124:	fb22 110c 	smlad	r1, r2, ip, r1
 800a128:	fb22 3305 	smlad	r3, r2, r5, r3
 800a12c:	42a6      	cmp	r6, r4
 800a12e:	d1e2      	bne.n	800a0f6 <st_sssa8_fully_connected+0x1d2>
 800a130:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a132:	f109 0904 	add.w	r9, r9, #4
 800a136:	eb0a 0ac2 	add.w	sl, sl, r2, lsl #3
 800a13a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a13c:	4493      	add	fp, r2
 800a13e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a140:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800a144:	9d03      	ldr	r5, [sp, #12]
 800a146:	454d      	cmp	r5, r9
 800a148:	dd37      	ble.n	800a1ba <st_sssa8_fully_connected+0x296>
 800a14a:	f9ba 2000 	ldrsh.w	r2, [sl]
 800a14e:	f994 0000 	ldrsb.w	r0, [r4]
 800a152:	fb12 1100 	smlabb	r1, r2, r0, r1
 800a156:	f99b 0000 	ldrsb.w	r0, [fp]
 800a15a:	fb12 3300 	smlabb	r3, r2, r0, r3
 800a15e:	f109 0201 	add.w	r2, r9, #1
 800a162:	42aa      	cmp	r2, r5
 800a164:	da25      	bge.n	800a1b2 <st_sssa8_fully_connected+0x28e>
 800a166:	f9ba 2002 	ldrsh.w	r2, [sl, #2]
 800a16a:	f994 0001 	ldrsb.w	r0, [r4, #1]
 800a16e:	fb12 1100 	smlabb	r1, r2, r0, r1
 800a172:	f99b 0001 	ldrsb.w	r0, [fp, #1]
 800a176:	fb12 3300 	smlabb	r3, r2, r0, r3
 800a17a:	f109 0202 	add.w	r2, r9, #2
 800a17e:	42aa      	cmp	r2, r5
 800a180:	da17      	bge.n	800a1b2 <st_sssa8_fully_connected+0x28e>
 800a182:	f9ba 2004 	ldrsh.w	r2, [sl, #4]
 800a186:	f994 0002 	ldrsb.w	r0, [r4, #2]
 800a18a:	fb12 1100 	smlabb	r1, r2, r0, r1
 800a18e:	f99b 0002 	ldrsb.w	r0, [fp, #2]
 800a192:	fb12 3300 	smlabb	r3, r2, r0, r3
 800a196:	f109 0203 	add.w	r2, r9, #3
 800a19a:	4295      	cmp	r5, r2
 800a19c:	dd09      	ble.n	800a1b2 <st_sssa8_fully_connected+0x28e>
 800a19e:	f9ba 2006 	ldrsh.w	r2, [sl, #6]
 800a1a2:	f99b 0003 	ldrsb.w	r0, [fp, #3]
 800a1a6:	fb12 3300 	smlabb	r3, r2, r0, r3
 800a1aa:	f994 0003 	ldrsb.w	r0, [r4, #3]
 800a1ae:	fb12 1100 	smlabb	r1, r2, r0, r1
 800a1b2:	9a03      	ldr	r2, [sp, #12]
 800a1b4:	eba2 0909 	sub.w	r9, r2, r9
 800a1b8:	444c      	add	r4, r9
 800a1ba:	9a04      	ldr	r2, [sp, #16]
 800a1bc:	2a15      	cmp	r2, #21
 800a1be:	f340 8140 	ble.w	800a442 <st_sssa8_fully_connected+0x51e>
 800a1c2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800a1c4:	9a07      	ldr	r2, [sp, #28]
 800a1c6:	9812      	ldr	r0, [sp, #72]	; 0x48
 800a1c8:	fb51 0102 	smmla	r1, r1, r2, r0
 800a1cc:	fb53 0302 	smmla	r3, r3, r2, r0
 800a1d0:	4129      	asrs	r1, r5
 800a1d2:	9a08      	ldr	r2, [sp, #32]
 800a1d4:	4411      	add	r1, r2
 800a1d6:	f301 0107 	ssat	r1, #8, r1
 800a1da:	9806      	ldr	r0, [sp, #24]
 800a1dc:	412b      	asrs	r3, r5
 800a1de:	f800 1c02 	strb.w	r1, [r0, #-2]
 800a1e2:	4413      	add	r3, r2
 800a1e4:	f303 0307 	ssat	r3, #8, r3
 800a1e8:	f800 3c01 	strb.w	r3, [r0, #-1]
 800a1ec:	9a03      	ldr	r2, [sp, #12]
 800a1ee:	9b05      	ldr	r3, [sp, #20]
 800a1f0:	18a5      	adds	r5, r4, r2
 800a1f2:	9a06      	ldr	r2, [sp, #24]
 800a1f4:	3308      	adds	r3, #8
 800a1f6:	3202      	adds	r2, #2
 800a1f8:	9305      	str	r3, [sp, #20]
 800a1fa:	9206      	str	r2, [sp, #24]
 800a1fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1fe:	4293      	cmp	r3, r2
 800a200:	f47f aee8 	bne.w	8009fd4 <st_sssa8_fully_connected+0xb0>
 800a204:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a206:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a208:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800a20c:	9225      	str	r2, [sp, #148]	; 0x94
 800a20e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a210:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a214:	9324      	str	r3, [sp, #144]	; 0x90
 800a216:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a218:	07db      	lsls	r3, r3, #31
 800a21a:	d54a      	bpl.n	800a2b2 <st_sssa8_fully_connected+0x38e>
 800a21c:	9a03      	ldr	r2, [sp, #12]
 800a21e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a220:	0897      	lsrs	r7, r2, #2
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f000 8175 	beq.w	800a512 <st_sssa8_fully_connected+0x5ee>
 800a228:	eb05 0687 	add.w	r6, r5, r7, lsl #2
 800a22c:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a22e:	f855 2b04 	ldr.w	r2, [r5], #4
 800a232:	6801      	ldr	r1, [r0, #0]
 800a234:	fa2f f482 	sxtb16	r4, r2
 800a238:	ea4f 2232 	mov.w	r2, r2, ror #8
 800a23c:	fa2f f282 	sxtb16	r2, r2
 800a240:	fb21 3304 	smlad	r3, r1, r4, r3
 800a244:	6841      	ldr	r1, [r0, #4]
 800a246:	3008      	adds	r0, #8
 800a248:	fb21 3302 	smlad	r3, r1, r2, r3
 800a24c:	42b5      	cmp	r5, r6
 800a24e:	d1ee      	bne.n	800a22e <st_sssa8_fully_connected+0x30a>
 800a250:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a252:	eb02 02c7 	add.w	r2, r2, r7, lsl #3
 800a256:	9226      	str	r2, [sp, #152]	; 0x98
 800a258:	9a03      	ldr	r2, [sp, #12]
 800a25a:	f012 0203 	ands.w	r2, r2, #3
 800a25e:	d016      	beq.n	800a28e <st_sssa8_fully_connected+0x36a>
 800a260:	3a01      	subs	r2, #1
 800a262:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a264:	f996 1000 	ldrsb.w	r1, [r6]
 800a268:	8800      	ldrh	r0, [r0, #0]
 800a26a:	b292      	uxth	r2, r2
 800a26c:	fb10 3301 	smlabb	r3, r0, r1, r3
 800a270:	b16a      	cbz	r2, 800a28e <st_sssa8_fully_connected+0x36a>
 800a272:	9826      	ldr	r0, [sp, #152]	; 0x98
 800a274:	2a01      	cmp	r2, #1
 800a276:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800a27a:	8840      	ldrh	r0, [r0, #2]
 800a27c:	fb10 3301 	smlabb	r3, r0, r1, r3
 800a280:	d005      	beq.n	800a28e <st_sssa8_fully_connected+0x36a>
 800a282:	9926      	ldr	r1, [sp, #152]	; 0x98
 800a284:	f996 2002 	ldrsb.w	r2, [r6, #2]
 800a288:	8889      	ldrh	r1, [r1, #4]
 800a28a:	fb11 3302 	smlabb	r3, r1, r2, r3
 800a28e:	9a04      	ldr	r2, [sp, #16]
 800a290:	2a15      	cmp	r2, #21
 800a292:	f340 811c 	ble.w	800a4ce <st_sssa8_fully_connected+0x5aa>
 800a296:	1e91      	subs	r1, r2, #2
 800a298:	2201      	movs	r2, #1
 800a29a:	408a      	lsls	r2, r1
 800a29c:	9907      	ldr	r1, [sp, #28]
 800a29e:	fb53 2301 	smmla	r3, r3, r1, r2
 800a2a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2a4:	4113      	asrs	r3, r2
 800a2a6:	9a08      	ldr	r2, [sp, #32]
 800a2a8:	4413      	add	r3, r2
 800a2aa:	f303 0307 	ssat	r3, #8, r3
 800a2ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a2b0:	7013      	strb	r3, [r2, #0]
 800a2b2:	2000      	movs	r0, #0
 800a2b4:	b017      	add	sp, #92	; 0x5c
 800a2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ba:	9308      	str	r3, [sp, #32]
 800a2bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	f47f ae52 	bne.w	8009f68 <st_sssa8_fully_connected+0x44>
 800a2c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a2c6:	4270      	negs	r0, r6
 800a2c8:	eac0 4000 	pkhbt	r0, r0, r0, lsl #16
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d0f0      	beq.n	800a2b2 <st_sssa8_fully_connected+0x38e>
 800a2d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a2d2:	3301      	adds	r3, #1
 800a2d4:	9903      	ldr	r1, [sp, #12]
 800a2d6:	b236      	sxth	r6, r6
 800a2d8:	18d3      	adds	r3, r2, r3
 800a2da:	9c04      	ldr	r4, [sp, #16]
 800a2dc:	f1a1 0810 	sub.w	r8, r1, #16
 800a2e0:	f102 0e01 	add.w	lr, r2, #1
 800a2e4:	9305      	str	r3, [sp, #20]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f028 080f 	bic.w	r8, r8, #15
 800a2ec:	1ea3      	subs	r3, r4, #2
 800a2ee:	468c      	mov	ip, r1
 800a2f0:	f8dd 9090 	ldr.w	r9, [sp, #144]	; 0x90
 800a2f4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f8:	f108 0810 	add.w	r8, r8, #16
 800a2fc:	f1bc 0f0f 	cmp.w	ip, #15
 800a300:	f8cd b00c 	str.w	fp, [sp, #12]
 800a304:	9309      	str	r3, [sp, #36]	; 0x24
 800a306:	eb0b 0308 	add.w	r3, fp, r8
 800a30a:	9306      	str	r3, [sp, #24]
 800a30c:	eba2 0304 	sub.w	r3, r2, r4
 800a310:	930a      	str	r3, [sp, #40]	; 0x28
 800a312:	f859 3b04 	ldr.w	r3, [r9], #4
 800a316:	dd7e      	ble.n	800a416 <st_sssa8_fully_connected+0x4f2>
 800a318:	eb05 0708 	add.w	r7, r5, r8
 800a31c:	462a      	mov	r2, r5
 800a31e:	9d03      	ldr	r5, [sp, #12]
 800a320:	6811      	ldr	r1, [r2, #0]
 800a322:	682c      	ldr	r4, [r5, #0]
 800a324:	fa2f fb81 	sxtb16	fp, r1
 800a328:	ea4f 2a34 	mov.w	sl, r4, ror #8
 800a32c:	ea4f 2131 	mov.w	r1, r1, ror #8
 800a330:	fa20 fa8a 	sxtab16	sl, r0, sl
 800a334:	fa2f f181 	sxtb16	r1, r1
 800a338:	fa20 f484 	sxtab16	r4, r0, r4
 800a33c:	fb24 340b 	smlad	r4, r4, fp, r3
 800a340:	fb2a 4b01 	smlad	fp, sl, r1, r4
 800a344:	6851      	ldr	r1, [r2, #4]
 800a346:	f8d5 a004 	ldr.w	sl, [r5, #4]
 800a34a:	fa2f f481 	sxtb16	r4, r1
 800a34e:	ea4f 233a 	mov.w	r3, sl, ror #8
 800a352:	ea4f 2131 	mov.w	r1, r1, ror #8
 800a356:	fa20 f383 	sxtab16	r3, r0, r3
 800a35a:	fa2f f181 	sxtb16	r1, r1
 800a35e:	fa20 fa8a 	sxtab16	sl, r0, sl
 800a362:	fb2a ba04 	smlad	sl, sl, r4, fp
 800a366:	fb23 a401 	smlad	r4, r3, r1, sl
 800a36a:	6891      	ldr	r1, [r2, #8]
 800a36c:	68ab      	ldr	r3, [r5, #8]
 800a36e:	fa2f fb81 	sxtb16	fp, r1
 800a372:	ea4f 2a33 	mov.w	sl, r3, ror #8
 800a376:	ea4f 2131 	mov.w	r1, r1, ror #8
 800a37a:	fa20 fa8a 	sxtab16	sl, r0, sl
 800a37e:	fa2f f181 	sxtb16	r1, r1
 800a382:	fa20 f383 	sxtab16	r3, r0, r3
 800a386:	fb23 430b 	smlad	r3, r3, fp, r4
 800a38a:	fb2a 3301 	smlad	r3, sl, r1, r3
 800a38e:	f8d2 a00c 	ldr.w	sl, [r2, #12]
 800a392:	3510      	adds	r5, #16
 800a394:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800a398:	3210      	adds	r2, #16
 800a39a:	ea4f 2b3a 	mov.w	fp, sl, ror #8
 800a39e:	ea4f 2431 	mov.w	r4, r1, ror #8
 800a3a2:	fa2f fa8a 	sxtb16	sl, sl
 800a3a6:	fa2f fb8b 	sxtb16	fp, fp
 800a3aa:	fa20 f181 	sxtab16	r1, r0, r1
 800a3ae:	fa20 f484 	sxtab16	r4, r0, r4
 800a3b2:	fb21 330a 	smlad	r3, r1, sl, r3
 800a3b6:	fb24 330b 	smlad	r3, r4, fp, r3
 800a3ba:	4297      	cmp	r7, r2
 800a3bc:	d1b0      	bne.n	800a320 <st_sssa8_fully_connected+0x3fc>
 800a3be:	4645      	mov	r5, r8
 800a3c0:	9f06      	ldr	r7, [sp, #24]
 800a3c2:	45ac      	cmp	ip, r5
 800a3c4:	dd2c      	ble.n	800a420 <st_sssa8_fully_connected+0x4fc>
 800a3c6:	ebac 0505 	sub.w	r5, ip, r5
 800a3ca:	4415      	add	r5, r2
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	f917 4b01 	ldrsb.w	r4, [r7], #1
 800a3d2:	3201      	adds	r2, #1
 800a3d4:	7809      	ldrb	r1, [r1, #0]
 800a3d6:	1ba4      	subs	r4, r4, r6
 800a3d8:	42aa      	cmp	r2, r5
 800a3da:	b249      	sxtb	r1, r1
 800a3dc:	fb14 3301 	smlabb	r3, r4, r1, r3
 800a3e0:	d1f4      	bne.n	800a3cc <st_sssa8_fully_connected+0x4a8>
 800a3e2:	9a04      	ldr	r2, [sp, #16]
 800a3e4:	2a15      	cmp	r2, #21
 800a3e6:	dd1f      	ble.n	800a428 <st_sssa8_fully_connected+0x504>
 800a3e8:	9a07      	ldr	r2, [sp, #28]
 800a3ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3ec:	fb53 1302 	smmla	r3, r3, r2, r1
 800a3f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3f2:	4113      	asrs	r3, r2
 800a3f4:	9a08      	ldr	r2, [sp, #32]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f303 0307 	ssat	r3, #8, r3
 800a3fc:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800a400:	f10e 0e01 	add.w	lr, lr, #1
 800a404:	9b05      	ldr	r3, [sp, #20]
 800a406:	459e      	cmp	lr, r3
 800a408:	f43f af53 	beq.w	800a2b2 <st_sssa8_fully_connected+0x38e>
 800a40c:	f1bc 0f0f 	cmp.w	ip, #15
 800a410:	f859 3b04 	ldr.w	r3, [r9], #4
 800a414:	dc80      	bgt.n	800a318 <st_sssa8_fully_connected+0x3f4>
 800a416:	462a      	mov	r2, r5
 800a418:	2500      	movs	r5, #0
 800a41a:	9f03      	ldr	r7, [sp, #12]
 800a41c:	45ac      	cmp	ip, r5
 800a41e:	dcd2      	bgt.n	800a3c6 <st_sssa8_fully_connected+0x4a2>
 800a420:	4615      	mov	r5, r2
 800a422:	9a04      	ldr	r2, [sp, #16]
 800a424:	2a15      	cmp	r2, #21
 800a426:	dcdf      	bgt.n	800a3e8 <st_sssa8_fully_connected+0x4c4>
 800a428:	2a00      	cmp	r2, #0
 800a42a:	dd42      	ble.n	800a4b2 <st_sssa8_fully_connected+0x58e>
 800a42c:	005b      	lsls	r3, r3, #1
 800a42e:	e9dd 1407 	ldrd	r1, r4, [sp, #28]
 800a432:	fb53 4301 	smmla	r3, r3, r1, r4
 800a436:	4113      	asrs	r3, r2
 800a438:	f303 0307 	ssat	r3, #8, r3
 800a43c:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800a440:	e7de      	b.n	800a400 <st_sssa8_fully_connected+0x4dc>
 800a442:	2a00      	cmp	r2, #0
 800a444:	dd13      	ble.n	800a46e <st_sssa8_fully_connected+0x54a>
 800a446:	0049      	lsls	r1, r1, #1
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	e9dd 0507 	ldrd	r0, r5, [sp, #28]
 800a44e:	fb51 5100 	smmla	r1, r1, r0, r5
 800a452:	fb53 5300 	smmla	r3, r3, r0, r5
 800a456:	4111      	asrs	r1, r2
 800a458:	f301 0107 	ssat	r1, #8, r1
 800a45c:	9806      	ldr	r0, [sp, #24]
 800a45e:	4113      	asrs	r3, r2
 800a460:	f800 1c02 	strb.w	r1, [r0, #-2]
 800a464:	f303 0307 	ssat	r3, #8, r3
 800a468:	f800 3c01 	strb.w	r3, [r0, #-1]
 800a46c:	e6be      	b.n	800a1ec <st_sssa8_fully_connected+0x2c8>
 800a46e:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a470:	fa01 f200 	lsl.w	r2, r1, r0
 800a474:	f302 021f 	ssat	r2, #32, r2
 800a478:	9907      	ldr	r1, [sp, #28]
 800a47a:	fb52 f211 	smmulr	r2, r2, r1
 800a47e:	4083      	lsls	r3, r0
 800a480:	f303 031f 	ssat	r3, #32, r3
 800a484:	fb53 f311 	smmulr	r3, r3, r1
 800a488:	9908      	ldr	r1, [sp, #32]
 800a48a:	440a      	add	r2, r1
 800a48c:	f302 0207 	ssat	r2, #8, r2
 800a490:	9806      	ldr	r0, [sp, #24]
 800a492:	440b      	add	r3, r1
 800a494:	f800 2c02 	strb.w	r2, [r0, #-2]
 800a498:	f303 0307 	ssat	r3, #8, r3
 800a49c:	f800 3c01 	strb.w	r3, [r0, #-1]
 800a4a0:	e6a4      	b.n	800a1ec <st_sssa8_fully_connected+0x2c8>
 800a4a2:	4634      	mov	r4, r6
 800a4a4:	e64e      	b.n	800a144 <st_sssa8_fully_connected+0x220>
 800a4a6:	462e      	mov	r6, r5
 800a4a8:	f8dd a098 	ldr.w	sl, [sp, #152]	; 0x98
 800a4ac:	f04f 0900 	mov.w	r9, #0
 800a4b0:	e610      	b.n	800a0d4 <st_sssa8_fully_connected+0x1b0>
 800a4b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4b4:	4093      	lsls	r3, r2
 800a4b6:	f303 031f 	ssat	r3, #32, r3
 800a4ba:	9a07      	ldr	r2, [sp, #28]
 800a4bc:	fb53 f312 	smmulr	r3, r3, r2
 800a4c0:	9a08      	ldr	r2, [sp, #32]
 800a4c2:	4413      	add	r3, r2
 800a4c4:	f303 0307 	ssat	r3, #8, r3
 800a4c8:	f80e 3c01 	strb.w	r3, [lr, #-1]
 800a4cc:	e798      	b.n	800a400 <st_sssa8_fully_connected+0x4dc>
 800a4ce:	2a00      	cmp	r2, #0
 800a4d0:	dd0d      	ble.n	800a4ee <st_sssa8_fully_connected+0x5ca>
 800a4d2:	005b      	lsls	r3, r3, #1
 800a4d4:	e9dd 1007 	ldrd	r1, r0, [sp, #28]
 800a4d8:	fb53 0301 	smmla	r3, r3, r1, r0
 800a4dc:	4113      	asrs	r3, r2
 800a4de:	f303 0307 	ssat	r3, #8, r3
 800a4e2:	2000      	movs	r0, #0
 800a4e4:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a4e6:	7013      	strb	r3, [r2, #0]
 800a4e8:	b017      	add	sp, #92	; 0x5c
 800a4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4ee:	f1c2 0201 	rsb	r2, r2, #1
 800a4f2:	4093      	lsls	r3, r2
 800a4f4:	f303 031f 	ssat	r3, #32, r3
 800a4f8:	9a07      	ldr	r2, [sp, #28]
 800a4fa:	fb53 f312 	smmulr	r3, r3, r2
 800a4fe:	9a08      	ldr	r2, [sp, #32]
 800a500:	441a      	add	r2, r3
 800a502:	f302 0307 	ssat	r3, #8, r2
 800a506:	2000      	movs	r0, #0
 800a508:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a50a:	7013      	strb	r3, [r2, #0]
 800a50c:	b017      	add	sp, #92	; 0x5c
 800a50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a512:	462e      	mov	r6, r5
 800a514:	e6a0      	b.n	800a258 <st_sssa8_fully_connected+0x334>
 800a516:	bf00      	nop

0800a518 <ai_padding_opt_init>:
 800a518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a51c:	2700      	movs	r7, #0
 800a51e:	9c07      	ldr	r4, [sp, #28]
 800a520:	e9c0 7700 	strd	r7, r7, [r0]
 800a524:	6087      	str	r7, [r0, #8]
 800a526:	46b9      	mov	r9, r7
 800a528:	690d      	ldr	r5, [r1, #16]
 800a52a:	f1c5 0c00 	rsb	ip, r5, #0
 800a52e:	689d      	ldr	r5, [r3, #8]
 800a530:	42bd      	cmp	r5, r7
 800a532:	dd1c      	ble.n	800a56e <ai_padding_opt_init+0x56>
 800a534:	463e      	mov	r6, r7
 800a536:	46be      	mov	lr, r7
 800a538:	e010      	b.n	800a55c <ai_padding_opt_init+0x44>
 800a53a:	6895      	ldr	r5, [r2, #8]
 800a53c:	eba5 080c 	sub.w	r8, r5, ip
 800a540:	68a5      	ldr	r5, [r4, #8]
 800a542:	45a8      	cmp	r8, r5
 800a544:	da10      	bge.n	800a568 <ai_padding_opt_init+0x50>
 800a546:	f109 0901 	add.w	r9, r9, #1
 800a54a:	f8c0 9008 	str.w	r9, [r0, #8]
 800a54e:	688d      	ldr	r5, [r1, #8]
 800a550:	f10e 0e01 	add.w	lr, lr, #1
 800a554:	44ac      	add	ip, r5
 800a556:	689d      	ldr	r5, [r3, #8]
 800a558:	4575      	cmp	r5, lr
 800a55a:	dd09      	ble.n	800a570 <ai_padding_opt_init+0x58>
 800a55c:	f1bc 0f00 	cmp.w	ip, #0
 800a560:	daeb      	bge.n	800a53a <ai_padding_opt_init+0x22>
 800a562:	3601      	adds	r6, #1
 800a564:	6006      	str	r6, [r0, #0]
 800a566:	e7f2      	b.n	800a54e <ai_padding_opt_init+0x36>
 800a568:	3701      	adds	r7, #1
 800a56a:	6047      	str	r7, [r0, #4]
 800a56c:	e7ef      	b.n	800a54e <ai_padding_opt_init+0x36>
 800a56e:	463e      	mov	r6, r7
 800a570:	2500      	movs	r5, #0
 800a572:	f8c0 9014 	str.w	r9, [r0, #20]
 800a576:	e9c0 6703 	strd	r6, r7, [r0, #12]
 800a57a:	e9c0 5506 	strd	r5, r5, [r0, #24]
 800a57e:	6205      	str	r5, [r0, #32]
 800a580:	694e      	ldr	r6, [r1, #20]
 800a582:	f1c6 0c00 	rsb	ip, r6, #0
 800a586:	685e      	ldr	r6, [r3, #4]
 800a588:	42ae      	cmp	r6, r5
 800a58a:	dd1c      	ble.n	800a5c6 <ai_padding_opt_init+0xae>
 800a58c:	46ae      	mov	lr, r5
 800a58e:	e00f      	b.n	800a5b0 <ai_padding_opt_init+0x98>
 800a590:	6855      	ldr	r5, [r2, #4]
 800a592:	6866      	ldr	r6, [r4, #4]
 800a594:	eba5 050c 	sub.w	r5, r5, ip
 800a598:	42b5      	cmp	r5, r6
 800a59a:	da10      	bge.n	800a5be <ai_padding_opt_init+0xa6>
 800a59c:	6a05      	ldr	r5, [r0, #32]
 800a59e:	3501      	adds	r5, #1
 800a5a0:	6205      	str	r5, [r0, #32]
 800a5a2:	68cd      	ldr	r5, [r1, #12]
 800a5a4:	f10e 0e01 	add.w	lr, lr, #1
 800a5a8:	44ac      	add	ip, r5
 800a5aa:	685d      	ldr	r5, [r3, #4]
 800a5ac:	4575      	cmp	r5, lr
 800a5ae:	dd0a      	ble.n	800a5c6 <ai_padding_opt_init+0xae>
 800a5b0:	f1bc 0f00 	cmp.w	ip, #0
 800a5b4:	daec      	bge.n	800a590 <ai_padding_opt_init+0x78>
 800a5b6:	6985      	ldr	r5, [r0, #24]
 800a5b8:	3501      	adds	r5, #1
 800a5ba:	6185      	str	r5, [r0, #24]
 800a5bc:	e7f1      	b.n	800a5a2 <ai_padding_opt_init+0x8a>
 800a5be:	69c5      	ldr	r5, [r0, #28]
 800a5c0:	3501      	adds	r5, #1
 800a5c2:	61c5      	str	r5, [r0, #28]
 800a5c4:	e7ed      	b.n	800a5a2 <ai_padding_opt_init+0x8a>
 800a5c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5ca:	bf00      	nop

0800a5cc <ai_padding_opt_phase1>:
 800a5cc:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 800a5d0:	b923      	cbnz	r3, 800a5dc <ai_padding_opt_phase1+0x10>
 800a5d2:	b17a      	cbz	r2, 800a5f4 <ai_padding_opt_phase1+0x28>
 800a5d4:	3a01      	subs	r2, #1
 800a5d6:	8483      	strh	r3, [r0, #36]	; 0x24
 800a5d8:	61c2      	str	r2, [r0, #28]
 800a5da:	e004      	b.n	800a5e6 <ai_padding_opt_phase1+0x1a>
 800a5dc:	b152      	cbz	r2, 800a5f4 <ai_padding_opt_phase1+0x28>
 800a5de:	2201      	movs	r2, #1
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	8482      	strh	r2, [r0, #36]	; 0x24
 800a5e4:	6183      	str	r3, [r0, #24]
 800a5e6:	68c3      	ldr	r3, [r0, #12]
 800a5e8:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 800a5ec:	6003      	str	r3, [r0, #0]
 800a5ee:	e9c0 1201 	strd	r1, r2, [r0, #4]
 800a5f2:	4770      	bx	lr
 800a5f4:	6a03      	ldr	r3, [r0, #32]
 800a5f6:	2201      	movs	r2, #1
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	8482      	strh	r2, [r0, #36]	; 0x24
 800a5fc:	6203      	str	r3, [r0, #32]
 800a5fe:	e7f2      	b.n	800a5e6 <ai_padding_opt_phase1+0x1a>

0800a600 <st_uint8_fill>:
 800a600:	078b      	lsls	r3, r1, #30
 800a602:	468c      	mov	ip, r1
 800a604:	d00a      	beq.n	800a61c <st_uint8_fill+0x1c>
 800a606:	b912      	cbnz	r2, 800a60e <st_uint8_fill+0xe>
 800a608:	e04d      	b.n	800a6a6 <st_uint8_fill+0xa6>
 800a60a:	2a00      	cmp	r2, #0
 800a60c:	d04c      	beq.n	800a6a8 <st_uint8_fill+0xa8>
 800a60e:	f80c 0b01 	strb.w	r0, [ip], #1
 800a612:	f01c 0f03 	tst.w	ip, #3
 800a616:	f102 32ff 	add.w	r2, r2, #4294967295
 800a61a:	d1f6      	bne.n	800a60a <st_uint8_fill+0xa>
 800a61c:	b510      	push	{r4, lr}
 800a61e:	0404      	lsls	r4, r0, #16
 800a620:	0911      	lsrs	r1, r2, #4
 800a622:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
 800a626:	ea44 0400 	orr.w	r4, r4, r0
 800a62a:	ea44 6400 	orr.w	r4, r4, r0, lsl #24
 800a62e:	d03d      	beq.n	800a6ac <st_uint8_fill+0xac>
 800a630:	1e4b      	subs	r3, r1, #1
 800a632:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 800a636:	2b04      	cmp	r3, #4
 800a638:	f10c 0310 	add.w	r3, ip, #16
 800a63c:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 800a640:	d922      	bls.n	800a688 <st_uint8_fill+0x88>
 800a642:	f01c 0f07 	tst.w	ip, #7
 800a646:	d11f      	bne.n	800a688 <st_uint8_fill+0x88>
 800a648:	e943 4404 	strd	r4, r4, [r3, #-16]
 800a64c:	e943 4402 	strd	r4, r4, [r3, #-8]
 800a650:	3310      	adds	r3, #16
 800a652:	428b      	cmp	r3, r1
 800a654:	d1f8      	bne.n	800a648 <st_uint8_fill+0x48>
 800a656:	f3c2 0381 	ubfx	r3, r2, #2, #2
 800a65a:	44f4      	add	ip, lr
 800a65c:	f002 0203 	and.w	r2, r2, #3
 800a660:	b15b      	cbz	r3, 800a67a <st_uint8_fill+0x7a>
 800a662:	1e59      	subs	r1, r3, #1
 800a664:	f8cc 4000 	str.w	r4, [ip]
 800a668:	d005      	beq.n	800a676 <st_uint8_fill+0x76>
 800a66a:	2901      	cmp	r1, #1
 800a66c:	f8cc 4004 	str.w	r4, [ip, #4]
 800a670:	bf18      	it	ne
 800a672:	f8cc 4008 	strne.w	r4, [ip, #8]
 800a676:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 800a67a:	b1b2      	cbz	r2, 800a6aa <st_uint8_fill+0xaa>
 800a67c:	4601      	mov	r1, r0
 800a67e:	4660      	mov	r0, ip
 800a680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a684:	f002 b8ba 	b.w	800c7fc <memset>
 800a688:	e943 4404 	strd	r4, r4, [r3, #-16]
 800a68c:	e943 4402 	strd	r4, r4, [r3, #-8]
 800a690:	3310      	adds	r3, #16
 800a692:	428b      	cmp	r3, r1
 800a694:	d0df      	beq.n	800a656 <st_uint8_fill+0x56>
 800a696:	e943 4404 	strd	r4, r4, [r3, #-16]
 800a69a:	e943 4402 	strd	r4, r4, [r3, #-8]
 800a69e:	3310      	adds	r3, #16
 800a6a0:	428b      	cmp	r3, r1
 800a6a2:	d1f1      	bne.n	800a688 <st_uint8_fill+0x88>
 800a6a4:	e7d7      	b.n	800a656 <st_uint8_fill+0x56>
 800a6a6:	4770      	bx	lr
 800a6a8:	4770      	bx	lr
 800a6aa:	bd10      	pop	{r4, pc}
 800a6ac:	0893      	lsrs	r3, r2, #2
 800a6ae:	f002 0203 	and.w	r2, r2, #3
 800a6b2:	e7d5      	b.n	800a660 <st_uint8_fill+0x60>

0800a6b4 <st_int8_to16_no_shift>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	f1b2 0410 	subs.w	r4, r2, #16
 800a6ba:	f04f 0e00 	mov.w	lr, #0
 800a6be:	d438      	bmi.n	800a732 <st_int8_to16_no_shift+0x7e>
 800a6c0:	f8d0 c000 	ldr.w	ip, [r0]
 800a6c4:	6843      	ldr	r3, [r0, #4]
 800a6c6:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800a6ca:	fa2f fc8c 	sxtb16	ip, ip
 800a6ce:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800a6d2:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800a6d6:	fa2f f593 	sxtb16	r5, r3, ror #8
 800a6da:	3010      	adds	r0, #16
 800a6dc:	604e      	str	r6, [r1, #4]
 800a6de:	f8c1 c000 	str.w	ip, [r1]
 800a6e2:	fa2f f383 	sxtb16	r3, r3
 800a6e6:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 800a6ea:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800a6ee:	60ce      	str	r6, [r1, #12]
 800a6f0:	608b      	str	r3, [r1, #8]
 800a6f2:	f850 cc08 	ldr.w	ip, [r0, #-8]
 800a6f6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800a6fa:	fa2f f59c 	sxtb16	r5, ip, ror #8
 800a6fe:	fa2f fc8c 	sxtb16	ip, ip
 800a702:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 800a706:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 800a70a:	fa2f f593 	sxtb16	r5, r3, ror #8
 800a70e:	f10e 0e10 	add.w	lr, lr, #16
 800a712:	f8c1 c010 	str.w	ip, [r1, #16]
 800a716:	614e      	str	r6, [r1, #20]
 800a718:	3120      	adds	r1, #32
 800a71a:	45a6      	cmp	lr, r4
 800a71c:	fa2f f383 	sxtb16	r3, r3
 800a720:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
 800a724:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800a728:	f841 cc04 	str.w	ip, [r1, #-4]
 800a72c:	f841 3c08 	str.w	r3, [r1, #-8]
 800a730:	ddc6      	ble.n	800a6c0 <st_int8_to16_no_shift+0xc>
 800a732:	1f16      	subs	r6, r2, #4
 800a734:	4576      	cmp	r6, lr
 800a736:	db12      	blt.n	800a75e <st_int8_to16_no_shift+0xaa>
 800a738:	f850 3b04 	ldr.w	r3, [r0], #4
 800a73c:	fa2f f493 	sxtb16	r4, r3, ror #8
 800a740:	f10e 0e04 	add.w	lr, lr, #4
 800a744:	3108      	adds	r1, #8
 800a746:	fa2f f383 	sxtb16	r3, r3
 800a74a:	45b6      	cmp	lr, r6
 800a74c:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 800a750:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 800a754:	f841 5c04 	str.w	r5, [r1, #-4]
 800a758:	f841 3c08 	str.w	r3, [r1, #-8]
 800a75c:	ddec      	ble.n	800a738 <st_int8_to16_no_shift+0x84>
 800a75e:	4572      	cmp	r2, lr
 800a760:	dd08      	ble.n	800a774 <st_int8_to16_no_shift+0xc0>
 800a762:	eba2 020e 	sub.w	r2, r2, lr
 800a766:	4402      	add	r2, r0
 800a768:	f910 3b01 	ldrsb.w	r3, [r0], #1
 800a76c:	4290      	cmp	r0, r2
 800a76e:	f821 3b02 	strh.w	r3, [r1], #2
 800a772:	d1f9      	bne.n	800a768 <st_int8_to16_no_shift+0xb4>
 800a774:	bd70      	pop	{r4, r5, r6, pc}
 800a776:	bf00      	nop

0800a778 <st_int8_to16_dual>:
 800a778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a77c:	4698      	mov	r8, r3
 800a77e:	085b      	lsrs	r3, r3, #1
 800a780:	eb00 0c02 	add.w	ip, r0, r2
 800a784:	f000 80b9 	beq.w	800a8fa <st_int8_to16_dual+0x182>
 800a788:	f1a2 0710 	sub.w	r7, r2, #16
 800a78c:	1f16      	subs	r6, r2, #4
 800a78e:	2f00      	cmp	r7, #0
 800a790:	f04f 0500 	mov.w	r5, #0
 800a794:	db73      	blt.n	800a87e <st_int8_to16_dual+0x106>
 800a796:	f8d0 e000 	ldr.w	lr, [r0]
 800a79a:	f8dc 4000 	ldr.w	r4, [ip]
 800a79e:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800a7a2:	fa2f fe8e 	sxtb16	lr, lr
 800a7a6:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800a7aa:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800a7ae:	fa2f f994 	sxtb16	r9, r4, ror #8
 800a7b2:	f8c1 e000 	str.w	lr, [r1]
 800a7b6:	f8c1 a008 	str.w	sl, [r1, #8]
 800a7ba:	fa2f f484 	sxtb16	r4, r4
 800a7be:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800a7c2:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800a7c6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800a7ca:	604c      	str	r4, [r1, #4]
 800a7cc:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800a7d0:	f8dc 4004 	ldr.w	r4, [ip, #4]
 800a7d4:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800a7d8:	fa2f fe8e 	sxtb16	lr, lr
 800a7dc:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800a7e0:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800a7e4:	fa2f f994 	sxtb16	r9, r4, ror #8
 800a7e8:	f8c1 e010 	str.w	lr, [r1, #16]
 800a7ec:	f8c1 a018 	str.w	sl, [r1, #24]
 800a7f0:	fa2f f484 	sxtb16	r4, r4
 800a7f4:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800a7f8:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800a7fc:	f8c1 e01c 	str.w	lr, [r1, #28]
 800a800:	614c      	str	r4, [r1, #20]
 800a802:	f8d0 e008 	ldr.w	lr, [r0, #8]
 800a806:	f8dc 4008 	ldr.w	r4, [ip, #8]
 800a80a:	fa2f f99e 	sxtb16	r9, lr, ror #8
 800a80e:	fa2f fe8e 	sxtb16	lr, lr
 800a812:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 800a816:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 800a81a:	fa2f f994 	sxtb16	r9, r4, ror #8
 800a81e:	3010      	adds	r0, #16
 800a820:	f10c 0c10 	add.w	ip, ip, #16
 800a824:	f8c1 e020 	str.w	lr, [r1, #32]
 800a828:	f8c1 a028 	str.w	sl, [r1, #40]	; 0x28
 800a82c:	fa2f f484 	sxtb16	r4, r4
 800a830:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 800a834:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 800a838:	f8c1 e02c 	str.w	lr, [r1, #44]	; 0x2c
 800a83c:	624c      	str	r4, [r1, #36]	; 0x24
 800a83e:	f850 ec04 	ldr.w	lr, [r0, #-4]
 800a842:	f85c 4c04 	ldr.w	r4, [ip, #-4]
 800a846:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 800a84a:	fa2f fe8e 	sxtb16	lr, lr
 800a84e:	eaca 492e 	pkhtb	r9, sl, lr, asr #16
 800a852:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 800a856:	fa2f fa94 	sxtb16	sl, r4, ror #8
 800a85a:	3510      	adds	r5, #16
 800a85c:	f8c1 e030 	str.w	lr, [r1, #48]	; 0x30
 800a860:	f8c1 9038 	str.w	r9, [r1, #56]	; 0x38
 800a864:	3140      	adds	r1, #64	; 0x40
 800a866:	42bd      	cmp	r5, r7
 800a868:	fa2f f484 	sxtb16	r4, r4
 800a86c:	eaca 4e24 	pkhtb	lr, sl, r4, asr #16
 800a870:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 800a874:	f841 ec04 	str.w	lr, [r1, #-4]
 800a878:	f841 4c0c 	str.w	r4, [r1, #-12]
 800a87c:	dd8b      	ble.n	800a796 <st_int8_to16_dual+0x1e>
 800a87e:	42ae      	cmp	r6, r5
 800a880:	db1e      	blt.n	800a8c0 <st_int8_to16_dual+0x148>
 800a882:	f850 4b04 	ldr.w	r4, [r0], #4
 800a886:	f85c eb04 	ldr.w	lr, [ip], #4
 800a88a:	fa2f fa94 	sxtb16	sl, r4, ror #8
 800a88e:	fa2f f484 	sxtb16	r4, r4
 800a892:	eaca 4924 	pkhtb	r9, sl, r4, asr #16
 800a896:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 800a89a:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 800a89e:	3504      	adds	r5, #4
 800a8a0:	600c      	str	r4, [r1, #0]
 800a8a2:	f8c1 9008 	str.w	r9, [r1, #8]
 800a8a6:	3110      	adds	r1, #16
 800a8a8:	42b5      	cmp	r5, r6
 800a8aa:	fa2f fe8e 	sxtb16	lr, lr
 800a8ae:	eaca 442e 	pkhtb	r4, sl, lr, asr #16
 800a8b2:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 800a8b6:	f841 4c04 	str.w	r4, [r1, #-4]
 800a8ba:	f841 ec0c 	str.w	lr, [r1, #-12]
 800a8be:	dde0      	ble.n	800a882 <st_int8_to16_dual+0x10a>
 800a8c0:	42aa      	cmp	r2, r5
 800a8c2:	dd40      	ble.n	800a946 <st_int8_to16_dual+0x1ce>
 800a8c4:	1b55      	subs	r5, r2, r5
 800a8c6:	1d0c      	adds	r4, r1, #4
 800a8c8:	46e6      	mov	lr, ip
 800a8ca:	eb00 0a05 	add.w	sl, r0, r5
 800a8ce:	f910 9b01 	ldrsb.w	r9, [r0], #1
 800a8d2:	3404      	adds	r4, #4
 800a8d4:	f824 9c08 	strh.w	r9, [r4, #-8]
 800a8d8:	4550      	cmp	r0, sl
 800a8da:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 800a8de:	f824 9c06 	strh.w	r9, [r4, #-6]
 800a8e2:	d1f4      	bne.n	800a8ce <st_int8_to16_dual+0x156>
 800a8e4:	44ac      	add	ip, r5
 800a8e6:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	eb0a 0002 	add.w	r0, sl, r2
 800a8f0:	4494      	add	ip, r2
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	f47f af4a 	bne.w	800a78e <st_int8_to16_dual+0x16>
 800a8fa:	f018 0f01 	tst.w	r8, #1
 800a8fe:	d020      	beq.n	800a942 <st_int8_to16_dual+0x1ca>
 800a900:	1f17      	subs	r7, r2, #4
 800a902:	f04f 0400 	mov.w	r4, #0
 800a906:	d411      	bmi.n	800a92c <st_int8_to16_dual+0x1b4>
 800a908:	f850 3b04 	ldr.w	r3, [r0], #4
 800a90c:	fa2f f593 	sxtb16	r5, r3, ror #8
 800a910:	3404      	adds	r4, #4
 800a912:	3108      	adds	r1, #8
 800a914:	fa2f f383 	sxtb16	r3, r3
 800a918:	42a7      	cmp	r7, r4
 800a91a:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 800a91e:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 800a922:	f841 6c04 	str.w	r6, [r1, #-4]
 800a926:	f841 3c08 	str.w	r3, [r1, #-8]
 800a92a:	daed      	bge.n	800a908 <st_int8_to16_dual+0x190>
 800a92c:	42a2      	cmp	r2, r4
 800a92e:	dd08      	ble.n	800a942 <st_int8_to16_dual+0x1ca>
 800a930:	1b13      	subs	r3, r2, r4
 800a932:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800a936:	f910 2b01 	ldrsb.w	r2, [r0], #1
 800a93a:	f821 2b02 	strh.w	r2, [r1], #2
 800a93e:	428b      	cmp	r3, r1
 800a940:	d1f9      	bne.n	800a936 <st_int8_to16_dual+0x1be>
 800a942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a946:	4682      	mov	sl, r0
 800a948:	e7cf      	b.n	800a8ea <st_int8_to16_dual+0x172>
 800a94a:	bf00      	nop

0800a94c <st_sssa8_nn_mat_mult_kernel>:
 800a94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a950:	b09f      	sub	sp, #124	; 0x7c
 800a952:	4680      	mov	r8, r0
 800a954:	0858      	lsrs	r0, r3, #1
 800a956:	9e2c      	ldr	r6, [sp, #176]	; 0xb0
 800a958:	f8bd 40a0 	ldrh.w	r4, [sp, #160]	; 0xa0
 800a95c:	f9bd 50a4 	ldrsh.w	r5, [sp, #164]	; 0xa4
 800a960:	441e      	add	r6, r3
 800a962:	931b      	str	r3, [sp, #108]	; 0x6c
 800a964:	9110      	str	r1, [sp, #64]	; 0x40
 800a966:	921a      	str	r2, [sp, #104]	; 0x68
 800a968:	9407      	str	r4, [sp, #28]
 800a96a:	950f      	str	r5, [sp, #60]	; 0x3c
 800a96c:	9619      	str	r6, [sp, #100]	; 0x64
 800a96e:	901d      	str	r0, [sp, #116]	; 0x74
 800a970:	f000 820b 	beq.w	800ad8a <st_sssa8_nn_mat_mult_kernel+0x43e>
 800a974:	460f      	mov	r7, r1
 800a976:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800a97a:	4694      	mov	ip, r2
 800a97c:	1e42      	subs	r2, r0, #1
 800a97e:	9111      	str	r1, [sp, #68]	; 0x44
 800a980:	2001      	movs	r0, #1
 800a982:	1ea9      	subs	r1, r5, #2
 800a984:	f1a4 0310 	sub.w	r3, r4, #16
 800a988:	b292      	uxth	r2, r2
 800a98a:	4088      	lsls	r0, r1
 800a98c:	091b      	lsrs	r3, r3, #4
 800a98e:	f10c 0110 	add.w	r1, ip, #16
 800a992:	9017      	str	r0, [sp, #92]	; 0x5c
 800a994:	4660      	mov	r0, ip
 800a996:	3301      	adds	r3, #1
 800a998:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a99c:	3008      	adds	r0, #8
 800a99e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a9a0:	9213      	str	r2, [sp, #76]	; 0x4c
 800a9a2:	4622      	mov	r2, r4
 800a9a4:	9008      	str	r0, [sp, #32]
 800a9a6:	eb01 1143 	add.w	r1, r1, r3, lsl #5
 800a9aa:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800a9ac:	3c03      	subs	r4, #3
 800a9ae:	9115      	str	r1, [sp, #84]	; 0x54
 800a9b0:	3002      	adds	r0, #2
 800a9b2:	9412      	str	r4, [sp, #72]	; 0x48
 800a9b4:	9009      	str	r0, [sp, #36]	; 0x24
 800a9b6:	1cb0      	adds	r0, r6, #2
 800a9b8:	900a      	str	r0, [sp, #40]	; 0x28
 800a9ba:	0118      	lsls	r0, r3, #4
 800a9bc:	eb07 1343 	add.w	r3, r7, r3, lsl #5
 800a9c0:	900b      	str	r0, [sp, #44]	; 0x2c
 800a9c2:	9314      	str	r3, [sp, #80]	; 0x50
 800a9c4:	1f13      	subs	r3, r2, #4
 800a9c6:	9316      	str	r3, [sp, #88]	; 0x58
 800a9c8:	f1c5 0301 	rsb	r3, r5, #1
 800a9cc:	931c      	str	r3, [sp, #112]	; 0x70
 800a9ce:	1e6b      	subs	r3, r5, #1
 800a9d0:	9318      	str	r3, [sp, #96]	; 0x60
 800a9d2:	9b07      	ldr	r3, [sp, #28]
 800a9d4:	9908      	ldr	r1, [sp, #32]
 800a9d6:	eb08 0503 	add.w	r5, r8, r3
 800a9da:	2b0f      	cmp	r3, #15
 800a9dc:	e951 2a02 	ldrd	r2, sl, [r1, #-8]
 800a9e0:	9503      	str	r5, [sp, #12]
 800a9e2:	f340 82ad 	ble.w	800af40 <st_sssa8_nn_mat_mult_kernel+0x5f4>
 800a9e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9e8:	46d6      	mov	lr, sl
 800a9ea:	4691      	mov	r9, r2
 800a9ec:	9501      	str	r5, [sp, #4]
 800a9ee:	4443      	add	r3, r8
 800a9f0:	e9dd 0410 	ldrd	r0, r4, [sp, #64]	; 0x40
 800a9f4:	9302      	str	r3, [sp, #8]
 800a9f6:	9000      	str	r0, [sp, #0]
 800a9f8:	9b00      	ldr	r3, [sp, #0]
 800a9fa:	f8d4 c000 	ldr.w	ip, [r4]
 800a9fe:	681f      	ldr	r7, [r3, #0]
 800aa00:	f8d8 1000 	ldr.w	r1, [r8]
 800aa04:	fa2f f391 	sxtb16	r3, r1, ror #8
 800aa08:	9801      	ldr	r0, [sp, #4]
 800aa0a:	fa2f f181 	sxtb16	r1, r1
 800aa0e:	6805      	ldr	r5, [r0, #0]
 800aa10:	eac3 4b21 	pkhtb	fp, r3, r1, asr #16
 800aa14:	eac1 4103 	pkhbt	r1, r1, r3, lsl #16
 800aa18:	fa2f f695 	sxtb16	r6, r5, ror #8
 800aa1c:	fa2f f585 	sxtb16	r5, r5
 800aa20:	eac6 4325 	pkhtb	r3, r6, r5, asr #16
 800aa24:	eac5 4506 	pkhbt	r5, r5, r6, lsl #16
 800aa28:	fb21 2207 	smlad	r2, r1, r7, r2
 800aa2c:	fb21 910c 	smlad	r1, r1, ip, r9
 800aa30:	fb25 a707 	smlad	r7, r5, r7, sl
 800aa34:	fb25 e50c 	smlad	r5, r5, ip, lr
 800aa38:	9e00      	ldr	r6, [sp, #0]
 800aa3a:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800aa3e:	f8d6 a004 	ldr.w	sl, [r6, #4]
 800aa42:	fb2b 260a 	smlad	r6, fp, sl, r2
 800aa46:	fb2b 1b0e 	smlad	fp, fp, lr, r1
 800aa4a:	fb23 770a 	smlad	r7, r3, sl, r7
 800aa4e:	fb23 5e0e 	smlad	lr, r3, lr, r5
 800aa52:	9b00      	ldr	r3, [sp, #0]
 800aa54:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800aa58:	f8d3 a008 	ldr.w	sl, [r3, #8]
 800aa5c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aa60:	fa2f f995 	sxtb16	r9, r5, ror #8
 800aa64:	fa2f f585 	sxtb16	r5, r5
 800aa68:	6843      	ldr	r3, [r0, #4]
 800aa6a:	eac9 4125 	pkhtb	r1, r9, r5, asr #16
 800aa6e:	eac5 4509 	pkhbt	r5, r5, r9, lsl #16
 800aa72:	fa2f f993 	sxtb16	r9, r3, ror #8
 800aa76:	fa2f f383 	sxtb16	r3, r3
 800aa7a:	eac9 4223 	pkhtb	r2, r9, r3, asr #16
 800aa7e:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 800aa82:	fb25 660a 	smlad	r6, r5, sl, r6
 800aa86:	fb25 bb0c 	smlad	fp, r5, ip, fp
 800aa8a:	fb23 7a0a 	smlad	sl, r3, sl, r7
 800aa8e:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800aa92:	9b00      	ldr	r3, [sp, #0]
 800aa94:	68e5      	ldr	r5, [r4, #12]
 800aa96:	68df      	ldr	r7, [r3, #12]
 800aa98:	fb21 6607 	smlad	r6, r1, r7, r6
 800aa9c:	fb21 b105 	smlad	r1, r1, r5, fp
 800aaa0:	fb22 aa07 	smlad	sl, r2, r7, sl
 800aaa4:	fb22 cc05 	smlad	ip, r2, r5, ip
 800aaa8:	691f      	ldr	r7, [r3, #16]
 800aaaa:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800aaae:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800aab2:	fa2f f592 	sxtb16	r5, r2, ror #8
 800aab6:	fa2f f282 	sxtb16	r2, r2
 800aaba:	6883      	ldr	r3, [r0, #8]
 800aabc:	eac5 4922 	pkhtb	r9, r5, r2, asr #16
 800aac0:	eac2 4205 	pkhbt	r2, r2, r5, lsl #16
 800aac4:	fa2f f593 	sxtb16	r5, r3, ror #8
 800aac8:	fa2f f383 	sxtb16	r3, r3
 800aacc:	eac5 4b23 	pkhtb	fp, r5, r3, asr #16
 800aad0:	eac3 4505 	pkhbt	r5, r3, r5, lsl #16
 800aad4:	fb22 6607 	smlad	r6, r2, r7, r6
 800aad8:	fb22 120e 	smlad	r2, r2, lr, r1
 800aadc:	fb25 a707 	smlad	r7, r5, r7, sl
 800aae0:	fb25 c50e 	smlad	r5, r5, lr, ip
 800aae4:	9b00      	ldr	r3, [sp, #0]
 800aae6:	6961      	ldr	r1, [r4, #20]
 800aae8:	f8d3 a014 	ldr.w	sl, [r3, #20]
 800aaec:	fb29 660a 	smlad	r6, r9, sl, r6
 800aaf0:	fb29 2901 	smlad	r9, r9, r1, r2
 800aaf4:	fb2b 770a 	smlad	r7, fp, sl, r7
 800aaf8:	fb2b 5501 	smlad	r5, fp, r1, r5
 800aafc:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800ab00:	f108 0810 	add.w	r8, r8, #16
 800ab04:	f8d3 a018 	ldr.w	sl, [r3, #24]
 800ab08:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800ab0c:	fa2f f291 	sxtb16	r2, r1, ror #8
 800ab10:	68c3      	ldr	r3, [r0, #12]
 800ab12:	3010      	adds	r0, #16
 800ab14:	fa2f f181 	sxtb16	r1, r1
 800ab18:	9001      	str	r0, [sp, #4]
 800ab1a:	eac2 4b21 	pkhtb	fp, r2, r1, asr #16
 800ab1e:	eac1 4102 	pkhbt	r1, r1, r2, lsl #16
 800ab22:	fa2f f293 	sxtb16	r2, r3, ror #8
 800ab26:	fa2f f383 	sxtb16	r3, r3
 800ab2a:	eac2 4c23 	pkhtb	ip, r2, r3, asr #16
 800ab2e:	eac3 4302 	pkhbt	r3, r3, r2, lsl #16
 800ab32:	fb21 660a 	smlad	r6, r1, sl, r6
 800ab36:	fb21 990e 	smlad	r9, r1, lr, r9
 800ab3a:	fb23 7a0a 	smlad	sl, r3, sl, r7
 800ab3e:	fb23 530e 	smlad	r3, r3, lr, r5
 800ab42:	9a00      	ldr	r2, [sp, #0]
 800ab44:	3420      	adds	r4, #32
 800ab46:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800ab4a:	69d1      	ldr	r1, [r2, #28]
 800ab4c:	3220      	adds	r2, #32
 800ab4e:	9200      	str	r2, [sp, #0]
 800ab50:	fb2b 6201 	smlad	r2, fp, r1, r6
 800ab54:	fb2b 990e 	smlad	r9, fp, lr, r9
 800ab58:	fb2c aa01 	smlad	sl, ip, r1, sl
 800ab5c:	fb2c 3e0e 	smlad	lr, ip, lr, r3
 800ab60:	9b02      	ldr	r3, [sp, #8]
 800ab62:	4598      	cmp	r8, r3
 800ab64:	f47f af48 	bne.w	800a9f8 <st_sssa8_nn_mat_mult_kernel+0xac>
 800ab68:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab6a:	9b03      	ldr	r3, [sp, #12]
 800ab6c:	440b      	add	r3, r1
 800ab6e:	9303      	str	r3, [sp, #12]
 800ab70:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab72:	9304      	str	r3, [sp, #16]
 800ab74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab76:	e9cd 1305 	strd	r1, r3, [sp, #20]
 800ab7a:	460b      	mov	r3, r1
 800ab7c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800ab7e:	4299      	cmp	r1, r3
 800ab80:	f340 81ec 	ble.w	800af5c <st_sssa8_nn_mat_mult_kernel+0x610>
 800ab84:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ab86:	9d02      	ldr	r5, [sp, #8]
 800ab88:	1acb      	subs	r3, r1, r3
 800ab8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ab8e:	9c04      	ldr	r4, [sp, #16]
 800ab90:	089b      	lsrs	r3, r3, #2
 800ab92:	9806      	ldr	r0, [sp, #24]
 800ab94:	930d      	str	r3, [sp, #52]	; 0x34
 800ab96:	3301      	adds	r3, #1
 800ab98:	0099      	lsls	r1, r3, #2
 800ab9a:	930c      	str	r3, [sp, #48]	; 0x30
 800ab9c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800aba0:	910e      	str	r1, [sp, #56]	; 0x38
 800aba2:	e9cd b300 	strd	fp, r3, [sp]
 800aba6:	f8d0 8000 	ldr.w	r8, [r0]
 800abaa:	f8d4 c000 	ldr.w	ip, [r4]
 800abae:	f855 1b04 	ldr.w	r1, [r5], #4
 800abb2:	fa2f f691 	sxtb16	r6, r1, ror #8
 800abb6:	9f00      	ldr	r7, [sp, #0]
 800abb8:	fa2f f181 	sxtb16	r1, r1
 800abbc:	f857 3b04 	ldr.w	r3, [r7], #4
 800abc0:	9700      	str	r7, [sp, #0]
 800abc2:	eac6 4721 	pkhtb	r7, r6, r1, asr #16
 800abc6:	eac1 4106 	pkhbt	r1, r1, r6, lsl #16
 800abca:	fa2f fb93 	sxtb16	fp, r3, ror #8
 800abce:	fa2f f383 	sxtb16	r3, r3
 800abd2:	eacb 4623 	pkhtb	r6, fp, r3, asr #16
 800abd6:	eac3 430b 	pkhbt	r3, r3, fp, lsl #16
 800abda:	fb21 2208 	smlad	r2, r1, r8, r2
 800abde:	fb21 990c 	smlad	r9, r1, ip, r9
 800abe2:	fb23 aa08 	smlad	sl, r3, r8, sl
 800abe6:	fb23 e30c 	smlad	r3, r3, ip, lr
 800abea:	6841      	ldr	r1, [r0, #4]
 800abec:	3408      	adds	r4, #8
 800abee:	f854 ec04 	ldr.w	lr, [r4, #-4]
 800abf2:	3008      	adds	r0, #8
 800abf4:	fb27 2201 	smlad	r2, r7, r1, r2
 800abf8:	fb27 990e 	smlad	r9, r7, lr, r9
 800abfc:	fb26 aa01 	smlad	sl, r6, r1, sl
 800ac00:	fb26 3e0e 	smlad	lr, r6, lr, r3
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	429d      	cmp	r5, r3
 800ac08:	d1cd      	bne.n	800aba6 <st_sssa8_nn_mat_mult_kernel+0x25a>
 800ac0a:	9b03      	ldr	r3, [sp, #12]
 800ac0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac0e:	440b      	add	r3, r1
 800ac10:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ac12:	9303      	str	r3, [sp, #12]
 800ac14:	9b05      	ldr	r3, [sp, #20]
 800ac16:	3304      	adds	r3, #4
 800ac18:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800ac1c:	9904      	ldr	r1, [sp, #16]
 800ac1e:	9305      	str	r3, [sp, #20]
 800ac20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ac22:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac26:	9104      	str	r1, [sp, #16]
 800ac28:	9906      	ldr	r1, [sp, #24]
 800ac2a:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800ac2e:	9306      	str	r3, [sp, #24]
 800ac30:	9c07      	ldr	r4, [sp, #28]
 800ac32:	9d05      	ldr	r5, [sp, #20]
 800ac34:	42ac      	cmp	r4, r5
 800ac36:	dd58      	ble.n	800acea <st_sssa8_nn_mat_mult_kernel+0x39e>
 800ac38:	9e01      	ldr	r6, [sp, #4]
 800ac3a:	9f06      	ldr	r7, [sp, #24]
 800ac3c:	9b03      	ldr	r3, [sp, #12]
 800ac3e:	f9b7 1000 	ldrsh.w	r1, [r7]
 800ac42:	f993 3000 	ldrsb.w	r3, [r3]
 800ac46:	f996 0000 	ldrsb.w	r0, [r6]
 800ac4a:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800ac4e:	fb11 2200 	smlabb	r2, r1, r0, r2
 800ac52:	9904      	ldr	r1, [sp, #16]
 800ac54:	f9b1 1000 	ldrsh.w	r1, [r1]
 800ac58:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800ac5c:	1c6b      	adds	r3, r5, #1
 800ac5e:	fb11 9900 	smlabb	r9, r1, r0, r9
 800ac62:	429c      	cmp	r4, r3
 800ac64:	dd3b      	ble.n	800acde <st_sssa8_nn_mat_mult_kernel+0x392>
 800ac66:	9b03      	ldr	r3, [sp, #12]
 800ac68:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800ac6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800ac70:	f996 0001 	ldrsb.w	r0, [r6, #1]
 800ac74:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800ac78:	fb11 2200 	smlabb	r2, r1, r0, r2
 800ac7c:	9904      	ldr	r1, [sp, #16]
 800ac7e:	f9b1 1002 	ldrsh.w	r1, [r1, #2]
 800ac82:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800ac86:	1cab      	adds	r3, r5, #2
 800ac88:	fb11 9900 	smlabb	r9, r1, r0, r9
 800ac8c:	429c      	cmp	r4, r3
 800ac8e:	dd26      	ble.n	800acde <st_sssa8_nn_mat_mult_kernel+0x392>
 800ac90:	9b03      	ldr	r3, [sp, #12]
 800ac92:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800ac96:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800ac9a:	f996 0002 	ldrsb.w	r0, [r6, #2]
 800ac9e:	fb11 aa03 	smlabb	sl, r1, r3, sl
 800aca2:	fb11 2200 	smlabb	r2, r1, r0, r2
 800aca6:	9904      	ldr	r1, [sp, #16]
 800aca8:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 800acac:	fb11 ee03 	smlabb	lr, r1, r3, lr
 800acb0:	1ceb      	adds	r3, r5, #3
 800acb2:	fb11 9900 	smlabb	r9, r1, r0, r9
 800acb6:	429c      	cmp	r4, r3
 800acb8:	dd11      	ble.n	800acde <st_sssa8_nn_mat_mult_kernel+0x392>
 800acba:	9903      	ldr	r1, [sp, #12]
 800acbc:	9804      	ldr	r0, [sp, #16]
 800acbe:	f991 1003 	ldrsb.w	r1, [r1, #3]
 800acc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800acc6:	f9b0 0006 	ldrsh.w	r0, [r0, #6]
 800acca:	fb13 aa01 	smlabb	sl, r3, r1, sl
 800acce:	fb10 ee01 	smlabb	lr, r0, r1, lr
 800acd2:	f996 1003 	ldrsb.w	r1, [r6, #3]
 800acd6:	fb13 2201 	smlabb	r2, r3, r1, r2
 800acda:	fb10 9901 	smlabb	r9, r0, r1, r9
 800acde:	9905      	ldr	r1, [sp, #20]
 800ace0:	9b07      	ldr	r3, [sp, #28]
 800ace2:	1a5b      	subs	r3, r3, r1
 800ace4:	9901      	ldr	r1, [sp, #4]
 800ace6:	4419      	add	r1, r3
 800ace8:	9101      	str	r1, [sp, #4]
 800acea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800acec:	2b15      	cmp	r3, #21
 800acee:	f340 80c5 	ble.w	800ae7c <st_sssa8_nn_mat_mult_kernel+0x530>
 800acf2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800acf4:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800acf6:	fb52 3201 	smmla	r2, r2, r1, r3
 800acfa:	9918      	ldr	r1, [sp, #96]	; 0x60
 800acfc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800acfe:	410a      	asrs	r2, r1
 800ad00:	fb59 3900 	smmla	r9, r9, r0, r3
 800ad04:	982b      	ldr	r0, [sp, #172]	; 0xac
 800ad06:	4402      	add	r2, r0
 800ad08:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800ad0a:	fb5a 3700 	smmla	r7, sl, r0, r3
 800ad0e:	fb5e 3e00 	smmla	lr, lr, r0, r3
 800ad12:	f302 0207 	ssat	r2, #8, r2
 800ad16:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad18:	fa47 f301 	asr.w	r3, r7, r1
 800ad1c:	f800 2c02 	strb.w	r2, [r0, #-2]
 800ad20:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800ad22:	4413      	add	r3, r2
 800ad24:	f303 0307 	ssat	r3, #8, r3
 800ad28:	fa49 f901 	asr.w	r9, r9, r1
 800ad2c:	f800 3c01 	strb.w	r3, [r0, #-1]
 800ad30:	eb09 0302 	add.w	r3, r9, r2
 800ad34:	f303 0307 	ssat	r3, #8, r3
 800ad38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad3a:	fa4e fe01 	asr.w	lr, lr, r1
 800ad3e:	f802 3c02 	strb.w	r3, [r2, #-2]
 800ad42:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800ad44:	4473      	add	r3, lr
 800ad46:	f303 0307 	ssat	r3, #8, r3
 800ad4a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ad4e:	9a01      	ldr	r2, [sp, #4]
 800ad50:	9907      	ldr	r1, [sp, #28]
 800ad52:	9b08      	ldr	r3, [sp, #32]
 800ad54:	440a      	add	r2, r1
 800ad56:	3308      	adds	r3, #8
 800ad58:	4690      	mov	r8, r2
 800ad5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad5c:	9308      	str	r3, [sp, #32]
 800ad5e:	3202      	adds	r2, #2
 800ad60:	9209      	str	r2, [sp, #36]	; 0x24
 800ad62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad64:	3202      	adds	r2, #2
 800ad66:	920a      	str	r2, [sp, #40]	; 0x28
 800ad68:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	f47f ae31 	bne.w	800a9d2 <st_sssa8_nn_mat_mult_kernel+0x86>
 800ad70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad72:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800ad74:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800ad78:	922c      	str	r2, [sp, #176]	; 0xb0
 800ad7a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ad7c:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800ad80:	9219      	str	r2, [sp, #100]	; 0x64
 800ad82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ad84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ad88:	931a      	str	r3, [sp, #104]	; 0x68
 800ad8a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ad8c:	07db      	lsls	r3, r3, #31
 800ad8e:	d56f      	bpl.n	800ae70 <st_sssa8_nn_mat_mult_kernel+0x524>
 800ad90:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ad92:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ad94:	681a      	ldr	r2, [r3, #0]
 800ad96:	9b07      	ldr	r3, [sp, #28]
 800ad98:	ea5f 0993 	movs.w	r9, r3, lsr #2
 800ad9c:	eb04 0e43 	add.w	lr, r4, r3, lsl #1
 800ada0:	f000 810b 	beq.w	800afba <st_sssa8_nn_mat_mult_kernel+0x66e>
 800ada4:	eb08 0c89 	add.w	ip, r8, r9, lsl #2
 800ada8:	4675      	mov	r5, lr
 800adaa:	4610      	mov	r0, r2
 800adac:	f858 3b04 	ldr.w	r3, [r8], #4
 800adb0:	fa2f f793 	sxtb16	r7, r3, ror #8
 800adb4:	fa2f f383 	sxtb16	r3, r3
 800adb8:	6821      	ldr	r1, [r4, #0]
 800adba:	eac7 4623 	pkhtb	r6, r7, r3, asr #16
 800adbe:	eac3 4307 	pkhbt	r3, r3, r7, lsl #16
 800adc2:	fb23 2201 	smlad	r2, r3, r1, r2
 800adc6:	6829      	ldr	r1, [r5, #0]
 800adc8:	fb23 0301 	smlad	r3, r3, r1, r0
 800adcc:	6861      	ldr	r1, [r4, #4]
 800adce:	3508      	adds	r5, #8
 800add0:	f855 0c04 	ldr.w	r0, [r5, #-4]
 800add4:	3408      	adds	r4, #8
 800add6:	fb26 2201 	smlad	r2, r6, r1, r2
 800adda:	fb26 3000 	smlad	r0, r6, r0, r3
 800adde:	45c4      	cmp	ip, r8
 800ade0:	d1e4      	bne.n	800adac <st_sssa8_nn_mat_mult_kernel+0x460>
 800ade2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ade4:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 800ade8:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800adec:	9310      	str	r3, [sp, #64]	; 0x40
 800adee:	9b07      	ldr	r3, [sp, #28]
 800adf0:	f013 0303 	ands.w	r3, r3, #3
 800adf4:	d020      	beq.n	800ae38 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800adf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800adf8:	3b01      	subs	r3, #1
 800adfa:	f99c 1000 	ldrsb.w	r1, [ip]
 800adfe:	882c      	ldrh	r4, [r5, #0]
 800ae00:	b29b      	uxth	r3, r3
 800ae02:	fb14 2201 	smlabb	r2, r4, r1, r2
 800ae06:	f8be 4000 	ldrh.w	r4, [lr]
 800ae0a:	fb14 0001 	smlabb	r0, r4, r1, r0
 800ae0e:	b19b      	cbz	r3, 800ae38 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800ae10:	f99c 1001 	ldrsb.w	r1, [ip, #1]
 800ae14:	2b01      	cmp	r3, #1
 800ae16:	886c      	ldrh	r4, [r5, #2]
 800ae18:	fb14 2201 	smlabb	r2, r4, r1, r2
 800ae1c:	f8be 4002 	ldrh.w	r4, [lr, #2]
 800ae20:	fb14 0001 	smlabb	r0, r4, r1, r0
 800ae24:	d008      	beq.n	800ae38 <st_sssa8_nn_mat_mult_kernel+0x4ec>
 800ae26:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 800ae2a:	88a9      	ldrh	r1, [r5, #4]
 800ae2c:	fb11 2203 	smlabb	r2, r1, r3, r2
 800ae30:	f8be 1004 	ldrh.w	r1, [lr, #4]
 800ae34:	fb11 0003 	smlabb	r0, r1, r3, r0
 800ae38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae3a:	2b15      	cmp	r3, #21
 800ae3c:	f340 8091 	ble.w	800af62 <st_sssa8_nn_mat_mult_kernel+0x616>
 800ae40:	1e9c      	subs	r4, r3, #2
 800ae42:	1e59      	subs	r1, r3, #1
 800ae44:	2301      	movs	r3, #1
 800ae46:	40a3      	lsls	r3, r4
 800ae48:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800ae4a:	fb52 3204 	smmla	r2, r2, r4, r3
 800ae4e:	fb50 3304 	smmla	r3, r0, r4, r3
 800ae52:	410a      	asrs	r2, r1
 800ae54:	982b      	ldr	r0, [sp, #172]	; 0xac
 800ae56:	4402      	add	r2, r0
 800ae58:	f302 0207 	ssat	r2, #8, r2
 800ae5c:	410b      	asrs	r3, r1
 800ae5e:	4403      	add	r3, r0
 800ae60:	982c      	ldr	r0, [sp, #176]	; 0xb0
 800ae62:	f800 2b01 	strb.w	r2, [r0], #1
 800ae66:	f303 0307 	ssat	r3, #8, r3
 800ae6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ae6c:	902c      	str	r0, [sp, #176]	; 0xb0
 800ae6e:	7013      	strb	r3, [r2, #0]
 800ae70:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ae72:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800ae74:	4418      	add	r0, r3
 800ae76:	b01f      	add	sp, #124	; 0x7c
 800ae78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	dd2a      	ble.n	800aed6 <st_sssa8_nn_mat_mult_kernel+0x58a>
 800ae80:	ea4f 074a 	mov.w	r7, sl, lsl #1
 800ae84:	0052      	lsls	r2, r2, #1
 800ae86:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800ae8a:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 800ae8e:	e9dd 102a 	ldrd	r1, r0, [sp, #168]	; 0xa8
 800ae92:	fb52 0201 	smmla	r2, r2, r1, r0
 800ae96:	fb59 0901 	smmla	r9, r9, r1, r0
 800ae9a:	411a      	asrs	r2, r3
 800ae9c:	fb57 0a01 	smmla	sl, r7, r1, r0
 800aea0:	fb5e 0e01 	smmla	lr, lr, r1, r0
 800aea4:	f302 0207 	ssat	r2, #8, r2
 800aea8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800aeaa:	fa4a f703 	asr.w	r7, sl, r3
 800aeae:	f801 2c02 	strb.w	r2, [r1, #-2]
 800aeb2:	f307 0707 	ssat	r7, #8, r7
 800aeb6:	fa49 f903 	asr.w	r9, r9, r3
 800aeba:	f801 7c01 	strb.w	r7, [r1, #-1]
 800aebe:	f309 0907 	ssat	r9, #8, r9
 800aec2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aec4:	fa4e fe03 	asr.w	lr, lr, r3
 800aec8:	f802 9c02 	strb.w	r9, [r2, #-2]
 800aecc:	f30e 0e07 	ssat	lr, #8, lr
 800aed0:	f802 ec01 	strb.w	lr, [r2, #-1]
 800aed4:	e73b      	b.n	800ad4e <st_sssa8_nn_mat_mult_kernel+0x402>
 800aed6:	981c      	ldr	r0, [sp, #112]	; 0x70
 800aed8:	4082      	lsls	r2, r0
 800aeda:	f302 021f 	ssat	r2, #32, r2
 800aede:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800aee0:	fb52 f213 	smmulr	r2, r2, r3
 800aee4:	fa09 f300 	lsl.w	r3, r9, r0
 800aee8:	f303 031f 	ssat	r3, #32, r3
 800aeec:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800aeee:	fb53 f311 	smmulr	r3, r3, r1
 800aef2:	fa0a f100 	lsl.w	r1, sl, r0
 800aef6:	f301 011f 	ssat	r1, #32, r1
 800aefa:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 800aefc:	fb51 f114 	smmulr	r1, r1, r4
 800af00:	fa0e fe00 	lsl.w	lr, lr, r0
 800af04:	f30e 001f 	ssat	r0, #32, lr
 800af08:	fb50 f014 	smmulr	r0, r0, r4
 800af0c:	9c2b      	ldr	r4, [sp, #172]	; 0xac
 800af0e:	4422      	add	r2, r4
 800af10:	f302 0207 	ssat	r2, #8, r2
 800af14:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800af16:	f804 2c02 	strb.w	r2, [r4, #-2]
 800af1a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 800af1c:	4411      	add	r1, r2
 800af1e:	f301 0107 	ssat	r1, #8, r1
 800af22:	4413      	add	r3, r2
 800af24:	f804 1c01 	strb.w	r1, [r4, #-1]
 800af28:	f303 0307 	ssat	r3, #8, r3
 800af2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af2e:	f802 3c02 	strb.w	r3, [r2, #-2]
 800af32:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800af34:	4418      	add	r0, r3
 800af36:	f300 0007 	ssat	r0, #8, r0
 800af3a:	f802 0c01 	strb.w	r0, [r2, #-1]
 800af3e:	e706      	b.n	800ad4e <st_sssa8_nn_mat_mult_kernel+0x402>
 800af40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800af42:	46d6      	mov	lr, sl
 800af44:	9912      	ldr	r1, [sp, #72]	; 0x48
 800af46:	4691      	mov	r9, r2
 800af48:	9304      	str	r3, [sp, #16]
 800af4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af4c:	f8cd 8008 	str.w	r8, [sp, #8]
 800af50:	9306      	str	r3, [sp, #24]
 800af52:	2300      	movs	r3, #0
 800af54:	4299      	cmp	r1, r3
 800af56:	9305      	str	r3, [sp, #20]
 800af58:	f73f ae14 	bgt.w	800ab84 <st_sssa8_nn_mat_mult_kernel+0x238>
 800af5c:	9b02      	ldr	r3, [sp, #8]
 800af5e:	9301      	str	r3, [sp, #4]
 800af60:	e666      	b.n	800ac30 <st_sssa8_nn_mat_mult_kernel+0x2e4>
 800af62:	2b00      	cmp	r3, #0
 800af64:	4619      	mov	r1, r3
 800af66:	dd0c      	ble.n	800af82 <st_sssa8_nn_mat_mult_kernel+0x636>
 800af68:	0043      	lsls	r3, r0, #1
 800af6a:	0052      	lsls	r2, r2, #1
 800af6c:	e9dd 042a 	ldrd	r0, r4, [sp, #168]	; 0xa8
 800af70:	fb52 4200 	smmla	r2, r2, r0, r4
 800af74:	fb53 4300 	smmla	r3, r3, r0, r4
 800af78:	410a      	asrs	r2, r1
 800af7a:	f302 0207 	ssat	r2, #8, r2
 800af7e:	410b      	asrs	r3, r1
 800af80:	e76e      	b.n	800ae60 <st_sssa8_nn_mat_mult_kernel+0x514>
 800af82:	f1c3 0301 	rsb	r3, r3, #1
 800af86:	409a      	lsls	r2, r3
 800af88:	f302 021f 	ssat	r2, #32, r2
 800af8c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 800af8e:	fb52 f211 	smmulr	r2, r2, r1
 800af92:	fa00 f303 	lsl.w	r3, r0, r3
 800af96:	f303 031f 	ssat	r3, #32, r3
 800af9a:	fb53 f311 	smmulr	r3, r3, r1
 800af9e:	992b      	ldr	r1, [sp, #172]	; 0xac
 800afa0:	440a      	add	r2, r1
 800afa2:	f302 0207 	ssat	r2, #8, r2
 800afa6:	440b      	add	r3, r1
 800afa8:	992c      	ldr	r1, [sp, #176]	; 0xb0
 800afaa:	f801 2b01 	strb.w	r2, [r1], #1
 800afae:	f303 0307 	ssat	r3, #8, r3
 800afb2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800afb4:	912c      	str	r1, [sp, #176]	; 0xb0
 800afb6:	7013      	strb	r3, [r2, #0]
 800afb8:	e75a      	b.n	800ae70 <st_sssa8_nn_mat_mult_kernel+0x524>
 800afba:	46c4      	mov	ip, r8
 800afbc:	4610      	mov	r0, r2
 800afbe:	e716      	b.n	800adee <st_sssa8_nn_mat_mult_kernel+0x4a2>

0800afc0 <st_sssa8_fullW_prefetch>:
 800afc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc4:	b087      	sub	sp, #28
 800afc6:	eb00 0802 	add.w	r8, r0, r2
 800afca:	9105      	str	r1, [sp, #20]
 800afcc:	1049      	asrs	r1, r1, #1
 800afce:	9100      	str	r1, [sp, #0]
 800afd0:	f000 80e1 	beq.w	800b196 <st_sssa8_fullW_prefetch+0x1d6>
 800afd4:	f1a2 0110 	sub.w	r1, r2, #16
 800afd8:	1ed4      	subs	r4, r2, #3
 800afda:	0909      	lsrs	r1, r1, #4
 800afdc:	9402      	str	r4, [sp, #8]
 800afde:	1f14      	subs	r4, r2, #4
 800afe0:	3101      	adds	r1, #1
 800afe2:	9404      	str	r4, [sp, #16]
 800afe4:	ea4f 1b01 	mov.w	fp, r1, lsl #4
 800afe8:	0189      	lsls	r1, r1, #6
 800afea:	9103      	str	r1, [sp, #12]
 800afec:	2a0f      	cmp	r2, #15
 800afee:	f340 80e4 	ble.w	800b1ba <st_sssa8_fullW_prefetch+0x1fa>
 800aff2:	eb00 060b 	add.w	r6, r0, fp
 800aff6:	4645      	mov	r5, r8
 800aff8:	461c      	mov	r4, r3
 800affa:	6801      	ldr	r1, [r0, #0]
 800affc:	3010      	adds	r0, #16
 800affe:	682f      	ldr	r7, [r5, #0]
 800b000:	3440      	adds	r4, #64	; 0x40
 800b002:	fa2f fc81 	sxtb16	ip, r1
 800b006:	3510      	adds	r5, #16
 800b008:	f844 cc40 	str.w	ip, [r4, #-64]
 800b00c:	ea4f 2131 	mov.w	r1, r1, ror #8
 800b010:	42b0      	cmp	r0, r6
 800b012:	fa2f f181 	sxtb16	r1, r1
 800b016:	f844 1c3c 	str.w	r1, [r4, #-60]
 800b01a:	ea4f 2137 	mov.w	r1, r7, ror #8
 800b01e:	fa2f f787 	sxtb16	r7, r7
 800b022:	fa2f f181 	sxtb16	r1, r1
 800b026:	f844 7c38 	str.w	r7, [r4, #-56]
 800b02a:	f844 1c34 	str.w	r1, [r4, #-52]
 800b02e:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 800b032:	f850 7c0c 	ldr.w	r7, [r0, #-12]
 800b036:	ea4f 2c31 	mov.w	ip, r1, ror #8
 800b03a:	fa2f f181 	sxtb16	r1, r1
 800b03e:	fa2f fc8c 	sxtb16	ip, ip
 800b042:	f844 1c28 	str.w	r1, [r4, #-40]
 800b046:	f844 cc24 	str.w	ip, [r4, #-36]
 800b04a:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800b04e:	fa2f f787 	sxtb16	r7, r7
 800b052:	f844 7c30 	str.w	r7, [r4, #-48]
 800b056:	fa2f f78c 	sxtb16	r7, ip
 800b05a:	f844 7c2c 	str.w	r7, [r4, #-44]
 800b05e:	f850 7c08 	ldr.w	r7, [r0, #-8]
 800b062:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800b066:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800b06a:	fa2f f787 	sxtb16	r7, r7
 800b06e:	fa2f fc8c 	sxtb16	ip, ip
 800b072:	f844 7c20 	str.w	r7, [r4, #-32]
 800b076:	ea4f 2731 	mov.w	r7, r1, ror #8
 800b07a:	f844 cc1c 	str.w	ip, [r4, #-28]
 800b07e:	fa2f f787 	sxtb16	r7, r7
 800b082:	fa2f f181 	sxtb16	r1, r1
 800b086:	f844 7c14 	str.w	r7, [r4, #-20]
 800b08a:	f844 1c18 	str.w	r1, [r4, #-24]
 800b08e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800b092:	f855 1c04 	ldr.w	r1, [r5, #-4]
 800b096:	ea4f 2c37 	mov.w	ip, r7, ror #8
 800b09a:	fa2f f787 	sxtb16	r7, r7
 800b09e:	fa2f fc8c 	sxtb16	ip, ip
 800b0a2:	f844 7c10 	str.w	r7, [r4, #-16]
 800b0a6:	ea4f 2731 	mov.w	r7, r1, ror #8
 800b0aa:	f844 cc0c 	str.w	ip, [r4, #-12]
 800b0ae:	fa2f f787 	sxtb16	r7, r7
 800b0b2:	fa2f f181 	sxtb16	r1, r1
 800b0b6:	f844 7c04 	str.w	r7, [r4, #-4]
 800b0ba:	f844 1c08 	str.w	r1, [r4, #-8]
 800b0be:	d19c      	bne.n	800affa <st_sssa8_fullW_prefetch+0x3a>
 800b0c0:	9903      	ldr	r1, [sp, #12]
 800b0c2:	44d8      	add	r8, fp
 800b0c4:	46de      	mov	lr, fp
 800b0c6:	440b      	add	r3, r1
 800b0c8:	9902      	ldr	r1, [sp, #8]
 800b0ca:	4571      	cmp	r1, lr
 800b0cc:	dd73      	ble.n	800b1b6 <st_sssa8_fullW_prefetch+0x1f6>
 800b0ce:	9904      	ldr	r1, [sp, #16]
 800b0d0:	4647      	mov	r7, r8
 800b0d2:	461c      	mov	r4, r3
 800b0d4:	eba1 090e 	sub.w	r9, r1, lr
 800b0d8:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800b0dc:	f109 0a01 	add.w	sl, r9, #1
 800b0e0:	ea4f 018a 	mov.w	r1, sl, lsl #2
 800b0e4:	9101      	str	r1, [sp, #4]
 800b0e6:	eb06 018a 	add.w	r1, r6, sl, lsl #2
 800b0ea:	f856 0b04 	ldr.w	r0, [r6], #4
 800b0ee:	3410      	adds	r4, #16
 800b0f0:	f857 5b04 	ldr.w	r5, [r7], #4
 800b0f4:	fa2f fc80 	sxtb16	ip, r0
 800b0f8:	428e      	cmp	r6, r1
 800b0fa:	ea4f 2030 	mov.w	r0, r0, ror #8
 800b0fe:	fa2f f080 	sxtb16	r0, r0
 800b102:	f844 0c0c 	str.w	r0, [r4, #-12]
 800b106:	ea4f 2035 	mov.w	r0, r5, ror #8
 800b10a:	fa2f f585 	sxtb16	r5, r5
 800b10e:	f844 cc10 	str.w	ip, [r4, #-16]
 800b112:	f844 5c08 	str.w	r5, [r4, #-8]
 800b116:	fa2f f080 	sxtb16	r0, r0
 800b11a:	f844 0c04 	str.w	r0, [r4, #-4]
 800b11e:	d1e4      	bne.n	800b0ea <st_sssa8_fullW_prefetch+0x12a>
 800b120:	9801      	ldr	r0, [sp, #4]
 800b122:	f10e 0e04 	add.w	lr, lr, #4
 800b126:	eb03 130a 	add.w	r3, r3, sl, lsl #4
 800b12a:	4480      	add	r8, r0
 800b12c:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800b130:	4572      	cmp	r2, lr
 800b132:	dd29      	ble.n	800b188 <st_sssa8_fullW_prefetch+0x1c8>
 800b134:	f991 0000 	ldrsb.w	r0, [r1]
 800b138:	8018      	strh	r0, [r3, #0]
 800b13a:	f998 0000 	ldrsb.w	r0, [r8]
 800b13e:	8058      	strh	r0, [r3, #2]
 800b140:	f10e 0001 	add.w	r0, lr, #1
 800b144:	4282      	cmp	r2, r0
 800b146:	dd19      	ble.n	800b17c <st_sssa8_fullW_prefetch+0x1bc>
 800b148:	f991 0001 	ldrsb.w	r0, [r1, #1]
 800b14c:	8098      	strh	r0, [r3, #4]
 800b14e:	f998 0001 	ldrsb.w	r0, [r8, #1]
 800b152:	80d8      	strh	r0, [r3, #6]
 800b154:	f10e 0002 	add.w	r0, lr, #2
 800b158:	4282      	cmp	r2, r0
 800b15a:	dd0f      	ble.n	800b17c <st_sssa8_fullW_prefetch+0x1bc>
 800b15c:	f991 0002 	ldrsb.w	r0, [r1, #2]
 800b160:	8118      	strh	r0, [r3, #8]
 800b162:	f10e 0003 	add.w	r0, lr, #3
 800b166:	f998 4002 	ldrsb.w	r4, [r8, #2]
 800b16a:	4282      	cmp	r2, r0
 800b16c:	815c      	strh	r4, [r3, #10]
 800b16e:	dd05      	ble.n	800b17c <st_sssa8_fullW_prefetch+0x1bc>
 800b170:	f991 0003 	ldrsb.w	r0, [r1, #3]
 800b174:	8198      	strh	r0, [r3, #12]
 800b176:	f998 0003 	ldrsb.w	r0, [r8, #3]
 800b17a:	81d8      	strh	r0, [r3, #14]
 800b17c:	eba2 0e0e 	sub.w	lr, r2, lr
 800b180:	4471      	add	r1, lr
 800b182:	44f0      	add	r8, lr
 800b184:	eb03 038e 	add.w	r3, r3, lr, lsl #2
 800b188:	1888      	adds	r0, r1, r2
 800b18a:	9900      	ldr	r1, [sp, #0]
 800b18c:	4490      	add	r8, r2
 800b18e:	3901      	subs	r1, #1
 800b190:	9100      	str	r1, [sp, #0]
 800b192:	f47f af2b 	bne.w	800afec <st_sssa8_fullW_prefetch+0x2c>
 800b196:	9905      	ldr	r1, [sp, #20]
 800b198:	07c9      	lsls	r1, r1, #31
 800b19a:	d509      	bpl.n	800b1b0 <st_sssa8_fullW_prefetch+0x1f0>
 800b19c:	2a00      	cmp	r2, #0
 800b19e:	dd07      	ble.n	800b1b0 <st_sssa8_fullW_prefetch+0x1f0>
 800b1a0:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800b1a4:	f910 1b01 	ldrsb.w	r1, [r0], #1
 800b1a8:	f823 1b02 	strh.w	r1, [r3], #2
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	d1f9      	bne.n	800b1a4 <st_sssa8_fullW_prefetch+0x1e4>
 800b1b0:	b007      	add	sp, #28
 800b1b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b6:	4631      	mov	r1, r6
 800b1b8:	e7ba      	b.n	800b130 <st_sssa8_fullW_prefetch+0x170>
 800b1ba:	4606      	mov	r6, r0
 800b1bc:	f04f 0e00 	mov.w	lr, #0
 800b1c0:	e782      	b.n	800b0c8 <st_sssa8_fullW_prefetch+0x108>
 800b1c2:	bf00      	nop

0800b1c4 <st_sssa8_nn_mat_mult_nt_t>:
 800b1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1c8:	b0ab      	sub	sp, #172	; 0xac
 800b1ca:	469c      	mov	ip, r3
 800b1cc:	901e      	str	r0, [sp, #120]	; 0x78
 800b1ce:	f9bd 50d4 	ldrsh.w	r5, [sp, #212]	; 0xd4
 800b1d2:	9122      	str	r1, [sp, #136]	; 0x88
 800b1d4:	9229      	str	r2, [sp, #164]	; 0xa4
 800b1d6:	9314      	str	r3, [sp, #80]	; 0x50
 800b1d8:	9508      	str	r5, [sp, #32]
 800b1da:	e9dd 043b 	ldrd	r0, r4, [sp, #236]	; 0xec
 800b1de:	2c00      	cmp	r4, #0
 800b1e0:	bf18      	it	ne
 800b1e2:	4620      	movne	r0, r4
 800b1e4:	903b      	str	r0, [sp, #236]	; 0xec
 800b1e6:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800b1e8:	2801      	cmp	r0, #1
 800b1ea:	f340 84ca 	ble.w	800bb82 <st_sssa8_nn_mat_mult_nt_t+0x9be>
 800b1ee:	9838      	ldr	r0, [sp, #224]	; 0xe0
 800b1f0:	4688      	mov	r8, r1
 800b1f2:	4696      	mov	lr, r2
 800b1f4:	9f38      	ldr	r7, [sp, #224]	; 0xe0
 800b1f6:	f1a0 0310 	sub.w	r3, r0, #16
 800b1fa:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800b1fc:	9c38      	ldr	r4, [sp, #224]	; 0xe0
 800b1fe:	10bf      	asrs	r7, r7, #2
 800b200:	1e82      	subs	r2, r0, #2
 800b202:	0919      	lsrs	r1, r3, #4
 800b204:	f023 000f 	bic.w	r0, r3, #15
 800b208:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800b20a:	0852      	lsrs	r2, r2, #1
 800b20c:	f004 0403 	and.w	r4, r4, #3
 800b210:	105b      	asrs	r3, r3, #1
 800b212:	3101      	adds	r1, #1
 800b214:	1c56      	adds	r6, r2, #1
 800b216:	2201      	movs	r2, #1
 800b218:	931d      	str	r3, [sp, #116]	; 0x74
 800b21a:	1eab      	subs	r3, r5, #2
 800b21c:	9628      	str	r6, [sp, #160]	; 0xa0
 800b21e:	fa02 f503 	lsl.w	r5, r2, r3
 800b222:	9424      	str	r4, [sp, #144]	; 0x90
 800b224:	9723      	str	r7, [sp, #140]	; 0x8c
 800b226:	9515      	str	r5, [sp, #84]	; 0x54
 800b228:	9d37      	ldr	r5, [sp, #220]	; 0xdc
 800b22a:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 800b22e:	4095      	lsls	r5, r2
 800b230:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b232:	f022 0303 	bic.w	r3, r2, #3
 800b236:	4642      	mov	r2, r8
 800b238:	950d      	str	r5, [sp, #52]	; 0x34
 800b23a:	18d3      	adds	r3, r2, r3
 800b23c:	931a      	str	r3, [sp, #104]	; 0x68
 800b23e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b240:	3314      	adds	r3, #20
 800b242:	1818      	adds	r0, r3, r0
 800b244:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b246:	9012      	str	r0, [sp, #72]	; 0x48
 800b248:	f06f 0003 	mvn.w	r0, #3
 800b24c:	1ac0      	subs	r0, r0, r3
 800b24e:	9013      	str	r0, [sp, #76]	; 0x4c
 800b250:	f1a3 000f 	sub.w	r0, r3, #15
 800b254:	900b      	str	r0, [sp, #44]	; 0x2c
 800b256:	9836      	ldr	r0, [sp, #216]	; 0xd8
 800b258:	f000 0001 	and.w	r0, r0, #1
 800b25c:	901f      	str	r0, [sp, #124]	; 0x7c
 800b25e:	0058      	lsls	r0, r3, #1
 800b260:	9019      	str	r0, [sp, #100]	; 0x64
 800b262:	0098      	lsls	r0, r3, #2
 800b264:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b266:	9021      	str	r0, [sp, #132]	; 0x84
 800b268:	eb0c 0046 	add.w	r0, ip, r6, lsl #1
 800b26c:	fb05 f303 	mul.w	r3, r5, r3
 800b270:	901b      	str	r0, [sp, #108]	; 0x6c
 800b272:	0138      	lsls	r0, r7, #4
 800b274:	9320      	str	r3, [sp, #128]	; 0x80
 800b276:	9025      	str	r0, [sp, #148]	; 0x94
 800b278:	1e60      	subs	r0, r4, #1
 800b27a:	9027      	str	r0, [sp, #156]	; 0x9c
 800b27c:	1ea0      	subs	r0, r4, #2
 800b27e:	9026      	str	r0, [sp, #152]	; 0x98
 800b280:	0108      	lsls	r0, r1, #4
 800b282:	0189      	lsls	r1, r1, #6
 800b284:	9011      	str	r0, [sp, #68]	; 0x44
 800b286:	911c      	str	r1, [sp, #112]	; 0x70
 800b288:	f8cd 8060 	str.w	r8, [sp, #96]	; 0x60
 800b28c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b28e:	3b03      	subs	r3, #3
 800b290:	930c      	str	r3, [sp, #48]	; 0x30
 800b292:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800b294:	2b00      	cmp	r3, #0
 800b296:	f000 83c9 	beq.w	800ba2c <st_sssa8_nn_mat_mult_nt_t+0x868>
 800b29a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	f040 8378 	bne.w	800b992 <st_sssa8_nn_mat_mult_nt_t+0x7ce>
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b2a8:	680b      	ldr	r3, [r1, #0]
 800b2aa:	18c3      	adds	r3, r0, r3
 800b2ac:	9309      	str	r3, [sp, #36]	; 0x24
 800b2ae:	684b      	ldr	r3, [r1, #4]
 800b2b0:	18d3      	adds	r3, r2, r3
 800b2b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b2b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	f000 8419 	beq.w	800baee <st_sssa8_nn_mat_mult_nt_t+0x92a>
 800b2bc:	9304      	str	r3, [sp, #16]
 800b2be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b2c0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b2c2:	3304      	adds	r3, #4
 800b2c4:	981c      	ldr	r0, [sp, #112]	; 0x70
 800b2c6:	1c51      	adds	r1, r2, #1
 800b2c8:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 800b2cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800b2ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b2d0:	9103      	str	r1, [sp, #12]
 800b2d2:	3b04      	subs	r3, #4
 800b2d4:	993b      	ldr	r1, [sp, #236]	; 0xec
 800b2d6:	9202      	str	r2, [sp, #8]
 800b2d8:	9310      	str	r3, [sp, #64]	; 0x40
 800b2da:	4401      	add	r1, r0
 800b2dc:	9b08      	ldr	r3, [sp, #32]
 800b2de:	910e      	str	r1, [sp, #56]	; 0x38
 800b2e0:	f1c3 0301 	rsb	r3, r3, #1
 800b2e4:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	f340 8250 	ble.w	800b78e <st_sssa8_nn_mat_mult_nt_t+0x5ca>
 800b2ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b2f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b2f2:	eb0b 0703 	add.w	r7, fp, r3
 800b2f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2f8:	f8cd b014 	str.w	fp, [sp, #20]
 800b2fc:	4604      	mov	r4, r0
 800b2fe:	445b      	add	r3, fp
 800b300:	9e3b      	ldr	r6, [sp, #236]	; 0xec
 800b302:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 800b306:	9301      	str	r3, [sp, #4]
 800b308:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b30a:	4619      	mov	r1, r3
 800b30c:	f85b c007 	ldr.w	ip, [fp, r7]
 800b310:	eb0b 0e07 	add.w	lr, fp, r7
 800b314:	6832      	ldr	r2, [r6, #0]
 800b316:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800b31a:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800b31e:	f8d6 800c 	ldr.w	r8, [r6, #12]
 800b322:	fa2f f58c 	sxtb16	r5, ip
 800b326:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800b32a:	fb25 0002 	smlad	r0, r5, r2, r0
 800b32e:	fb2c 0009 	smlad	r0, ip, r9, r0
 800b332:	fb25 350a 	smlad	r5, r5, sl, r3
 800b336:	fb2c 5508 	smlad	r5, ip, r8, r5
 800b33a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800b33e:	fa2f fc83 	sxtb16	ip, r3
 800b342:	fa2f f393 	sxtb16	r3, r3, ror #8
 800b346:	fb2c 4202 	smlad	r2, ip, r2, r4
 800b34a:	fb2c 110a 	smlad	r1, ip, sl, r1
 800b34e:	fb23 2209 	smlad	r2, r3, r9, r2
 800b352:	f8d6 9010 	ldr.w	r9, [r6, #16]
 800b356:	6974      	ldr	r4, [r6, #20]
 800b358:	fb23 1808 	smlad	r8, r3, r8, r1
 800b35c:	f8de 1004 	ldr.w	r1, [lr, #4]
 800b360:	69b3      	ldr	r3, [r6, #24]
 800b362:	f8d6 a01c 	ldr.w	sl, [r6, #28]
 800b366:	fa2f fc81 	sxtb16	ip, r1
 800b36a:	fa2f f191 	sxtb16	r1, r1, ror #8
 800b36e:	fb2c 0009 	smlad	r0, ip, r9, r0
 800b372:	fb21 0004 	smlad	r0, r1, r4, r0
 800b376:	fb2c 5c03 	smlad	ip, ip, r3, r5
 800b37a:	fb21 cc0a 	smlad	ip, r1, sl, ip
 800b37e:	683d      	ldr	r5, [r7, #0]
 800b380:	fa2f f185 	sxtb16	r1, r5
 800b384:	fa2f f595 	sxtb16	r5, r5, ror #8
 800b388:	fb21 2909 	smlad	r9, r1, r9, r2
 800b38c:	fb21 8803 	smlad	r8, r1, r3, r8
 800b390:	fb25 9904 	smlad	r9, r5, r4, r9
 800b394:	6a34      	ldr	r4, [r6, #32]
 800b396:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b398:	fb25 8a0a 	smlad	sl, r5, sl, r8
 800b39c:	f8de 2008 	ldr.w	r2, [lr, #8]
 800b3a0:	f8d6 8028 	ldr.w	r8, [r6, #40]	; 0x28
 800b3a4:	6af5      	ldr	r5, [r6, #44]	; 0x2c
 800b3a6:	fa2f f182 	sxtb16	r1, r2
 800b3aa:	fa2f f292 	sxtb16	r2, r2, ror #8
 800b3ae:	fb21 0004 	smlad	r0, r1, r4, r0
 800b3b2:	fb22 0003 	smlad	r0, r2, r3, r0
 800b3b6:	fb21 c108 	smlad	r1, r1, r8, ip
 800b3ba:	fb22 1205 	smlad	r2, r2, r5, r1
 800b3be:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800b3c2:	fa2f f18c 	sxtb16	r1, ip
 800b3c6:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800b3ca:	fb21 9404 	smlad	r4, r1, r4, r9
 800b3ce:	fb21 aa08 	smlad	sl, r1, r8, sl
 800b3d2:	fb2c 4903 	smlad	r9, ip, r3, r4
 800b3d6:	f8d6 8030 	ldr.w	r8, [r6, #48]	; 0x30
 800b3da:	6b74      	ldr	r4, [r6, #52]	; 0x34
 800b3dc:	fb2c a505 	smlad	r5, ip, r5, sl
 800b3e0:	f8de 300c 	ldr.w	r3, [lr, #12]
 800b3e4:	3640      	adds	r6, #64	; 0x40
 800b3e6:	f856 ac08 	ldr.w	sl, [r6, #-8]
 800b3ea:	f856 ec04 	ldr.w	lr, [r6, #-4]
 800b3ee:	fa2f f183 	sxtb16	r1, r3
 800b3f2:	fa2f f393 	sxtb16	r3, r3, ror #8
 800b3f6:	fb21 0008 	smlad	r0, r1, r8, r0
 800b3fa:	fb23 0004 	smlad	r0, r3, r4, r0
 800b3fe:	fb21 220a 	smlad	r2, r1, sl, r2
 800b402:	fb23 230e 	smlad	r3, r3, lr, r2
 800b406:	68b9      	ldr	r1, [r7, #8]
 800b408:	fa2f f281 	sxtb16	r2, r1
 800b40c:	fa2f f191 	sxtb16	r1, r1, ror #8
 800b410:	fb22 9908 	smlad	r9, r2, r8, r9
 800b414:	fb22 550a 	smlad	r5, r2, sl, r5
 800b418:	fb21 9404 	smlad	r4, r1, r4, r9
 800b41c:	fb21 510e 	smlad	r1, r1, lr, r5
 800b420:	3710      	adds	r7, #16
 800b422:	9a01      	ldr	r2, [sp, #4]
 800b424:	42ba      	cmp	r2, r7
 800b426:	f47f af71 	bne.w	800b30c <st_sssa8_nn_mat_mult_nt_t+0x148>
 800b42a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b42c:	f8dd b014 	ldr.w	fp, [sp, #20]
 800b430:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800b432:	4692      	mov	sl, r2
 800b434:	4493      	add	fp, r2
 800b436:	9501      	str	r5, [sp, #4]
 800b438:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b43a:	4592      	cmp	sl, r2
 800b43c:	f280 81a5 	bge.w	800b78a <st_sssa8_nn_mat_mult_nt_t+0x5c6>
 800b440:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800b442:	f8cd a01c 	str.w	sl, [sp, #28]
 800b446:	eba5 020a 	sub.w	r2, r5, sl
 800b44a:	46aa      	mov	sl, r5
 800b44c:	0892      	lsrs	r2, r2, #2
 800b44e:	4616      	mov	r6, r2
 800b450:	9206      	str	r2, [sp, #24]
 800b452:	9a01      	ldr	r2, [sp, #4]
 800b454:	3601      	adds	r6, #1
 800b456:	eb0b 0986 	add.w	r9, fp, r6, lsl #2
 800b45a:	9605      	str	r6, [sp, #20]
 800b45c:	f8d2 8000 	ldr.w	r8, [r2]
 800b460:	3210      	adds	r2, #16
 800b462:	f85b 5b04 	ldr.w	r5, [fp], #4
 800b466:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 800b46a:	f852 ec08 	ldr.w	lr, [r2, #-8]
 800b46e:	f852 7c04 	ldr.w	r7, [r2, #-4]
 800b472:	fa2f f685 	sxtb16	r6, r5
 800b476:	fa2f f595 	sxtb16	r5, r5, ror #8
 800b47a:	fb26 0008 	smlad	r0, r6, r8, r0
 800b47e:	fb25 000c 	smlad	r0, r5, ip, r0
 800b482:	fb26 330e 	smlad	r3, r6, lr, r3
 800b486:	fb25 3307 	smlad	r3, r5, r7, r3
 800b48a:	f85b 500a 	ldr.w	r5, [fp, sl]
 800b48e:	fa2f f685 	sxtb16	r6, r5
 800b492:	fa2f f595 	sxtb16	r5, r5, ror #8
 800b496:	fb26 4408 	smlad	r4, r6, r8, r4
 800b49a:	fb26 110e 	smlad	r1, r6, lr, r1
 800b49e:	fb25 440c 	smlad	r4, r5, ip, r4
 800b4a2:	fb25 1107 	smlad	r1, r5, r7, r1
 800b4a6:	45cb      	cmp	fp, r9
 800b4a8:	d1d8      	bne.n	800b45c <st_sssa8_nn_mat_mult_nt_t+0x298>
 800b4aa:	9a01      	ldr	r2, [sp, #4]
 800b4ac:	9d05      	ldr	r5, [sp, #20]
 800b4ae:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800b4b2:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 800b4b6:	9d06      	ldr	r5, [sp, #24]
 800b4b8:	9201      	str	r2, [sp, #4]
 800b4ba:	f10a 0204 	add.w	r2, sl, #4
 800b4be:	eb02 0a85 	add.w	sl, r2, r5, lsl #2
 800b4c2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b4c4:	4552      	cmp	r2, sl
 800b4c6:	dd58      	ble.n	800b57a <st_sssa8_nn_mat_mult_nt_t+0x3b6>
 800b4c8:	9f01      	ldr	r7, [sp, #4]
 800b4ca:	f999 2000 	ldrsb.w	r2, [r9]
 800b4ce:	f9b7 5002 	ldrsh.w	r5, [r7, #2]
 800b4d2:	f9b7 6000 	ldrsh.w	r6, [r7]
 800b4d6:	fb15 3302 	smlabb	r3, r5, r2, r3
 800b4da:	fb16 0002 	smlabb	r0, r6, r2, r0
 800b4de:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b4e0:	f919 2002 	ldrsb.w	r2, [r9, r2]
 800b4e4:	fb15 1102 	smlabb	r1, r5, r2, r1
 800b4e8:	9d38      	ldr	r5, [sp, #224]	; 0xe0
 800b4ea:	fb16 4402 	smlabb	r4, r6, r2, r4
 800b4ee:	f10a 0201 	add.w	r2, sl, #1
 800b4f2:	4295      	cmp	r5, r2
 800b4f4:	dd3d      	ble.n	800b572 <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800b4f6:	eb09 0205 	add.w	r2, r9, r5
 800b4fa:	f9b7 6004 	ldrsh.w	r6, [r7, #4]
 800b4fe:	f9b7 5006 	ldrsh.w	r5, [r7, #6]
 800b502:	f992 2001 	ldrsb.w	r2, [r2, #1]
 800b506:	fb16 4402 	smlabb	r4, r6, r2, r4
 800b50a:	fb15 1102 	smlabb	r1, r5, r2, r1
 800b50e:	f999 2001 	ldrsb.w	r2, [r9, #1]
 800b512:	fb16 0002 	smlabb	r0, r6, r2, r0
 800b516:	9e38      	ldr	r6, [sp, #224]	; 0xe0
 800b518:	fb15 3302 	smlabb	r3, r5, r2, r3
 800b51c:	f10a 0202 	add.w	r2, sl, #2
 800b520:	f109 0502 	add.w	r5, r9, #2
 800b524:	4296      	cmp	r6, r2
 800b526:	dd24      	ble.n	800b572 <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800b528:	57aa      	ldrsb	r2, [r5, r6]
 800b52a:	f9b7 6008 	ldrsh.w	r6, [r7, #8]
 800b52e:	f9b7 500a 	ldrsh.w	r5, [r7, #10]
 800b532:	fb16 4402 	smlabb	r4, r6, r2, r4
 800b536:	fb15 1102 	smlabb	r1, r5, r2, r1
 800b53a:	f999 2002 	ldrsb.w	r2, [r9, #2]
 800b53e:	fb16 0002 	smlabb	r0, r6, r2, r0
 800b542:	9e38      	ldr	r6, [sp, #224]	; 0xe0
 800b544:	fb15 3302 	smlabb	r3, r5, r2, r3
 800b548:	f10a 0203 	add.w	r2, sl, #3
 800b54c:	f109 0503 	add.w	r5, r9, #3
 800b550:	4296      	cmp	r6, r2
 800b552:	dd0e      	ble.n	800b572 <st_sssa8_nn_mat_mult_nt_t+0x3ae>
 800b554:	57ad      	ldrsb	r5, [r5, r6]
 800b556:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b55a:	f9b7 600e 	ldrsh.w	r6, [r7, #14]
 800b55e:	fb12 4405 	smlabb	r4, r2, r5, r4
 800b562:	fb16 1105 	smlabb	r1, r6, r5, r1
 800b566:	f999 5003 	ldrsb.w	r5, [r9, #3]
 800b56a:	fb12 0005 	smlabb	r0, r2, r5, r0
 800b56e:	fb16 3305 	smlabb	r3, r6, r5, r3
 800b572:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b574:	eba2 020a 	sub.w	r2, r2, sl
 800b578:	4491      	add	r9, r2
 800b57a:	9a08      	ldr	r2, [sp, #32]
 800b57c:	2a15      	cmp	r2, #21
 800b57e:	f340 80a8 	ble.w	800b6d2 <st_sssa8_nn_mat_mult_nt_t+0x50e>
 800b582:	3a01      	subs	r2, #1
 800b584:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b586:	9e34      	ldr	r6, [sp, #208]	; 0xd0
 800b588:	fb50 5006 	smmla	r0, r0, r6, r5
 800b58c:	fb54 5406 	smmla	r4, r4, r6, r5
 800b590:	4110      	asrs	r0, r2
 800b592:	fb53 5306 	smmla	r3, r3, r6, r5
 800b596:	fb51 5106 	smmla	r1, r1, r6, r5
 800b59a:	9d3a      	ldr	r5, [sp, #232]	; 0xe8
 800b59c:	4428      	add	r0, r5
 800b59e:	f300 0007 	ssat	r0, #8, r0
 800b5a2:	9d03      	ldr	r5, [sp, #12]
 800b5a4:	4113      	asrs	r3, r2
 800b5a6:	f805 0c01 	strb.w	r0, [r5, #-1]
 800b5aa:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800b5ac:	4403      	add	r3, r0
 800b5ae:	f303 0307 	ssat	r3, #8, r3
 800b5b2:	9802      	ldr	r0, [sp, #8]
 800b5b4:	4114      	asrs	r4, r2
 800b5b6:	7043      	strb	r3, [r0, #1]
 800b5b8:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800b5ba:	18e3      	adds	r3, r4, r3
 800b5bc:	f303 0307 	ssat	r3, #8, r3
 800b5c0:	4111      	asrs	r1, r2
 800b5c2:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800b5c4:	5483      	strb	r3, [r0, r2]
 800b5c6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800b5c8:	4419      	add	r1, r3
 800b5ca:	f301 0207 	ssat	r2, #8, r1
 800b5ce:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b5d0:	54ea      	strb	r2, [r5, r3]
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5d6:	4413      	add	r3, r2
 800b5d8:	9302      	str	r3, [sp, #8]
 800b5da:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b5dc:	eb09 0b03 	add.w	fp, r9, r3
 800b5e0:	9b03      	ldr	r3, [sp, #12]
 800b5e2:	4413      	add	r3, r2
 800b5e4:	9303      	str	r3, [sp, #12]
 800b5e6:	9b04      	ldr	r3, [sp, #16]
 800b5e8:	3b01      	subs	r3, #1
 800b5ea:	9304      	str	r3, [sp, #16]
 800b5ec:	f47f ae7b 	bne.w	800b2e6 <st_sssa8_nn_mat_mult_nt_t+0x122>
 800b5f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5f2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b5f4:	eb03 0a02 	add.w	sl, r3, r2
 800b5f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	f040 80d0 	bne.w	800b7a0 <st_sssa8_nn_mat_mult_nt_t+0x5dc>
 800b600:	e9dd 3218 	ldrd	r3, r2, [sp, #96]	; 0x60
 800b604:	4413      	add	r3, r2
 800b606:	9318      	str	r3, [sp, #96]	; 0x60
 800b608:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b60a:	3302      	adds	r3, #2
 800b60c:	9314      	str	r3, [sp, #80]	; 0x50
 800b60e:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800b610:	b11b      	cbz	r3, 800b61a <st_sssa8_nn_mat_mult_nt_t+0x456>
 800b612:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800b614:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b616:	4413      	add	r3, r2
 800b618:	933b      	str	r3, [sp, #236]	; 0xec
 800b61a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b61c:	3308      	adds	r3, #8
 800b61e:	9316      	str	r3, [sp, #88]	; 0x58
 800b620:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	; 0x64
 800b624:	4413      	add	r3, r2
 800b626:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b628:	931a      	str	r3, [sp, #104]	; 0x68
 800b62a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b62c:	4293      	cmp	r3, r2
 800b62e:	f47f ae30 	bne.w	800b292 <st_sssa8_nn_mat_mult_nt_t+0xce>
 800b632:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b634:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b636:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800b638:	fb01 3302 	mla	r3, r1, r2, r3
 800b63c:	9322      	str	r3, [sp, #136]	; 0x88
 800b63e:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b640:	07db      	lsls	r3, r3, #31
 800b642:	d542      	bpl.n	800b6ca <st_sssa8_nn_mat_mult_nt_t+0x506>
 800b644:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800b646:	2b00      	cmp	r3, #0
 800b648:	dd3f      	ble.n	800b6ca <st_sssa8_nn_mat_mult_nt_t+0x506>
 800b64a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b64c:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
 800b650:	9a08      	ldr	r2, [sp, #32]
 800b652:	2500      	movs	r5, #0
 800b654:	441e      	add	r6, r3
 800b656:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800b658:	1e97      	subs	r7, r2, #2
 800b65a:	f1c2 0e01 	rsb	lr, r2, #1
 800b65e:	eb03 0686 	add.w	r6, r3, r6, lsl #2
 800b662:	2301      	movs	r3, #1
 800b664:	f102 3cff 	add.w	ip, r2, #4294967295
 800b668:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 800b66c:	fa03 f707 	lsl.w	r7, r3, r7
 800b670:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b672:	4693      	mov	fp, r2
 800b674:	f8cd e004 	str.w	lr, [sp, #4]
 800b678:	e9dd a838 	ldrd	sl, r8, [sp, #224]	; 0xe0
 800b67c:	f1ba 0f00 	cmp.w	sl, #0
 800b680:	6832      	ldr	r2, [r6, #0]
 800b682:	dd0d      	ble.n	800b6a0 <st_sssa8_nn_mat_mult_nt_t+0x4dc>
 800b684:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800b686:	eb01 0e0a 	add.w	lr, r1, sl
 800b68a:	1e58      	subs	r0, r3, #1
 800b68c:	f911 3b01 	ldrsb.w	r3, [r1], #1
 800b690:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 800b694:	eba3 0308 	sub.w	r3, r3, r8
 800b698:	4571      	cmp	r1, lr
 800b69a:	fb04 2203 	mla	r2, r4, r3, r2
 800b69e:	d1f5      	bne.n	800b68c <st_sssa8_nn_mat_mult_nt_t+0x4c8>
 800b6a0:	f1bb 0f15 	cmp.w	fp, #21
 800b6a4:	f340 8228 	ble.w	800baf8 <st_sssa8_nn_mat_mult_nt_t+0x934>
 800b6a8:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800b6aa:	fb52 7303 	smmla	r3, r2, r3, r7
 800b6ae:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800b6b0:	fa43 f30c 	asr.w	r3, r3, ip
 800b6b4:	4413      	add	r3, r2
 800b6b6:	f303 0307 	ssat	r3, #8, r3
 800b6ba:	f889 3000 	strb.w	r3, [r9]
 800b6be:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b6c0:	3501      	adds	r5, #1
 800b6c2:	4499      	add	r9, r3
 800b6c4:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800b6c6:	42ab      	cmp	r3, r5
 800b6c8:	d1d8      	bne.n	800b67c <st_sssa8_nn_mat_mult_nt_t+0x4b8>
 800b6ca:	2000      	movs	r0, #0
 800b6cc:	b02b      	add	sp, #172	; 0xac
 800b6ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6d2:	2a00      	cmp	r2, #0
 800b6d4:	dd23      	ble.n	800b71e <st_sssa8_nn_mat_mult_nt_t+0x55a>
 800b6d6:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800b6d8:	0040      	lsls	r0, r0, #1
 800b6da:	9e3a      	ldr	r6, [sp, #232]	; 0xe8
 800b6dc:	0064      	lsls	r4, r4, #1
 800b6de:	fb50 6005 	smmla	r0, r0, r5, r6
 800b6e2:	005b      	lsls	r3, r3, #1
 800b6e4:	4110      	asrs	r0, r2
 800b6e6:	0049      	lsls	r1, r1, #1
 800b6e8:	fb54 6405 	smmla	r4, r4, r5, r6
 800b6ec:	fb53 6305 	smmla	r3, r3, r5, r6
 800b6f0:	fb51 6105 	smmla	r1, r1, r5, r6
 800b6f4:	f300 0007 	ssat	r0, #8, r0
 800b6f8:	9d03      	ldr	r5, [sp, #12]
 800b6fa:	4113      	asrs	r3, r2
 800b6fc:	f805 0c01 	strb.w	r0, [r5, #-1]
 800b700:	f303 0307 	ssat	r3, #8, r3
 800b704:	9802      	ldr	r0, [sp, #8]
 800b706:	4114      	asrs	r4, r2
 800b708:	7043      	strb	r3, [r0, #1]
 800b70a:	f304 0407 	ssat	r4, #8, r4
 800b70e:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b710:	4111      	asrs	r1, r2
 800b712:	54c4      	strb	r4, [r0, r3]
 800b714:	f301 0107 	ssat	r1, #8, r1
 800b718:	54e9      	strb	r1, [r5, r3]
 800b71a:	4603      	mov	r3, r0
 800b71c:	e75a      	b.n	800b5d4 <st_sssa8_nn_mat_mult_nt_t+0x410>
 800b71e:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800b720:	fa00 f205 	lsl.w	r2, r0, r5
 800b724:	f302 021f 	ssat	r2, #32, r2
 800b728:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800b72a:	fb52 f210 	smmulr	r2, r2, r0
 800b72e:	fa04 f005 	lsl.w	r0, r4, r5
 800b732:	f300 001f 	ssat	r0, #32, r0
 800b736:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800b738:	fb50 f014 	smmulr	r0, r0, r4
 800b73c:	462c      	mov	r4, r5
 800b73e:	40ab      	lsls	r3, r5
 800b740:	f303 031f 	ssat	r3, #32, r3
 800b744:	9d34      	ldr	r5, [sp, #208]	; 0xd0
 800b746:	fb53 f315 	smmulr	r3, r3, r5
 800b74a:	40a1      	lsls	r1, r4
 800b74c:	f301 011f 	ssat	r1, #32, r1
 800b750:	fb51 f115 	smmulr	r1, r1, r5
 800b754:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800b756:	4422      	add	r2, r4
 800b758:	f302 0207 	ssat	r2, #8, r2
 800b75c:	9c03      	ldr	r4, [sp, #12]
 800b75e:	f804 2c01 	strb.w	r2, [r4, #-1]
 800b762:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800b764:	4413      	add	r3, r2
 800b766:	f303 0307 	ssat	r3, #8, r3
 800b76a:	9a02      	ldr	r2, [sp, #8]
 800b76c:	7053      	strb	r3, [r2, #1]
 800b76e:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800b770:	4418      	add	r0, r3
 800b772:	f300 0007 	ssat	r0, #8, r0
 800b776:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b778:	54d0      	strb	r0, [r2, r3]
 800b77a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800b77c:	4419      	add	r1, r3
 800b77e:	f301 0107 	ssat	r1, #8, r1
 800b782:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 800b784:	54e1      	strb	r1, [r4, r3]
 800b786:	4613      	mov	r3, r2
 800b788:	e724      	b.n	800b5d4 <st_sssa8_nn_mat_mult_nt_t+0x410>
 800b78a:	46d9      	mov	r9, fp
 800b78c:	e699      	b.n	800b4c2 <st_sssa8_nn_mat_mult_nt_t+0x2fe>
 800b78e:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800b790:	f04f 0a00 	mov.w	sl, #0
 800b794:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b796:	9301      	str	r3, [sp, #4]
 800b798:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b79a:	4604      	mov	r4, r0
 800b79c:	4619      	mov	r1, r3
 800b79e:	e64b      	b.n	800b438 <st_sssa8_nn_mat_mult_nt_t+0x274>
 800b7a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	f340 81e8 	ble.w	800bb78 <st_sssa8_nn_mat_mult_nt_t+0x9b4>
 800b7a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b7aa:	e9dd 5209 	ldrd	r5, r2, [sp, #36]	; 0x24
 800b7ae:	eb0b 0e03 	add.w	lr, fp, r3
 800b7b2:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800b7b4:	f8db 1000 	ldr.w	r1, [fp]
 800b7b8:	fa2f f081 	sxtb16	r0, r1
 800b7bc:	fa2f f191 	sxtb16	r1, r1, ror #8
 800b7c0:	681c      	ldr	r4, [r3, #0]
 800b7c2:	fb20 5404 	smlad	r4, r0, r4, r5
 800b7c6:	685d      	ldr	r5, [r3, #4]
 800b7c8:	fb21 4505 	smlad	r5, r1, r5, r4
 800b7cc:	689c      	ldr	r4, [r3, #8]
 800b7ce:	fb20 2204 	smlad	r2, r0, r4, r2
 800b7d2:	68d8      	ldr	r0, [r3, #12]
 800b7d4:	fb21 2100 	smlad	r1, r1, r0, r2
 800b7d8:	f8db 2004 	ldr.w	r2, [fp, #4]
 800b7dc:	fa2f f082 	sxtb16	r0, r2
 800b7e0:	fa2f f292 	sxtb16	r2, r2, ror #8
 800b7e4:	691c      	ldr	r4, [r3, #16]
 800b7e6:	fb20 5404 	smlad	r4, r0, r4, r5
 800b7ea:	695d      	ldr	r5, [r3, #20]
 800b7ec:	fb22 4505 	smlad	r5, r2, r5, r4
 800b7f0:	699c      	ldr	r4, [r3, #24]
 800b7f2:	fb20 1004 	smlad	r0, r0, r4, r1
 800b7f6:	69d9      	ldr	r1, [r3, #28]
 800b7f8:	fb22 0201 	smlad	r2, r2, r1, r0
 800b7fc:	f8db 1008 	ldr.w	r1, [fp, #8]
 800b800:	fa2f f081 	sxtb16	r0, r1
 800b804:	fa2f f191 	sxtb16	r1, r1, ror #8
 800b808:	6a1c      	ldr	r4, [r3, #32]
 800b80a:	fb20 5404 	smlad	r4, r0, r4, r5
 800b80e:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 800b810:	fb21 4606 	smlad	r6, r1, r6, r4
 800b814:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800b816:	fb20 2004 	smlad	r0, r0, r4, r2
 800b81a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b81c:	fb21 0102 	smlad	r1, r1, r2, r0
 800b820:	f8db 500c 	ldr.w	r5, [fp, #12]
 800b824:	3340      	adds	r3, #64	; 0x40
 800b826:	f853 4c10 	ldr.w	r4, [r3, #-16]
 800b82a:	f10b 0b10 	add.w	fp, fp, #16
 800b82e:	f853 8c0c 	ldr.w	r8, [r3, #-12]
 800b832:	f853 cc08 	ldr.w	ip, [r3, #-8]
 800b836:	f853 7c04 	ldr.w	r7, [r3, #-4]
 800b83a:	fa2f f085 	sxtb16	r0, r5
 800b83e:	fa2f f295 	sxtb16	r2, r5, ror #8
 800b842:	fb20 6404 	smlad	r4, r0, r4, r6
 800b846:	fb22 4508 	smlad	r5, r2, r8, r4
 800b84a:	fb20 110c 	smlad	r1, r0, ip, r1
 800b84e:	fb22 1207 	smlad	r2, r2, r7, r1
 800b852:	45de      	cmp	lr, fp
 800b854:	d1ae      	bne.n	800b7b4 <st_sssa8_nn_mat_mult_nt_t+0x5f0>
 800b856:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800b858:	f8dd e044 	ldr.w	lr, [sp, #68]	; 0x44
 800b85c:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 800b860:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b862:	eb03 0c02 	add.w	ip, r3, r2
 800b866:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b868:	4573      	cmp	r3, lr
 800b86a:	f340 8183 	ble.w	800bb74 <st_sssa8_nn_mat_mult_nt_t+0x9b0>
 800b86e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b870:	f1a3 0904 	sub.w	r9, r3, #4
 800b874:	4663      	mov	r3, ip
 800b876:	eba9 090e 	sub.w	r9, r9, lr
 800b87a:	ea4f 0999 	mov.w	r9, r9, lsr #2
 800b87e:	f109 0801 	add.w	r8, r9, #1
 800b882:	e9dd 4509 	ldrd	r4, r5, [sp, #36]	; 0x24
 800b886:	eb0b 0788 	add.w	r7, fp, r8, lsl #2
 800b88a:	e9cd ae01 	strd	sl, lr, [sp, #4]
 800b88e:	6818      	ldr	r0, [r3, #0]
 800b890:	3310      	adds	r3, #16
 800b892:	f85b 2b04 	ldr.w	r2, [fp], #4
 800b896:	f853 ac0c 	ldr.w	sl, [r3, #-12]
 800b89a:	f853 ec08 	ldr.w	lr, [r3, #-8]
 800b89e:	f853 6c04 	ldr.w	r6, [r3, #-4]
 800b8a2:	fa2f f182 	sxtb16	r1, r2
 800b8a6:	fa2f f292 	sxtb16	r2, r2, ror #8
 800b8aa:	fb21 4400 	smlad	r4, r1, r0, r4
 800b8ae:	fb22 440a 	smlad	r4, r2, sl, r4
 800b8b2:	fb21 550e 	smlad	r5, r1, lr, r5
 800b8b6:	fb22 5506 	smlad	r5, r2, r6, r5
 800b8ba:	45bb      	cmp	fp, r7
 800b8bc:	d1e7      	bne.n	800b88e <st_sssa8_nn_mat_mult_nt_t+0x6ca>
 800b8be:	eb0c 1c08 	add.w	ip, ip, r8, lsl #4
 800b8c2:	e9dd ae01 	ldrd	sl, lr, [sp, #4]
 800b8c6:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 800b8ca:	f10e 0e04 	add.w	lr, lr, #4
 800b8ce:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 800b8d2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b8d4:	4573      	cmp	r3, lr
 800b8d6:	dd40      	ble.n	800b95a <st_sssa8_nn_mat_mult_nt_t+0x796>
 800b8d8:	f997 3000 	ldrsb.w	r3, [r7]
 800b8dc:	f8bc 2000 	ldrh.w	r2, [ip]
 800b8e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b8e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b8e4:	fb12 1103 	smlabb	r1, r2, r3, r1
 800b8e8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b8ec:	fb12 0003 	smlabb	r0, r2, r3, r0
 800b8f0:	f10e 0301 	add.w	r3, lr, #1
 800b8f4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b8f6:	9109      	str	r1, [sp, #36]	; 0x24
 800b8f8:	429a      	cmp	r2, r3
 800b8fa:	900a      	str	r0, [sp, #40]	; 0x28
 800b8fc:	dd2d      	ble.n	800b95a <st_sssa8_nn_mat_mult_nt_t+0x796>
 800b8fe:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800b902:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 800b906:	fb12 1103 	smlabb	r1, r2, r3, r1
 800b90a:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800b90e:	fb12 0003 	smlabb	r0, r2, r3, r0
 800b912:	f10e 0302 	add.w	r3, lr, #2
 800b916:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 800b918:	9109      	str	r1, [sp, #36]	; 0x24
 800b91a:	429a      	cmp	r2, r3
 800b91c:	900a      	str	r0, [sp, #40]	; 0x28
 800b91e:	dd1c      	ble.n	800b95a <st_sssa8_nn_mat_mult_nt_t+0x796>
 800b920:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b924:	f10e 0e03 	add.w	lr, lr, #3
 800b928:	f8bc 2008 	ldrh.w	r2, [ip, #8]
 800b92c:	fb12 1103 	smlabb	r1, r2, r3, r1
 800b930:	f8bc 200a 	ldrh.w	r2, [ip, #10]
 800b934:	fb12 0003 	smlabb	r0, r2, r3, r0
 800b938:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b93a:	9109      	str	r1, [sp, #36]	; 0x24
 800b93c:	4573      	cmp	r3, lr
 800b93e:	900a      	str	r0, [sp, #40]	; 0x28
 800b940:	dd0b      	ble.n	800b95a <st_sssa8_nn_mat_mult_nt_t+0x796>
 800b942:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b946:	f8bc 200c 	ldrh.w	r2, [ip, #12]
 800b94a:	fb12 1203 	smlabb	r2, r2, r3, r1
 800b94e:	9209      	str	r2, [sp, #36]	; 0x24
 800b950:	f8bc 200e 	ldrh.w	r2, [ip, #14]
 800b954:	fb12 0303 	smlabb	r3, r2, r3, r0
 800b958:	930a      	str	r3, [sp, #40]	; 0x28
 800b95a:	9908      	ldr	r1, [sp, #32]
 800b95c:	2915      	cmp	r1, #21
 800b95e:	f340 80af 	ble.w	800bac0 <st_sssa8_nn_mat_mult_nt_t+0x8fc>
 800b962:	3901      	subs	r1, #1
 800b964:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800b966:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b968:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b96a:	9c34      	ldr	r4, [sp, #208]	; 0xd0
 800b96c:	fb52 3200 	smmla	r2, r2, r0, r3
 800b970:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b972:	410a      	asrs	r2, r1
 800b974:	fb50 3304 	smmla	r3, r0, r4, r3
 800b978:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800b97a:	4402      	add	r2, r0
 800b97c:	f302 0207 	ssat	r2, #8, r2
 800b980:	410b      	asrs	r3, r1
 800b982:	f88a 2000 	strb.w	r2, [sl]
 800b986:	4403      	add	r3, r0
 800b988:	f303 0307 	ssat	r3, #8, r3
 800b98c:	f88a 3001 	strb.w	r3, [sl, #1]
 800b990:	e636      	b.n	800b600 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800b992:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b994:	2900      	cmp	r1, #0
 800b996:	f000 80e9 	beq.w	800bb6c <st_sssa8_nn_mat_mult_nt_t+0x9a8>
 800b99a:	2300      	movs	r3, #0
 800b99c:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3210      	adds	r2, #16
 800b9a2:	f932 4c10 	ldrsh.w	r4, [r2, #-16]
 800b9a6:	3901      	subs	r1, #1
 800b9a8:	f102 0210 	add.w	r2, r2, #16
 800b9ac:	eba0 0004 	sub.w	r0, r0, r4
 800b9b0:	f932 4c18 	ldrsh.w	r4, [r2, #-24]
 800b9b4:	eba3 0304 	sub.w	r3, r3, r4
 800b9b8:	f932 4c1e 	ldrsh.w	r4, [r2, #-30]
 800b9bc:	eba0 0004 	sub.w	r0, r0, r4
 800b9c0:	f932 4c16 	ldrsh.w	r4, [r2, #-22]
 800b9c4:	eba3 0304 	sub.w	r3, r3, r4
 800b9c8:	f932 4c1c 	ldrsh.w	r4, [r2, #-28]
 800b9cc:	eba0 0004 	sub.w	r0, r0, r4
 800b9d0:	f932 4c14 	ldrsh.w	r4, [r2, #-20]
 800b9d4:	eba3 0304 	sub.w	r3, r3, r4
 800b9d8:	f932 4c1a 	ldrsh.w	r4, [r2, #-26]
 800b9dc:	eba0 0004 	sub.w	r0, r0, r4
 800b9e0:	f932 4c12 	ldrsh.w	r4, [r2, #-18]
 800b9e4:	eba3 0304 	sub.w	r3, r3, r4
 800b9e8:	d1db      	bne.n	800b9a2 <st_sssa8_nn_mat_mult_nt_t+0x7de>
 800b9ea:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800b9ec:	9925      	ldr	r1, [sp, #148]	; 0x94
 800b9ee:	440a      	add	r2, r1
 800b9f0:	9924      	ldr	r1, [sp, #144]	; 0x90
 800b9f2:	b1a9      	cbz	r1, 800ba20 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800b9f4:	f9b2 1000 	ldrsh.w	r1, [r2]
 800b9f8:	1a40      	subs	r0, r0, r1
 800b9fa:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800b9fe:	1a5b      	subs	r3, r3, r1
 800ba00:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ba02:	b169      	cbz	r1, 800ba20 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800ba04:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 800ba08:	1a40      	subs	r0, r0, r1
 800ba0a:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 800ba0e:	1a5b      	subs	r3, r3, r1
 800ba10:	9926      	ldr	r1, [sp, #152]	; 0x98
 800ba12:	b129      	cbz	r1, 800ba20 <st_sssa8_nn_mat_mult_nt_t+0x85c>
 800ba14:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 800ba18:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800ba1c:	1a40      	subs	r0, r0, r1
 800ba1e:	1a9b      	subs	r3, r3, r2
 800ba20:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800ba22:	fb02 f000 	mul.w	r0, r2, r0
 800ba26:	fb03 f202 	mul.w	r2, r3, r2
 800ba2a:	e43c      	b.n	800b2a6 <st_sssa8_nn_mat_mult_nt_t+0xe2>
 800ba2c:	9d18      	ldr	r5, [sp, #96]	; 0x60
 800ba2e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800ba30:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800ba32:	18ec      	adds	r4, r5, r3
 800ba34:	2800      	cmp	r0, #0
 800ba36:	f000 80a6 	beq.w	800bb86 <st_sssa8_nn_mat_mult_nt_t+0x9c2>
 800ba3a:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800ba3c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ba40:	3210      	adds	r2, #16
 800ba42:	f854 1b04 	ldr.w	r1, [r4], #4
 800ba46:	3801      	subs	r0, #1
 800ba48:	fa2f f683 	sxtb16	r6, r3
 800ba4c:	ea4f 2333 	mov.w	r3, r3, ror #8
 800ba50:	f842 6c10 	str.w	r6, [r2, #-16]
 800ba54:	fa2f f383 	sxtb16	r3, r3
 800ba58:	f842 3c0c 	str.w	r3, [r2, #-12]
 800ba5c:	ea4f 2331 	mov.w	r3, r1, ror #8
 800ba60:	fa2f f181 	sxtb16	r1, r1
 800ba64:	fa2f f383 	sxtb16	r3, r3
 800ba68:	f842 1c08 	str.w	r1, [r2, #-8]
 800ba6c:	f842 3c04 	str.w	r3, [r2, #-4]
 800ba70:	d1e4      	bne.n	800ba3c <st_sssa8_nn_mat_mult_nt_t+0x878>
 800ba72:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800ba74:	981a      	ldr	r0, [sp, #104]	; 0x68
 800ba76:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800ba78:	9938      	ldr	r1, [sp, #224]	; 0xe0
 800ba7a:	4413      	add	r3, r2
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	180c      	adds	r4, r1, r0
 800ba80:	9924      	ldr	r1, [sp, #144]	; 0x90
 800ba82:	2900      	cmp	r1, #0
 800ba84:	f43f ac09 	beq.w	800b29a <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800ba88:	f992 1000 	ldrsb.w	r1, [r2]
 800ba8c:	8019      	strh	r1, [r3, #0]
 800ba8e:	f994 1000 	ldrsb.w	r1, [r4]
 800ba92:	8059      	strh	r1, [r3, #2]
 800ba94:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ba96:	2900      	cmp	r1, #0
 800ba98:	f43f abff 	beq.w	800b29a <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800ba9c:	f992 1001 	ldrsb.w	r1, [r2, #1]
 800baa0:	8099      	strh	r1, [r3, #4]
 800baa2:	f994 1001 	ldrsb.w	r1, [r4, #1]
 800baa6:	80d9      	strh	r1, [r3, #6]
 800baa8:	9926      	ldr	r1, [sp, #152]	; 0x98
 800baaa:	2900      	cmp	r1, #0
 800baac:	f43f abf5 	beq.w	800b29a <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800bab0:	f992 2002 	ldrsb.w	r2, [r2, #2]
 800bab4:	811a      	strh	r2, [r3, #8]
 800bab6:	f994 2002 	ldrsb.w	r2, [r4, #2]
 800baba:	815a      	strh	r2, [r3, #10]
 800babc:	f7ff bbed 	b.w	800b29a <st_sssa8_nn_mat_mult_nt_t+0xd6>
 800bac0:	2900      	cmp	r1, #0
 800bac2:	dd37      	ble.n	800bb34 <st_sssa8_nn_mat_mult_nt_t+0x970>
 800bac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bac8:	9834      	ldr	r0, [sp, #208]	; 0xd0
 800baca:	005b      	lsls	r3, r3, #1
 800bacc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800bace:	0052      	lsls	r2, r2, #1
 800bad0:	fb53 4300 	smmla	r3, r3, r0, r4
 800bad4:	fb52 4200 	smmla	r2, r2, r0, r4
 800bad8:	410b      	asrs	r3, r1
 800bada:	f303 0307 	ssat	r3, #8, r3
 800bade:	410a      	asrs	r2, r1
 800bae0:	f88a 3000 	strb.w	r3, [sl]
 800bae4:	f302 0307 	ssat	r3, #8, r2
 800bae8:	f88a 3001 	strb.w	r3, [sl, #1]
 800baec:	e588      	b.n	800b600 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800baee:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 800baf2:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
 800baf6:	e57f      	b.n	800b5f8 <st_sssa8_nn_mat_mult_nt_t+0x434>
 800baf8:	f1bb 0f00 	cmp.w	fp, #0
 800bafc:	dd0b      	ble.n	800bb16 <st_sssa8_nn_mat_mult_nt_t+0x952>
 800bafe:	0053      	lsls	r3, r2, #1
 800bb00:	983a      	ldr	r0, [sp, #232]	; 0xe8
 800bb02:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800bb04:	fb53 0302 	smmla	r3, r3, r2, r0
 800bb08:	fa43 f30b 	asr.w	r3, r3, fp
 800bb0c:	f303 0307 	ssat	r3, #8, r3
 800bb10:	f889 3000 	strb.w	r3, [r9]
 800bb14:	e5d3      	b.n	800b6be <st_sssa8_nn_mat_mult_nt_t+0x4fa>
 800bb16:	9b01      	ldr	r3, [sp, #4]
 800bb18:	fa02 f303 	lsl.w	r3, r2, r3
 800bb1c:	f303 031f 	ssat	r3, #32, r3
 800bb20:	9a34      	ldr	r2, [sp, #208]	; 0xd0
 800bb22:	fb53 f312 	smmulr	r3, r3, r2
 800bb26:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800bb28:	4413      	add	r3, r2
 800bb2a:	f303 0307 	ssat	r3, #8, r3
 800bb2e:	f889 3000 	strb.w	r3, [r9]
 800bb32:	e5c4      	b.n	800b6be <st_sssa8_nn_mat_mult_nt_t+0x4fa>
 800bb34:	f1c1 0301 	rsb	r3, r1, #1
 800bb38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb3a:	409a      	lsls	r2, r3
 800bb3c:	f302 021f 	ssat	r2, #32, r2
 800bb40:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800bb42:	fb52 f211 	smmulr	r2, r2, r1
 800bb46:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bb48:	4099      	lsls	r1, r3
 800bb4a:	f301 031f 	ssat	r3, #32, r1
 800bb4e:	9934      	ldr	r1, [sp, #208]	; 0xd0
 800bb50:	fb53 f311 	smmulr	r3, r3, r1
 800bb54:	993a      	ldr	r1, [sp, #232]	; 0xe8
 800bb56:	440a      	add	r2, r1
 800bb58:	f302 0207 	ssat	r2, #8, r2
 800bb5c:	440b      	add	r3, r1
 800bb5e:	f88a 2000 	strb.w	r2, [sl]
 800bb62:	f303 0307 	ssat	r3, #8, r3
 800bb66:	f88a 3001 	strb.w	r3, [sl, #1]
 800bb6a:	e549      	b.n	800b600 <st_sssa8_nn_mat_mult_nt_t+0x43c>
 800bb6c:	4608      	mov	r0, r1
 800bb6e:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800bb70:	460b      	mov	r3, r1
 800bb72:	e73d      	b.n	800b9f0 <st_sssa8_nn_mat_mult_nt_t+0x82c>
 800bb74:	465f      	mov	r7, fp
 800bb76:	e6ac      	b.n	800b8d2 <st_sssa8_nn_mat_mult_nt_t+0x70e>
 800bb78:	f8dd c0ec 	ldr.w	ip, [sp, #236]	; 0xec
 800bb7c:	f04f 0e00 	mov.w	lr, #0
 800bb80:	e671      	b.n	800b866 <st_sssa8_nn_mat_mult_nt_t+0x6a2>
 800bb82:	931b      	str	r3, [sp, #108]	; 0x6c
 800bb84:	e55b      	b.n	800b63e <st_sssa8_nn_mat_mult_nt_t+0x47a>
 800bb86:	462a      	mov	r2, r5
 800bb88:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 800bb8a:	e779      	b.n	800ba80 <st_sssa8_nn_mat_mult_nt_t+0x8bc>

0800bb8c <st_int8_reordered_no_shift_zero>:
 800bb8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb8e:	0897      	lsrs	r7, r2, #2
 800bb90:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 800bb94:	d02f      	beq.n	800bbf6 <st_int8_reordered_no_shift_zero+0x6a>
 800bb96:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 800bb9a:	460c      	mov	r4, r1
 800bb9c:	f850 cb04 	ldr.w	ip, [r0], #4
 800bba0:	ea4f 2e3c 	mov.w	lr, ip, ror #8
 800bba4:	fa2f fe8e 	sxtb16	lr, lr
 800bba8:	fade fe03 	ssub16	lr, lr, r3
 800bbac:	fa2f fc8c 	sxtb16	ip, ip
 800bbb0:	fadc fc03 	ssub16	ip, ip, r3
 800bbb4:	42a8      	cmp	r0, r5
 800bbb6:	f8c4 c000 	str.w	ip, [r4]
 800bbba:	f8c4 e004 	str.w	lr, [r4, #4]
 800bbbe:	f104 0408 	add.w	r4, r4, #8
 800bbc2:	d1eb      	bne.n	800bb9c <st_int8_reordered_no_shift_zero+0x10>
 800bbc4:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800bbc8:	f012 0203 	ands.w	r2, r2, #3
 800bbcc:	d012      	beq.n	800bbf4 <st_int8_reordered_no_shift_zero+0x68>
 800bbce:	f995 0000 	ldrsb.w	r0, [r5]
 800bbd2:	b273      	sxtb	r3, r6
 800bbd4:	3a01      	subs	r2, #1
 800bbd6:	eba0 0003 	sub.w	r0, r0, r3
 800bbda:	8008      	strh	r0, [r1, #0]
 800bbdc:	d00a      	beq.n	800bbf4 <st_int8_reordered_no_shift_zero+0x68>
 800bbde:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800bbe2:	2a01      	cmp	r2, #1
 800bbe4:	eba0 0003 	sub.w	r0, r0, r3
 800bbe8:	8048      	strh	r0, [r1, #2]
 800bbea:	d003      	beq.n	800bbf4 <st_int8_reordered_no_shift_zero+0x68>
 800bbec:	f995 2002 	ldrsb.w	r2, [r5, #2]
 800bbf0:	1ad3      	subs	r3, r2, r3
 800bbf2:	808b      	strh	r3, [r1, #4]
 800bbf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbf6:	4605      	mov	r5, r0
 800bbf8:	e7e6      	b.n	800bbc8 <st_int8_reordered_no_shift_zero+0x3c>
 800bbfa:	bf00      	nop

0800bbfc <st_sssa8_nn_mat_mult_kernel_opt>:
 800bbfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc00:	b09b      	sub	sp, #108	; 0x6c
 800bc02:	4683      	mov	fp, r0
 800bc04:	f8bd 6090 	ldrh.w	r6, [sp, #144]	; 0x90
 800bc08:	9f29      	ldr	r7, [sp, #164]	; 0xa4
 800bc0a:	f8bd 4094 	ldrh.w	r4, [sp, #148]	; 0x94
 800bc0e:	0870      	lsrs	r0, r6, #1
 800bc10:	f9bd 5098 	ldrsh.w	r5, [sp, #152]	; 0x98
 800bc14:	441f      	add	r7, r3
 800bc16:	9318      	str	r3, [sp, #96]	; 0x60
 800bc18:	9616      	str	r6, [sp, #88]	; 0x58
 800bc1a:	9109      	str	r1, [sp, #36]	; 0x24
 800bc1c:	9215      	str	r2, [sp, #84]	; 0x54
 800bc1e:	9404      	str	r4, [sp, #16]
 800bc20:	9508      	str	r5, [sp, #32]
 800bc22:	9714      	str	r7, [sp, #80]	; 0x50
 800bc24:	9019      	str	r0, [sp, #100]	; 0x64
 800bc26:	f000 81a5 	beq.w	800bf74 <st_sssa8_nn_mat_mult_kernel_opt+0x378>
 800bc2a:	460e      	mov	r6, r1
 800bc2c:	eb01 0144 	add.w	r1, r1, r4, lsl #1
 800bc30:	4694      	mov	ip, r2
 800bc32:	1e42      	subs	r2, r0, #1
 800bc34:	910a      	str	r1, [sp, #40]	; 0x28
 800bc36:	2001      	movs	r0, #1
 800bc38:	1ea9      	subs	r1, r5, #2
 800bc3a:	f1a4 0310 	sub.w	r3, r4, #16
 800bc3e:	b292      	uxth	r2, r2
 800bc40:	46d9      	mov	r9, fp
 800bc42:	4088      	lsls	r0, r1
 800bc44:	091b      	lsrs	r3, r3, #4
 800bc46:	f10c 0110 	add.w	r1, ip, #16
 800bc4a:	9012      	str	r0, [sp, #72]	; 0x48
 800bc4c:	4660      	mov	r0, ip
 800bc4e:	3301      	adds	r3, #1
 800bc50:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800bc54:	3008      	adds	r0, #8
 800bc56:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bc58:	920c      	str	r2, [sp, #48]	; 0x30
 800bc5a:	4622      	mov	r2, r4
 800bc5c:	9001      	str	r0, [sp, #4]
 800bc5e:	3c03      	subs	r4, #3
 800bc60:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800bc62:	940b      	str	r4, [sp, #44]	; 0x2c
 800bc64:	3002      	adds	r0, #2
 800bc66:	9003      	str	r0, [sp, #12]
 800bc68:	1cb8      	adds	r0, r7, #2
 800bc6a:	9002      	str	r0, [sp, #8]
 800bc6c:	eb06 1043 	add.w	r0, r6, r3, lsl #5
 800bc70:	9010      	str	r0, [sp, #64]	; 0x40
 800bc72:	0198      	lsls	r0, r3, #6
 800bc74:	900d      	str	r0, [sp, #52]	; 0x34
 800bc76:	0118      	lsls	r0, r3, #4
 800bc78:	eb01 1343 	add.w	r3, r1, r3, lsl #5
 800bc7c:	900f      	str	r0, [sp, #60]	; 0x3c
 800bc7e:	930e      	str	r3, [sp, #56]	; 0x38
 800bc80:	1f13      	subs	r3, r2, #4
 800bc82:	9311      	str	r3, [sp, #68]	; 0x44
 800bc84:	f1c5 0301 	rsb	r3, r5, #1
 800bc88:	9317      	str	r3, [sp, #92]	; 0x5c
 800bc8a:	1e6b      	subs	r3, r5, #1
 800bc8c:	9313      	str	r3, [sp, #76]	; 0x4c
 800bc8e:	9904      	ldr	r1, [sp, #16]
 800bc90:	9a01      	ldr	r2, [sp, #4]
 800bc92:	290f      	cmp	r1, #15
 800bc94:	e952 3202 	ldrd	r3, r2, [r2, #-8]
 800bc98:	f340 823e 	ble.w	800c118 <st_sssa8_nn_mat_mult_kernel_opt+0x51c>
 800bc9c:	464d      	mov	r5, r9
 800bc9e:	4611      	mov	r1, r2
 800bca0:	4618      	mov	r0, r3
 800bca2:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800bca4:	e9dd 4709 	ldrd	r4, r7, [sp, #36]	; 0x24
 800bca8:	f8d4 e000 	ldr.w	lr, [r4]
 800bcac:	f8d7 a000 	ldr.w	sl, [r7]
 800bcb0:	f8d5 c000 	ldr.w	ip, [r5]
 800bcb4:	f8d5 8004 	ldr.w	r8, [r5, #4]
 800bcb8:	fb2c 330e 	smlad	r3, ip, lr, r3
 800bcbc:	fb2c 000a 	smlad	r0, ip, sl, r0
 800bcc0:	fb28 2e0e 	smlad	lr, r8, lr, r2
 800bcc4:	fb28 110a 	smlad	r1, r8, sl, r1
 800bcc8:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800bccc:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800bcd0:	68aa      	ldr	r2, [r5, #8]
 800bcd2:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 800bcd6:	fb22 330c 	smlad	r3, r2, ip, r3
 800bcda:	fb22 0008 	smlad	r0, r2, r8, r0
 800bcde:	fb2b ee0c 	smlad	lr, fp, ip, lr
 800bce2:	fb2b 1808 	smlad	r8, fp, r8, r1
 800bce6:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800bcea:	f8d7 b008 	ldr.w	fp, [r7, #8]
 800bcee:	692a      	ldr	r2, [r5, #16]
 800bcf0:	f8d5 a014 	ldr.w	sl, [r5, #20]
 800bcf4:	fb22 330c 	smlad	r3, r2, ip, r3
 800bcf8:	fb22 000b 	smlad	r0, r2, fp, r0
 800bcfc:	fb2a ee0c 	smlad	lr, sl, ip, lr
 800bd00:	fb2a 8b0b 	smlad	fp, sl, fp, r8
 800bd04:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800bd08:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800bd0c:	f8d5 8018 	ldr.w	r8, [r5, #24]
 800bd10:	69e9      	ldr	r1, [r5, #28]
 800bd12:	fb28 330c 	smlad	r3, r8, ip, r3
 800bd16:	fb28 000a 	smlad	r0, r8, sl, r0
 800bd1a:	fb21 ec0c 	smlad	ip, r1, ip, lr
 800bd1e:	fb21 ba0a 	smlad	sl, r1, sl, fp
 800bd22:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800bd26:	6939      	ldr	r1, [r7, #16]
 800bd28:	f8d5 8020 	ldr.w	r8, [r5, #32]
 800bd2c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800bd2e:	fb28 330e 	smlad	r3, r8, lr, r3
 800bd32:	fb28 0001 	smlad	r0, r8, r1, r0
 800bd36:	fb22 cc0e 	smlad	ip, r2, lr, ip
 800bd3a:	fb22 a101 	smlad	r1, r2, r1, sl
 800bd3e:	f8d4 e014 	ldr.w	lr, [r4, #20]
 800bd42:	f8d7 a014 	ldr.w	sl, [r7, #20]
 800bd46:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
 800bd4a:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800bd4c:	fb28 330e 	smlad	r3, r8, lr, r3
 800bd50:	fb28 000a 	smlad	r0, r8, sl, r0
 800bd54:	fb22 cc0e 	smlad	ip, r2, lr, ip
 800bd58:	fb22 120a 	smlad	r2, r2, sl, r1
 800bd5c:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800bd60:	f8d7 b018 	ldr.w	fp, [r7, #24]
 800bd64:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 800bd68:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800bd6a:	fb28 330e 	smlad	r3, r8, lr, r3
 800bd6e:	fb28 080b 	smlad	r8, r8, fp, r0
 800bd72:	fb21 ce0e 	smlad	lr, r1, lr, ip
 800bd76:	fb21 210b 	smlad	r1, r1, fp, r2
 800bd7a:	69e2      	ldr	r2, [r4, #28]
 800bd7c:	3720      	adds	r7, #32
 800bd7e:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 800bd80:	3420      	adds	r4, #32
 800bd82:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
 800bd86:	3540      	adds	r5, #64	; 0x40
 800bd88:	f857 bc04 	ldr.w	fp, [r7, #-4]
 800bd8c:	fb20 3302 	smlad	r3, r0, r2, r3
 800bd90:	fb20 800b 	smlad	r0, r0, fp, r8
 800bd94:	fb2c e202 	smlad	r2, ip, r2, lr
 800bd98:	fb2c 110b 	smlad	r1, ip, fp, r1
 800bd9c:	42a6      	cmp	r6, r4
 800bd9e:	d183      	bne.n	800bca8 <st_sssa8_nn_mat_mult_kernel_opt+0xac>
 800bda0:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800bda2:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800bda6:	44a9      	add	r9, r5
 800bda8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800bdaa:	9500      	str	r5, [sp, #0]
 800bdac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bdae:	45ab      	cmp	fp, r5
 800bdb0:	f280 81bd 	bge.w	800c12e <st_sssa8_nn_mat_mult_kernel_opt+0x532>
 800bdb4:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800bdb6:	f8dd c000 	ldr.w	ip, [sp]
 800bdba:	eba5 050b 	sub.w	r5, r5, fp
 800bdbe:	08ad      	lsrs	r5, r5, #2
 800bdc0:	462e      	mov	r6, r5
 800bdc2:	9507      	str	r5, [sp, #28]
 800bdc4:	464d      	mov	r5, r9
 800bdc6:	3601      	adds	r6, #1
 800bdc8:	00f7      	lsls	r7, r6, #3
 800bdca:	9606      	str	r6, [sp, #24]
 800bdcc:	eb04 08c6 	add.w	r8, r4, r6, lsl #3
 800bdd0:	9705      	str	r7, [sp, #20]
 800bdd2:	f8d4 e000 	ldr.w	lr, [r4]
 800bdd6:	f8dc 7000 	ldr.w	r7, [ip]
 800bdda:	f8d5 a000 	ldr.w	sl, [r5]
 800bdde:	686e      	ldr	r6, [r5, #4]
 800bde0:	fb2a 330e 	smlad	r3, sl, lr, r3
 800bde4:	fb2a 0007 	smlad	r0, sl, r7, r0
 800bde8:	fb26 220e 	smlad	r2, r6, lr, r2
 800bdec:	fb26 1107 	smlad	r1, r6, r7, r1
 800bdf0:	6867      	ldr	r7, [r4, #4]
 800bdf2:	f10c 0c08 	add.w	ip, ip, #8
 800bdf6:	68ae      	ldr	r6, [r5, #8]
 800bdf8:	3408      	adds	r4, #8
 800bdfa:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 800bdfe:	3510      	adds	r5, #16
 800be00:	f85c ac04 	ldr.w	sl, [ip, #-4]
 800be04:	fb26 3307 	smlad	r3, r6, r7, r3
 800be08:	fb26 000a 	smlad	r0, r6, sl, r0
 800be0c:	fb2e 2207 	smlad	r2, lr, r7, r2
 800be10:	fb2e 110a 	smlad	r1, lr, sl, r1
 800be14:	4544      	cmp	r4, r8
 800be16:	d1dc      	bne.n	800bdd2 <st_sssa8_nn_mat_mult_kernel_opt+0x1d6>
 800be18:	9c06      	ldr	r4, [sp, #24]
 800be1a:	f10b 0b04 	add.w	fp, fp, #4
 800be1e:	9d05      	ldr	r5, [sp, #20]
 800be20:	eb09 1904 	add.w	r9, r9, r4, lsl #4
 800be24:	9c00      	ldr	r4, [sp, #0]
 800be26:	442c      	add	r4, r5
 800be28:	9400      	str	r4, [sp, #0]
 800be2a:	9c07      	ldr	r4, [sp, #28]
 800be2c:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 800be30:	9f04      	ldr	r7, [sp, #16]
 800be32:	455f      	cmp	r7, fp
 800be34:	dd54      	ble.n	800bee0 <st_sssa8_nn_mat_mult_kernel_opt+0x2e4>
 800be36:	f9b8 5000 	ldrsh.w	r5, [r8]
 800be3a:	f9b9 4002 	ldrsh.w	r4, [r9, #2]
 800be3e:	f9b9 6000 	ldrsh.w	r6, [r9]
 800be42:	fb05 2204 	mla	r2, r5, r4, r2
 800be46:	fb06 3305 	mla	r3, r6, r5, r3
 800be4a:	9d00      	ldr	r5, [sp, #0]
 800be4c:	f9b5 5000 	ldrsh.w	r5, [r5]
 800be50:	fb05 1104 	mla	r1, r5, r4, r1
 800be54:	f10b 0401 	add.w	r4, fp, #1
 800be58:	fb06 0005 	mla	r0, r6, r5, r0
 800be5c:	42a7      	cmp	r7, r4
 800be5e:	dd3a      	ble.n	800bed6 <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800be60:	f9b8 5002 	ldrsh.w	r5, [r8, #2]
 800be64:	f9b9 4006 	ldrsh.w	r4, [r9, #6]
 800be68:	f9b9 6004 	ldrsh.w	r6, [r9, #4]
 800be6c:	fb05 2204 	mla	r2, r5, r4, r2
 800be70:	fb06 3305 	mla	r3, r6, r5, r3
 800be74:	9d00      	ldr	r5, [sp, #0]
 800be76:	f9b5 5002 	ldrsh.w	r5, [r5, #2]
 800be7a:	fb05 1104 	mla	r1, r5, r4, r1
 800be7e:	f10b 0402 	add.w	r4, fp, #2
 800be82:	fb06 0005 	mla	r0, r6, r5, r0
 800be86:	42a7      	cmp	r7, r4
 800be88:	dd25      	ble.n	800bed6 <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800be8a:	f9b8 5004 	ldrsh.w	r5, [r8, #4]
 800be8e:	f9b9 400a 	ldrsh.w	r4, [r9, #10]
 800be92:	f9b9 6008 	ldrsh.w	r6, [r9, #8]
 800be96:	fb05 2204 	mla	r2, r5, r4, r2
 800be9a:	fb06 3305 	mla	r3, r6, r5, r3
 800be9e:	9d00      	ldr	r5, [sp, #0]
 800bea0:	f9b5 5004 	ldrsh.w	r5, [r5, #4]
 800bea4:	fb05 1104 	mla	r1, r5, r4, r1
 800bea8:	f10b 0403 	add.w	r4, fp, #3
 800beac:	fb06 0005 	mla	r0, r6, r5, r0
 800beb0:	42a7      	cmp	r7, r4
 800beb2:	dd10      	ble.n	800bed6 <st_sssa8_nn_mat_mult_kernel_opt+0x2da>
 800beb4:	9c00      	ldr	r4, [sp, #0]
 800beb6:	f9b8 5006 	ldrsh.w	r5, [r8, #6]
 800beba:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 800bebe:	f9b9 400c 	ldrsh.w	r4, [r9, #12]
 800bec2:	fb04 3305 	mla	r3, r4, r5, r3
 800bec6:	fb04 0006 	mla	r0, r4, r6, r0
 800beca:	f9b9 400e 	ldrsh.w	r4, [r9, #14]
 800bece:	fb05 2204 	mla	r2, r5, r4, r2
 800bed2:	fb06 1104 	mla	r1, r6, r4, r1
 800bed6:	9c04      	ldr	r4, [sp, #16]
 800bed8:	eba4 0b0b 	sub.w	fp, r4, fp
 800bedc:	eb09 098b 	add.w	r9, r9, fp, lsl #2
 800bee0:	9c08      	ldr	r4, [sp, #32]
 800bee2:	2c15      	cmp	r4, #21
 800bee4:	f340 80bf 	ble.w	800c066 <st_sssa8_nn_mat_mult_kernel_opt+0x46a>
 800bee8:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800beea:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800beec:	fb53 4305 	smmla	r3, r3, r5, r4
 800bef0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800bef2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800bef4:	412b      	asrs	r3, r5
 800bef6:	fb50 4006 	smmla	r0, r0, r6, r4
 800befa:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800befc:	4433      	add	r3, r6
 800befe:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 800bf00:	fb52 4206 	smmla	r2, r2, r6, r4
 800bf04:	fb51 4106 	smmla	r1, r1, r6, r4
 800bf08:	f303 0307 	ssat	r3, #8, r3
 800bf0c:	9c03      	ldr	r4, [sp, #12]
 800bf0e:	412a      	asrs	r2, r5
 800bf10:	f804 3c02 	strb.w	r3, [r4, #-2]
 800bf14:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf16:	18d3      	adds	r3, r2, r3
 800bf18:	f303 0307 	ssat	r3, #8, r3
 800bf1c:	4128      	asrs	r0, r5
 800bf1e:	f804 3c01 	strb.w	r3, [r4, #-1]
 800bf22:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf24:	18c3      	adds	r3, r0, r3
 800bf26:	f303 0307 	ssat	r3, #8, r3
 800bf2a:	9a02      	ldr	r2, [sp, #8]
 800bf2c:	4129      	asrs	r1, r5
 800bf2e:	f802 3c02 	strb.w	r3, [r2, #-2]
 800bf32:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800bf34:	18cb      	adds	r3, r1, r3
 800bf36:	f303 0307 	ssat	r3, #8, r3
 800bf3a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf3e:	4622      	mov	r2, r4
 800bf40:	3202      	adds	r2, #2
 800bf42:	9b01      	ldr	r3, [sp, #4]
 800bf44:	9203      	str	r2, [sp, #12]
 800bf46:	3308      	adds	r3, #8
 800bf48:	9a02      	ldr	r2, [sp, #8]
 800bf4a:	9301      	str	r3, [sp, #4]
 800bf4c:	3202      	adds	r2, #2
 800bf4e:	9202      	str	r2, [sp, #8]
 800bf50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bf52:	4293      	cmp	r3, r2
 800bf54:	f47f ae9b 	bne.w	800bc8e <st_sssa8_nn_mat_mult_kernel_opt+0x92>
 800bf58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bf5a:	46cb      	mov	fp, r9
 800bf5c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800bf5e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800bf62:	9229      	str	r2, [sp, #164]	; 0xa4
 800bf64:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bf66:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800bf6a:	9214      	str	r2, [sp, #80]	; 0x50
 800bf6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bf6e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf72:	9315      	str	r3, [sp, #84]	; 0x54
 800bf74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bf76:	07db      	lsls	r3, r3, #31
 800bf78:	d56c      	bpl.n	800c054 <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800bf7a:	9a04      	ldr	r2, [sp, #16]
 800bf7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf80:	0896      	lsrs	r6, r2, #2
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	eb00 0742 	add.w	r7, r0, r2, lsl #1
 800bf88:	f000 8109 	beq.w	800c19e <st_sssa8_nn_mat_mult_kernel_opt+0x5a2>
 800bf8c:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800bf90:	463c      	mov	r4, r7
 800bf92:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
 800bf96:	461a      	mov	r2, r3
 800bf98:	f8db 5000 	ldr.w	r5, [fp]
 800bf9c:	f10b 0b08 	add.w	fp, fp, #8
 800bfa0:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 800bfa4:	f8d0 c000 	ldr.w	ip, [r0]
 800bfa8:	fb25 330c 	smlad	r3, r5, ip, r3
 800bfac:	f8d4 c000 	ldr.w	ip, [r4]
 800bfb0:	fb25 220c 	smlad	r2, r5, ip, r2
 800bfb4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800bfb8:	3408      	adds	r4, #8
 800bfba:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800bfbe:	3008      	adds	r0, #8
 800bfc0:	fb21 330c 	smlad	r3, r1, ip, r3
 800bfc4:	fb21 2205 	smlad	r2, r1, r5, r2
 800bfc8:	45b3      	cmp	fp, r6
 800bfca:	d1e5      	bne.n	800bf98 <st_sssa8_nn_mat_mult_kernel_opt+0x39c>
 800bfcc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bfce:	4477      	add	r7, lr
 800bfd0:	4471      	add	r1, lr
 800bfd2:	9109      	str	r1, [sp, #36]	; 0x24
 800bfd4:	9904      	ldr	r1, [sp, #16]
 800bfd6:	f011 0103 	ands.w	r1, r1, #3
 800bfda:	d01d      	beq.n	800c018 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800bfdc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800bfde:	3901      	subs	r1, #1
 800bfe0:	f9b6 0000 	ldrsh.w	r0, [r6]
 800bfe4:	882c      	ldrh	r4, [r5, #0]
 800bfe6:	b289      	uxth	r1, r1
 800bfe8:	fb14 3300 	smlabb	r3, r4, r0, r3
 800bfec:	883c      	ldrh	r4, [r7, #0]
 800bfee:	fb14 2200 	smlabb	r2, r4, r0, r2
 800bff2:	b189      	cbz	r1, 800c018 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800bff4:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 800bff8:	2901      	cmp	r1, #1
 800bffa:	886c      	ldrh	r4, [r5, #2]
 800bffc:	fb14 3300 	smlabb	r3, r4, r0, r3
 800c000:	887c      	ldrh	r4, [r7, #2]
 800c002:	fb14 2200 	smlabb	r2, r4, r0, r2
 800c006:	d007      	beq.n	800c018 <st_sssa8_nn_mat_mult_kernel_opt+0x41c>
 800c008:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 800c00c:	88a8      	ldrh	r0, [r5, #4]
 800c00e:	fb11 3300 	smlabb	r3, r1, r0, r3
 800c012:	88b8      	ldrh	r0, [r7, #4]
 800c014:	fb11 2200 	smlabb	r2, r1, r0, r2
 800c018:	9908      	ldr	r1, [sp, #32]
 800c01a:	2915      	cmp	r1, #21
 800c01c:	f340 8089 	ble.w	800c132 <st_sssa8_nn_mat_mult_kernel_opt+0x536>
 800c020:	1e8c      	subs	r4, r1, #2
 800c022:	1e48      	subs	r0, r1, #1
 800c024:	2101      	movs	r1, #1
 800c026:	40a1      	lsls	r1, r4
 800c028:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800c02a:	fb53 1404 	smmla	r4, r3, r4, r1
 800c02e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800c030:	fb52 1303 	smmla	r3, r2, r3, r1
 800c034:	fa44 f200 	asr.w	r2, r4, r0
 800c038:	9928      	ldr	r1, [sp, #160]	; 0xa0
 800c03a:	440a      	add	r2, r1
 800c03c:	f302 0207 	ssat	r2, #8, r2
 800c040:	4103      	asrs	r3, r0
 800c042:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c044:	440b      	add	r3, r1
 800c046:	f800 2b01 	strb.w	r2, [r0], #1
 800c04a:	f303 0307 	ssat	r3, #8, r3
 800c04e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c050:	9029      	str	r0, [sp, #164]	; 0xa4
 800c052:	7013      	strb	r3, [r2, #0]
 800c054:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c056:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c058:	ebc3 0042 	rsb	r0, r3, r2, lsl #1
 800c05c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800c05e:	4418      	add	r0, r3
 800c060:	b01b      	add	sp, #108	; 0x6c
 800c062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c066:	2c00      	cmp	r4, #0
 800c068:	dd25      	ble.n	800c0b6 <st_sssa8_nn_mat_mult_kernel_opt+0x4ba>
 800c06a:	005b      	lsls	r3, r3, #1
 800c06c:	0040      	lsls	r0, r0, #1
 800c06e:	0052      	lsls	r2, r2, #1
 800c070:	0049      	lsls	r1, r1, #1
 800c072:	e9dd 5627 	ldrd	r5, r6, [sp, #156]	; 0x9c
 800c076:	fb53 6305 	smmla	r3, r3, r5, r6
 800c07a:	fb50 6005 	smmla	r0, r0, r5, r6
 800c07e:	4123      	asrs	r3, r4
 800c080:	fb52 6205 	smmla	r2, r2, r5, r6
 800c084:	fb51 6105 	smmla	r1, r1, r5, r6
 800c088:	f303 0307 	ssat	r3, #8, r3
 800c08c:	9d03      	ldr	r5, [sp, #12]
 800c08e:	4122      	asrs	r2, r4
 800c090:	f805 3c02 	strb.w	r3, [r5, #-2]
 800c094:	f302 0207 	ssat	r2, #8, r2
 800c098:	4120      	asrs	r0, r4
 800c09a:	f805 2c01 	strb.w	r2, [r5, #-1]
 800c09e:	f300 0007 	ssat	r0, #8, r0
 800c0a2:	9b02      	ldr	r3, [sp, #8]
 800c0a4:	4121      	asrs	r1, r4
 800c0a6:	f803 0c02 	strb.w	r0, [r3, #-2]
 800c0aa:	f301 0107 	ssat	r1, #8, r1
 800c0ae:	462a      	mov	r2, r5
 800c0b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c0b4:	e744      	b.n	800bf40 <st_sssa8_nn_mat_mult_kernel_opt+0x344>
 800c0b6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800c0b8:	40a3      	lsls	r3, r4
 800c0ba:	f303 031f 	ssat	r3, #32, r3
 800c0be:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 800c0c0:	fb53 f315 	smmulr	r3, r3, r5
 800c0c4:	40a0      	lsls	r0, r4
 800c0c6:	f300 001f 	ssat	r0, #32, r0
 800c0ca:	fb50 f015 	smmulr	r0, r0, r5
 800c0ce:	40a2      	lsls	r2, r4
 800c0d0:	f302 021f 	ssat	r2, #32, r2
 800c0d4:	fb52 f215 	smmulr	r2, r2, r5
 800c0d8:	40a1      	lsls	r1, r4
 800c0da:	f301 011f 	ssat	r1, #32, r1
 800c0de:	fb51 f115 	smmulr	r1, r1, r5
 800c0e2:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 800c0e4:	4423      	add	r3, r4
 800c0e6:	f303 0307 	ssat	r3, #8, r3
 800c0ea:	9c03      	ldr	r4, [sp, #12]
 800c0ec:	f804 3c02 	strb.w	r3, [r4, #-2]
 800c0f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c0f2:	441a      	add	r2, r3
 800c0f4:	f302 0207 	ssat	r2, #8, r2
 800c0f8:	4418      	add	r0, r3
 800c0fa:	f804 2c01 	strb.w	r2, [r4, #-1]
 800c0fe:	f300 0007 	ssat	r0, #8, r0
 800c102:	9b02      	ldr	r3, [sp, #8]
 800c104:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c106:	f803 0c02 	strb.w	r0, [r3, #-2]
 800c10a:	4411      	add	r1, r2
 800c10c:	f301 0107 	ssat	r1, #8, r1
 800c110:	4622      	mov	r2, r4
 800c112:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c116:	e713      	b.n	800bf40 <st_sssa8_nn_mat_mult_kernel_opt+0x344>
 800c118:	f04f 0b00 	mov.w	fp, #0
 800c11c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c11e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c120:	4618      	mov	r0, r3
 800c122:	45ab      	cmp	fp, r5
 800c124:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c126:	9100      	str	r1, [sp, #0]
 800c128:	4611      	mov	r1, r2
 800c12a:	f6ff ae43 	blt.w	800bdb4 <st_sssa8_nn_mat_mult_kernel_opt+0x1b8>
 800c12e:	46a0      	mov	r8, r4
 800c130:	e67e      	b.n	800be30 <st_sssa8_nn_mat_mult_kernel_opt+0x234>
 800c132:	2900      	cmp	r1, #0
 800c134:	4608      	mov	r0, r1
 800c136:	dd15      	ble.n	800c164 <st_sssa8_nn_mat_mult_kernel_opt+0x568>
 800c138:	0059      	lsls	r1, r3, #1
 800c13a:	0053      	lsls	r3, r2, #1
 800c13c:	e9dd 2427 	ldrd	r2, r4, [sp, #156]	; 0x9c
 800c140:	fb51 4202 	smmla	r2, r1, r2, r4
 800c144:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800c146:	4102      	asrs	r2, r0
 800c148:	fb53 4301 	smmla	r3, r3, r1, r4
 800c14c:	f302 0207 	ssat	r2, #8, r2
 800c150:	4103      	asrs	r3, r0
 800c152:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800c154:	f800 2b01 	strb.w	r2, [r0], #1
 800c158:	f303 0307 	ssat	r3, #8, r3
 800c15c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c15e:	9029      	str	r0, [sp, #164]	; 0xa4
 800c160:	7013      	strb	r3, [r2, #0]
 800c162:	e777      	b.n	800c054 <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800c164:	f1c1 0101 	rsb	r1, r1, #1
 800c168:	408b      	lsls	r3, r1
 800c16a:	f303 031f 	ssat	r3, #32, r3
 800c16e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800c170:	fb53 f310 	smmulr	r3, r3, r0
 800c174:	fa02 f101 	lsl.w	r1, r2, r1
 800c178:	f301 011f 	ssat	r1, #32, r1
 800c17c:	fb51 f110 	smmulr	r1, r1, r0
 800c180:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800c182:	441a      	add	r2, r3
 800c184:	f302 0207 	ssat	r2, #8, r2
 800c188:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800c18a:	440b      	add	r3, r1
 800c18c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800c18e:	f801 2b01 	strb.w	r2, [r1], #1
 800c192:	f303 0307 	ssat	r3, #8, r3
 800c196:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c198:	9129      	str	r1, [sp, #164]	; 0xa4
 800c19a:	7013      	strb	r3, [r2, #0]
 800c19c:	e75a      	b.n	800c054 <st_sssa8_nn_mat_mult_kernel_opt+0x458>
 800c19e:	465e      	mov	r6, fp
 800c1a0:	461a      	mov	r2, r3
 800c1a2:	e717      	b.n	800bfd4 <st_sssa8_nn_mat_mult_kernel_opt+0x3d8>

0800c1a4 <st_sssa8_nn_mat_mult_kernel_single_opt>:
 800c1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1a8:	b091      	sub	sp, #68	; 0x44
 800c1aa:	f8bd 3068 	ldrh.w	r3, [sp, #104]	; 0x68
 800c1ae:	f9bd 5070 	ldrsh.w	r5, [sp, #112]	; 0x70
 800c1b2:	085c      	lsrs	r4, r3, #1
 800c1b4:	f8bd b06c 	ldrh.w	fp, [sp, #108]	; 0x6c
 800c1b8:	930e      	str	r3, [sp, #56]	; 0x38
 800c1ba:	9104      	str	r1, [sp, #16]
 800c1bc:	920c      	str	r2, [sp, #48]	; 0x30
 800c1be:	9503      	str	r5, [sp, #12]
 800c1c0:	940f      	str	r4, [sp, #60]	; 0x3c
 800c1c2:	f000 819a 	beq.w	800c4fa <st_sssa8_nn_mat_mult_kernel_single_opt+0x356>
 800c1c6:	4617      	mov	r7, r2
 800c1c8:	468c      	mov	ip, r1
 800c1ca:	1e62      	subs	r2, r4, #1
 800c1cc:	1ea9      	subs	r1, r5, #2
 800c1ce:	2401      	movs	r4, #1
 800c1d0:	f1ab 0310 	sub.w	r3, fp, #16
 800c1d4:	b292      	uxth	r2, r2
 800c1d6:	f107 0908 	add.w	r9, r7, #8
 800c1da:	fa04 f601 	lsl.w	r6, r4, r1
 800c1de:	f107 0110 	add.w	r1, r7, #16
 800c1e2:	091b      	lsrs	r3, r3, #4
 800c1e4:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800c1e8:	960a      	str	r6, [sp, #40]	; 0x28
 800c1ea:	3301      	adds	r3, #1
 800c1ec:	9206      	str	r2, [sp, #24]
 800c1ee:	f1ab 0203 	sub.w	r2, fp, #3
 800c1f2:	eb0c 1743 	add.w	r7, ip, r3, lsl #5
 800c1f6:	9205      	str	r2, [sp, #20]
 800c1f8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c1fa:	3202      	adds	r2, #2
 800c1fc:	9201      	str	r2, [sp, #4]
 800c1fe:	019a      	lsls	r2, r3, #6
 800c200:	011b      	lsls	r3, r3, #4
 800c202:	9207      	str	r2, [sp, #28]
 800c204:	9308      	str	r3, [sp, #32]
 800c206:	f1ab 0304 	sub.w	r3, fp, #4
 800c20a:	9309      	str	r3, [sp, #36]	; 0x24
 800c20c:	f1c5 0301 	rsb	r3, r5, #1
 800c210:	930d      	str	r3, [sp, #52]	; 0x34
 800c212:	1e6b      	subs	r3, r5, #1
 800c214:	930b      	str	r3, [sp, #44]	; 0x2c
 800c216:	f1bb 0f0f 	cmp.w	fp, #15
 800c21a:	9c04      	ldr	r4, [sp, #16]
 800c21c:	e959 2302 	ldrd	r2, r3, [r9, #-8]
 800c220:	f340 8144 	ble.w	800c4ac <st_sssa8_nn_mat_mult_kernel_single_opt+0x308>
 800c224:	4601      	mov	r1, r0
 800c226:	f8d4 c000 	ldr.w	ip, [r4]
 800c22a:	680e      	ldr	r6, [r1, #0]
 800c22c:	fb26 220c 	smlad	r2, r6, ip, r2
 800c230:	684d      	ldr	r5, [r1, #4]
 800c232:	fb25 330c 	smlad	r3, r5, ip, r3
 800c236:	f8d4 c004 	ldr.w	ip, [r4, #4]
 800c23a:	688e      	ldr	r6, [r1, #8]
 800c23c:	fb26 260c 	smlad	r6, r6, ip, r2
 800c240:	68cd      	ldr	r5, [r1, #12]
 800c242:	fb25 350c 	smlad	r5, r5, ip, r3
 800c246:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800c24a:	690a      	ldr	r2, [r1, #16]
 800c24c:	fb22 660c 	smlad	r6, r2, ip, r6
 800c250:	694b      	ldr	r3, [r1, #20]
 800c252:	fb23 550c 	smlad	r5, r3, ip, r5
 800c256:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800c25a:	698a      	ldr	r2, [r1, #24]
 800c25c:	fb22 620c 	smlad	r2, r2, ip, r6
 800c260:	69cb      	ldr	r3, [r1, #28]
 800c262:	fb23 530c 	smlad	r3, r3, ip, r5
 800c266:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800c26a:	6a0e      	ldr	r6, [r1, #32]
 800c26c:	fb26 220c 	smlad	r2, r6, ip, r2
 800c270:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 800c272:	fb25 330c 	smlad	r3, r5, ip, r3
 800c276:	f8d4 c014 	ldr.w	ip, [r4, #20]
 800c27a:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 800c27c:	fb26 260c 	smlad	r6, r6, ip, r2
 800c280:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 800c282:	fb25 350c 	smlad	r5, r5, ip, r3
 800c286:	f8d4 c018 	ldr.w	ip, [r4, #24]
 800c28a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800c28c:	fb22 660c 	smlad	r6, r2, ip, r6
 800c290:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 800c292:	fb23 550c 	smlad	r5, r3, ip, r5
 800c296:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 800c29a:	3140      	adds	r1, #64	; 0x40
 800c29c:	f851 2c08 	ldr.w	r2, [r1, #-8]
 800c2a0:	3420      	adds	r4, #32
 800c2a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2a6:	fb22 620c 	smlad	r2, r2, ip, r6
 800c2aa:	fb23 530c 	smlad	r3, r3, ip, r5
 800c2ae:	42bc      	cmp	r4, r7
 800c2b0:	d1b9      	bne.n	800c226 <st_sssa8_nn_mat_mult_kernel_single_opt+0x82>
 800c2b2:	9907      	ldr	r1, [sp, #28]
 800c2b4:	463c      	mov	r4, r7
 800c2b6:	f8dd e020 	ldr.w	lr, [sp, #32]
 800c2ba:	4408      	add	r0, r1
 800c2bc:	9905      	ldr	r1, [sp, #20]
 800c2be:	458e      	cmp	lr, r1
 800c2c0:	da25      	bge.n	800c30e <st_sssa8_nn_mat_mult_kernel_single_opt+0x16a>
 800c2c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2c4:	eba1 0a0e 	sub.w	sl, r1, lr
 800c2c8:	4601      	mov	r1, r0
 800c2ca:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
 800c2ce:	f10a 0501 	add.w	r5, sl, #1
 800c2d2:	eb04 08c5 	add.w	r8, r4, r5, lsl #3
 800c2d6:	9502      	str	r5, [sp, #8]
 800c2d8:	6825      	ldr	r5, [r4, #0]
 800c2da:	680e      	ldr	r6, [r1, #0]
 800c2dc:	fb26 2205 	smlad	r2, r6, r5, r2
 800c2e0:	684e      	ldr	r6, [r1, #4]
 800c2e2:	fb26 3505 	smlad	r5, r6, r5, r3
 800c2e6:	6866      	ldr	r6, [r4, #4]
 800c2e8:	3110      	adds	r1, #16
 800c2ea:	f851 cc08 	ldr.w	ip, [r1, #-8]
 800c2ee:	3408      	adds	r4, #8
 800c2f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c2f4:	fb2c 2206 	smlad	r2, ip, r6, r2
 800c2f8:	fb23 5306 	smlad	r3, r3, r6, r5
 800c2fc:	45a0      	cmp	r8, r4
 800c2fe:	d1eb      	bne.n	800c2d8 <st_sssa8_nn_mat_mult_kernel_single_opt+0x134>
 800c300:	9902      	ldr	r1, [sp, #8]
 800c302:	f10e 0e04 	add.w	lr, lr, #4
 800c306:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 800c30a:	eb0e 0e8a 	add.w	lr, lr, sl, lsl #2
 800c30e:	45f3      	cmp	fp, lr
 800c310:	dd2f      	ble.n	800c372 <st_sssa8_nn_mat_mult_kernel_single_opt+0x1ce>
 800c312:	f9b4 1000 	ldrsh.w	r1, [r4]
 800c316:	8805      	ldrh	r5, [r0, #0]
 800c318:	fb15 2201 	smlabb	r2, r5, r1, r2
 800c31c:	8845      	ldrh	r5, [r0, #2]
 800c31e:	fb11 3305 	smlabb	r3, r1, r5, r3
 800c322:	f10e 0101 	add.w	r1, lr, #1
 800c326:	458b      	cmp	fp, r1
 800c328:	dd1f      	ble.n	800c36a <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800c32a:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 800c32e:	8885      	ldrh	r5, [r0, #4]
 800c330:	fb15 2201 	smlabb	r2, r5, r1, r2
 800c334:	88c5      	ldrh	r5, [r0, #6]
 800c336:	fb11 3305 	smlabb	r3, r1, r5, r3
 800c33a:	f10e 0102 	add.w	r1, lr, #2
 800c33e:	458b      	cmp	fp, r1
 800c340:	dd13      	ble.n	800c36a <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800c342:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 800c346:	8905      	ldrh	r5, [r0, #8]
 800c348:	fb15 2201 	smlabb	r2, r5, r1, r2
 800c34c:	8945      	ldrh	r5, [r0, #10]
 800c34e:	fb11 3305 	smlabb	r3, r1, r5, r3
 800c352:	f10e 0103 	add.w	r1, lr, #3
 800c356:	458b      	cmp	fp, r1
 800c358:	dd07      	ble.n	800c36a <st_sssa8_nn_mat_mult_kernel_single_opt+0x1c6>
 800c35a:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 800c35e:	8984      	ldrh	r4, [r0, #12]
 800c360:	fb14 2201 	smlabb	r2, r4, r1, r2
 800c364:	89c4      	ldrh	r4, [r0, #14]
 800c366:	fb11 3304 	smlabb	r3, r1, r4, r3
 800c36a:	ebab 0e0e 	sub.w	lr, fp, lr
 800c36e:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 800c372:	9903      	ldr	r1, [sp, #12]
 800c374:	2915      	cmp	r1, #21
 800c376:	dd6e      	ble.n	800c456 <st_sssa8_nn_mat_mult_kernel_single_opt+0x2b2>
 800c378:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c37a:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800c37c:	fb52 1204 	smmla	r2, r2, r4, r1
 800c380:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c382:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800c384:	4122      	asrs	r2, r4
 800c386:	fb53 1305 	smmla	r3, r3, r5, r1
 800c38a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c38c:	440a      	add	r2, r1
 800c38e:	f302 0207 	ssat	r2, #8, r2
 800c392:	9901      	ldr	r1, [sp, #4]
 800c394:	4123      	asrs	r3, r4
 800c396:	f801 2c02 	strb.w	r2, [r1, #-2]
 800c39a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c39c:	4413      	add	r3, r2
 800c39e:	f303 0307 	ssat	r3, #8, r3
 800c3a2:	f801 3c01 	strb.w	r3, [r1, #-1]
 800c3a6:	460b      	mov	r3, r1
 800c3a8:	3302      	adds	r3, #2
 800c3aa:	f109 0908 	add.w	r9, r9, #8
 800c3ae:	9301      	str	r3, [sp, #4]
 800c3b0:	9b06      	ldr	r3, [sp, #24]
 800c3b2:	4599      	cmp	r9, r3
 800c3b4:	f47f af2f 	bne.w	800c216 <st_sssa8_nn_mat_mult_kernel_single_opt+0x72>
 800c3b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c3ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3bc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c3c0:	920c      	str	r2, [sp, #48]	; 0x30
 800c3c2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c3c4:	eb02 0143 	add.w	r1, r2, r3, lsl #1
 800c3c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3ca:	07db      	lsls	r3, r3, #31
 800c3cc:	d53f      	bpl.n	800c44e <st_sssa8_nn_mat_mult_kernel_single_opt+0x2aa>
 800c3ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3d0:	ea5f 069b 	movs.w	r6, fp, lsr #2
 800c3d4:	681a      	ldr	r2, [r3, #0]
 800c3d6:	d014      	beq.n	800c402 <st_sssa8_nn_mat_mult_kernel_single_opt+0x25e>
 800c3d8:	00f7      	lsls	r7, r6, #3
 800c3da:	9b04      	ldr	r3, [sp, #16]
 800c3dc:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800c3e0:	6805      	ldr	r5, [r0, #0]
 800c3e2:	3008      	adds	r0, #8
 800c3e4:	f850 4c04 	ldr.w	r4, [r0, #-4]
 800c3e8:	f8d3 c000 	ldr.w	ip, [r3]
 800c3ec:	fb25 220c 	smlad	r2, r5, ip, r2
 800c3f0:	685d      	ldr	r5, [r3, #4]
 800c3f2:	3308      	adds	r3, #8
 800c3f4:	fb24 2205 	smlad	r2, r4, r5, r2
 800c3f8:	4286      	cmp	r6, r0
 800c3fa:	d1f1      	bne.n	800c3e0 <st_sssa8_nn_mat_mult_kernel_single_opt+0x23c>
 800c3fc:	9b04      	ldr	r3, [sp, #16]
 800c3fe:	443b      	add	r3, r7
 800c400:	9304      	str	r3, [sp, #16]
 800c402:	f01b 0303 	ands.w	r3, fp, #3
 800c406:	d011      	beq.n	800c42c <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800c408:	3b01      	subs	r3, #1
 800c40a:	9e04      	ldr	r6, [sp, #16]
 800c40c:	8804      	ldrh	r4, [r0, #0]
 800c40e:	8835      	ldrh	r5, [r6, #0]
 800c410:	b29b      	uxth	r3, r3
 800c412:	fb15 2204 	smlabb	r2, r5, r4, r2
 800c416:	b14b      	cbz	r3, 800c42c <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800c418:	8875      	ldrh	r5, [r6, #2]
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	8844      	ldrh	r4, [r0, #2]
 800c41e:	fb15 2204 	smlabb	r2, r5, r4, r2
 800c422:	d003      	beq.n	800c42c <st_sssa8_nn_mat_mult_kernel_single_opt+0x288>
 800c424:	8880      	ldrh	r0, [r0, #4]
 800c426:	88b3      	ldrh	r3, [r6, #4]
 800c428:	fb10 2203 	smlabb	r2, r0, r3, r2
 800c42c:	9b03      	ldr	r3, [sp, #12]
 800c42e:	2b15      	cmp	r3, #21
 800c430:	dd3f      	ble.n	800c4b2 <st_sssa8_nn_mat_mult_kernel_single_opt+0x30e>
 800c432:	1e9c      	subs	r4, r3, #2
 800c434:	1e58      	subs	r0, r3, #1
 800c436:	2301      	movs	r3, #1
 800c438:	40a3      	lsls	r3, r4
 800c43a:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800c43c:	fb52 3304 	smmla	r3, r2, r4, r3
 800c440:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c442:	4103      	asrs	r3, r0
 800c444:	4413      	add	r3, r2
 800c446:	f303 0307 	ssat	r3, #8, r3
 800c44a:	f801 3b01 	strb.w	r3, [r1], #1
 800c44e:	4608      	mov	r0, r1
 800c450:	b011      	add	sp, #68	; 0x44
 800c452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c456:	2900      	cmp	r1, #0
 800c458:	dd14      	ble.n	800c484 <st_sssa8_nn_mat_mult_kernel_single_opt+0x2e0>
 800c45a:	0052      	lsls	r2, r2, #1
 800c45c:	005b      	lsls	r3, r3, #1
 800c45e:	e9dd 451d 	ldrd	r4, r5, [sp, #116]	; 0x74
 800c462:	fb52 5204 	smmla	r2, r2, r4, r5
 800c466:	fb53 5304 	smmla	r3, r3, r4, r5
 800c46a:	410a      	asrs	r2, r1
 800c46c:	f302 0207 	ssat	r2, #8, r2
 800c470:	9c01      	ldr	r4, [sp, #4]
 800c472:	410b      	asrs	r3, r1
 800c474:	f804 2c02 	strb.w	r2, [r4, #-2]
 800c478:	f303 0307 	ssat	r3, #8, r3
 800c47c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c480:	4623      	mov	r3, r4
 800c482:	e791      	b.n	800c3a8 <st_sssa8_nn_mat_mult_kernel_single_opt+0x204>
 800c484:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c486:	408a      	lsls	r2, r1
 800c488:	f302 021f 	ssat	r2, #32, r2
 800c48c:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800c48e:	fb52 f214 	smmulr	r2, r2, r4
 800c492:	408b      	lsls	r3, r1
 800c494:	f303 031f 	ssat	r3, #32, r3
 800c498:	fb53 f314 	smmulr	r3, r3, r4
 800c49c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800c49e:	440a      	add	r2, r1
 800c4a0:	f302 0207 	ssat	r2, #8, r2
 800c4a4:	9901      	ldr	r1, [sp, #4]
 800c4a6:	f801 2c02 	strb.w	r2, [r1, #-2]
 800c4aa:	e776      	b.n	800c39a <st_sssa8_nn_mat_mult_kernel_single_opt+0x1f6>
 800c4ac:	f04f 0e00 	mov.w	lr, #0
 800c4b0:	e704      	b.n	800c2bc <st_sssa8_nn_mat_mult_kernel_single_opt+0x118>
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	dd0d      	ble.n	800c4d4 <st_sssa8_nn_mat_mult_kernel_single_opt+0x330>
 800c4b8:	0053      	lsls	r3, r2, #1
 800c4ba:	e9dd 241d 	ldrd	r2, r4, [sp, #116]	; 0x74
 800c4be:	fb53 4302 	smmla	r3, r3, r2, r4
 800c4c2:	4103      	asrs	r3, r0
 800c4c4:	f303 0307 	ssat	r3, #8, r3
 800c4c8:	f801 3b01 	strb.w	r3, [r1], #1
 800c4cc:	4608      	mov	r0, r1
 800c4ce:	b011      	add	sp, #68	; 0x44
 800c4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4d4:	f1c3 0301 	rsb	r3, r3, #1
 800c4d8:	fa02 f303 	lsl.w	r3, r2, r3
 800c4dc:	f303 031f 	ssat	r3, #32, r3
 800c4e0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800c4e2:	fb53 f312 	smmulr	r3, r3, r2
 800c4e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c4e8:	4413      	add	r3, r2
 800c4ea:	f303 0307 	ssat	r3, #8, r3
 800c4ee:	f801 3b01 	strb.w	r3, [r1], #1
 800c4f2:	4608      	mov	r0, r1
 800c4f4:	b011      	add	sp, #68	; 0x44
 800c4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800c4fc:	e764      	b.n	800c3c8 <st_sssa8_nn_mat_mult_kernel_single_opt+0x224>
 800c4fe:	bf00      	nop

0800c500 <arm_copy_q7>:
 800c500:	b530      	push	{r4, r5, lr}
 800c502:	0894      	lsrs	r4, r2, #2
 800c504:	d02b      	beq.n	800c55e <arm_copy_q7+0x5e>
 800c506:	1e63      	subs	r3, r4, #1
 800c508:	ea41 0500 	orr.w	r5, r1, r0
 800c50c:	2b0b      	cmp	r3, #11
 800c50e:	f3c5 0502 	ubfx	r5, r5, #0, #3
 800c512:	bf94      	ite	ls
 800c514:	2300      	movls	r3, #0
 800c516:	2301      	movhi	r3, #1
 800c518:	2d00      	cmp	r5, #0
 800c51a:	bf18      	it	ne
 800c51c:	2300      	movne	r3, #0
 800c51e:	b393      	cbz	r3, 800c586 <arm_copy_q7+0x86>
 800c520:	43c3      	mvns	r3, r0
 800c522:	440b      	add	r3, r1
 800c524:	2b06      	cmp	r3, #6
 800c526:	d92e      	bls.n	800c586 <arm_copy_q7+0x86>
 800c528:	f022 0507 	bic.w	r5, r2, #7
 800c52c:	ea4f 0cd2 	mov.w	ip, r2, lsr #3
 800c530:	f1a0 0e08 	sub.w	lr, r0, #8
 800c534:	460b      	mov	r3, r1
 800c536:	440d      	add	r5, r1
 800c538:	f10e 0e08 	add.w	lr, lr, #8
 800c53c:	ed9e 7b00 	vldr	d7, [lr]
 800c540:	eca3 7b02 	vstmia	r3!, {d7}
 800c544:	42ab      	cmp	r3, r5
 800c546:	d1f7      	bne.n	800c538 <arm_copy_q7+0x38>
 800c548:	ebb4 0f4c 	cmp.w	r4, ip, lsl #1
 800c54c:	d018      	beq.n	800c580 <arm_copy_q7+0x80>
 800c54e:	f850 303c 	ldr.w	r3, [r0, ip, lsl #3]
 800c552:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800c556:	f841 303c 	str.w	r3, [r1, ip, lsl #3]
 800c55a:	4470      	add	r0, lr
 800c55c:	4471      	add	r1, lr
 800c55e:	f012 0203 	ands.w	r2, r2, #3
 800c562:	d00c      	beq.n	800c57e <arm_copy_q7+0x7e>
 800c564:	f990 3000 	ldrsb.w	r3, [r0]
 800c568:	3a01      	subs	r2, #1
 800c56a:	700b      	strb	r3, [r1, #0]
 800c56c:	d007      	beq.n	800c57e <arm_copy_q7+0x7e>
 800c56e:	f990 3001 	ldrsb.w	r3, [r0, #1]
 800c572:	2a01      	cmp	r2, #1
 800c574:	704b      	strb	r3, [r1, #1]
 800c576:	d002      	beq.n	800c57e <arm_copy_q7+0x7e>
 800c578:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800c57c:	708b      	strb	r3, [r1, #2]
 800c57e:	bd30      	pop	{r4, r5, pc}
 800c580:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800c584:	e7e9      	b.n	800c55a <arm_copy_q7+0x5a>
 800c586:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800c58a:	460d      	mov	r5, r1
 800c58c:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800c590:	4603      	mov	r3, r0
 800c592:	f853 cb04 	ldr.w	ip, [r3], #4
 800c596:	42a3      	cmp	r3, r4
 800c598:	f845 cb04 	str.w	ip, [r5], #4
 800c59c:	d1f9      	bne.n	800c592 <arm_copy_q7+0x92>
 800c59e:	e7dc      	b.n	800c55a <arm_copy_q7+0x5a>

0800c5a0 <arm_fill_q15>:
 800c5a0:	b510      	push	{r4, lr}
 800c5a2:	eac0 4400 	pkhbt	r4, r0, r0, lsl #16
 800c5a6:	ea5f 0e92 	movs.w	lr, r2, lsr #2
 800c5aa:	d013      	beq.n	800c5d4 <arm_fill_q15+0x34>
 800c5ac:	f10e 33ff 	add.w	r3, lr, #4294967295
 800c5b0:	2b09      	cmp	r3, #9
 800c5b2:	460b      	mov	r3, r1
 800c5b4:	d919      	bls.n	800c5ea <arm_fill_q15+0x4a>
 800c5b6:	f011 0f07 	tst.w	r1, #7
 800c5ba:	d116      	bne.n	800c5ea <arm_fill_q15+0x4a>
 800c5bc:	f04f 0c00 	mov.w	ip, #0
 800c5c0:	f10c 0c01 	add.w	ip, ip, #1
 800c5c4:	45e6      	cmp	lr, ip
 800c5c6:	e9c3 4400 	strd	r4, r4, [r3]
 800c5ca:	f103 0308 	add.w	r3, r3, #8
 800c5ce:	d1f7      	bne.n	800c5c0 <arm_fill_q15+0x20>
 800c5d0:	eb01 01ce 	add.w	r1, r1, lr, lsl #3
 800c5d4:	f012 0203 	ands.w	r2, r2, #3
 800c5d8:	d006      	beq.n	800c5e8 <arm_fill_q15+0x48>
 800c5da:	3a01      	subs	r2, #1
 800c5dc:	8008      	strh	r0, [r1, #0]
 800c5de:	d003      	beq.n	800c5e8 <arm_fill_q15+0x48>
 800c5e0:	2a01      	cmp	r2, #1
 800c5e2:	8048      	strh	r0, [r1, #2]
 800c5e4:	bf18      	it	ne
 800c5e6:	8088      	strhne	r0, [r1, #4]
 800c5e8:	bd10      	pop	{r4, pc}
 800c5ea:	46f4      	mov	ip, lr
 800c5ec:	f1bc 0c01 	subs.w	ip, ip, #1
 800c5f0:	601c      	str	r4, [r3, #0]
 800c5f2:	605c      	str	r4, [r3, #4]
 800c5f4:	f103 0308 	add.w	r3, r3, #8
 800c5f8:	d1f8      	bne.n	800c5ec <arm_fill_q15+0x4c>
 800c5fa:	e7e9      	b.n	800c5d0 <arm_fill_q15+0x30>

0800c5fc <ai_version_get>:
 800c5fc:	0212      	lsls	r2, r2, #8
 800c5fe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c602:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800c606:	4770      	bx	lr

0800c608 <get_tensor_byte_size>:
 800c608:	b430      	push	{r4, r5}
 800c60a:	6985      	ldr	r5, [r0, #24]
 800c60c:	68c4      	ldr	r4, [r0, #12]
 800c60e:	6941      	ldr	r1, [r0, #20]
 800c610:	4b06      	ldr	r3, [pc, #24]	; (800c62c <get_tensor_byte_size+0x24>)
 800c612:	6828      	ldr	r0, [r5, #0]
 800c614:	4a06      	ldr	r2, [pc, #24]	; (800c630 <get_tensor_byte_size+0x28>)
 800c616:	4003      	ands	r3, r0
 800c618:	68c9      	ldr	r1, [r1, #12]
 800c61a:	68e0      	ldr	r0, [r4, #12]
 800c61c:	4293      	cmp	r3, r2
 800c61e:	fb01 f000 	mul.w	r0, r1, r0
 800c622:	d101      	bne.n	800c628 <get_tensor_byte_size+0x20>
 800c624:	3007      	adds	r0, #7
 800c626:	08c0      	lsrs	r0, r0, #3
 800c628:	bc30      	pop	{r4, r5}
 800c62a:	4770      	bx	lr
 800c62c:	017fffff 	.word	0x017fffff
 800c630:	000400c0 	.word	0x000400c0

0800c634 <ai_array_to_buffer_fmt>:
 800c634:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c638:	2b02      	cmp	r3, #2
 800c63a:	d050      	beq.n	800c6de <ai_array_to_buffer_fmt+0xaa>
 800c63c:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 800c640:	4b29      	ldr	r3, [pc, #164]	; (800c6e8 <ai_array_to_buffer_fmt+0xb4>)
 800c642:	429a      	cmp	r2, r3
 800c644:	d00b      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c646:	dc1c      	bgt.n	800c682 <ai_array_to_buffer_fmt+0x4e>
 800c648:	4b28      	ldr	r3, [pc, #160]	; (800c6ec <ai_array_to_buffer_fmt+0xb8>)
 800c64a:	429a      	cmp	r2, r3
 800c64c:	d007      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c64e:	dd0b      	ble.n	800c668 <ai_array_to_buffer_fmt+0x34>
 800c650:	4b27      	ldr	r3, [pc, #156]	; (800c6f0 <ai_array_to_buffer_fmt+0xbc>)
 800c652:	429a      	cmp	r2, r3
 800c654:	d003      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c656:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 800c65a:	429a      	cmp	r2, r3
 800c65c:	d131      	bne.n	800c6c2 <ai_array_to_buffer_fmt+0x8e>
 800c65e:	4613      	mov	r3, r2
 800c660:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c664:	4318      	orrs	r0, r3
 800c666:	4770      	bx	lr
 800c668:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d0f6      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c670:	dd2c      	ble.n	800c6cc <ai_array_to_buffer_fmt+0x98>
 800c672:	4b20      	ldr	r3, [pc, #128]	; (800c6f4 <ai_array_to_buffer_fmt+0xc0>)
 800c674:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c678:	429a      	cmp	r2, r3
 800c67a:	bf18      	it	ne
 800c67c:	2340      	movne	r3, #64	; 0x40
 800c67e:	4318      	orrs	r0, r3
 800c680:	4770      	bx	lr
 800c682:	4b1d      	ldr	r3, [pc, #116]	; (800c6f8 <ai_array_to_buffer_fmt+0xc4>)
 800c684:	429a      	cmp	r2, r3
 800c686:	d0ea      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c688:	dd0e      	ble.n	800c6a8 <ai_array_to_buffer_fmt+0x74>
 800c68a:	4b1c      	ldr	r3, [pc, #112]	; (800c6fc <ai_array_to_buffer_fmt+0xc8>)
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d0e6      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c690:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800c694:	429a      	cmp	r2, r3
 800c696:	d0e2      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c698:	4b19      	ldr	r3, [pc, #100]	; (800c700 <ai_array_to_buffer_fmt+0xcc>)
 800c69a:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800c69e:	429a      	cmp	r2, r3
 800c6a0:	bf18      	it	ne
 800c6a2:	2340      	movne	r3, #64	; 0x40
 800c6a4:	4318      	orrs	r0, r3
 800c6a6:	4770      	bx	lr
 800c6a8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c6ac:	429a      	cmp	r2, r3
 800c6ae:	d0d6      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c6b0:	3307      	adds	r3, #7
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d0d3      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c6b6:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 800c6ba:	429a      	cmp	r2, r3
 800c6bc:	bf18      	it	ne
 800c6be:	2340      	movne	r3, #64	; 0x40
 800c6c0:	e7ce      	b.n	800c660 <ai_array_to_buffer_fmt+0x2c>
 800c6c2:	4b10      	ldr	r3, [pc, #64]	; (800c704 <ai_array_to_buffer_fmt+0xd0>)
 800c6c4:	429a      	cmp	r2, r3
 800c6c6:	bf18      	it	ne
 800c6c8:	2340      	movne	r3, #64	; 0x40
 800c6ca:	e7c9      	b.n	800c660 <ai_array_to_buffer_fmt+0x2c>
 800c6cc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d0c4      	beq.n	800c65e <ai_array_to_buffer_fmt+0x2a>
 800c6d4:	3380      	adds	r3, #128	; 0x80
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	bf18      	it	ne
 800c6da:	2340      	movne	r3, #64	; 0x40
 800c6dc:	e7c0      	b.n	800c660 <ai_array_to_buffer_fmt+0x2c>
 800c6de:	4b0a      	ldr	r3, [pc, #40]	; (800c708 <ai_array_to_buffer_fmt+0xd4>)
 800c6e0:	4003      	ands	r3, r0
 800c6e2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c6e6:	e7bb      	b.n	800c660 <ai_array_to_buffer_fmt+0x2c>
 800c6e8:	00840040 	.word	0x00840040
 800c6ec:	00040840 	.word	0x00040840
 800c6f0:	00041040 	.word	0x00041040
 800c6f4:	00040447 	.word	0x00040447
 800c6f8:	00840840 	.word	0x00840840
 800c6fc:	00841040 	.word	0x00841040
 800c700:	0084084f 	.word	0x0084084f
 800c704:	0004084f 	.word	0x0004084f
 800c708:	00803fff 	.word	0x00803fff

0800c70c <ai_array_get_byte_size>:
 800c70c:	b319      	cbz	r1, 800c756 <ai_array_get_byte_size+0x4a>
 800c70e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c712:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800c716:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 800c71a:	11c0      	asrs	r0, r0, #7
 800c71c:	fb03 f101 	mul.w	r1, r3, r1
 800c720:	2a04      	cmp	r2, #4
 800c722:	f101 0107 	add.w	r1, r1, #7
 800c726:	f021 0107 	bic.w	r1, r1, #7
 800c72a:	fa21 f10c 	lsr.w	r1, r1, ip
 800c72e:	d00b      	beq.n	800c748 <ai_array_get_byte_size+0x3c>
 800c730:	2a08      	cmp	r2, #8
 800c732:	d002      	beq.n	800c73a <ai_array_get_byte_size+0x2e>
 800c734:	3107      	adds	r1, #7
 800c736:	08c8      	lsrs	r0, r1, #3
 800c738:	4770      	bx	lr
 800c73a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c73e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800c742:	3107      	adds	r1, #7
 800c744:	08c8      	lsrs	r0, r1, #3
 800c746:	4770      	bx	lr
 800c748:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c74c:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 800c750:	3107      	adds	r1, #7
 800c752:	08c8      	lsrs	r0, r1, #3
 800c754:	4770      	bx	lr
 800c756:	4608      	mov	r0, r1
 800c758:	4770      	bx	lr
 800c75a:	bf00      	nop

0800c75c <ai_array_get_data_byte_size>:
 800c75c:	b161      	cbz	r1, 800c778 <ai_array_get_data_byte_size+0x1c>
 800c75e:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c762:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800c766:	fb03 f101 	mul.w	r1, r3, r1
 800c76a:	1dc8      	adds	r0, r1, #7
 800c76c:	f020 0007 	bic.w	r0, r0, #7
 800c770:	40d0      	lsrs	r0, r2
 800c772:	3007      	adds	r0, #7
 800c774:	08c0      	lsrs	r0, r0, #3
 800c776:	4770      	bx	lr
 800c778:	4608      	mov	r0, r1
 800c77a:	4770      	bx	lr

0800c77c <__errno>:
 800c77c:	4b01      	ldr	r3, [pc, #4]	; (800c784 <__errno+0x8>)
 800c77e:	6818      	ldr	r0, [r3, #0]
 800c780:	4770      	bx	lr
 800c782:	bf00      	nop
 800c784:	24000d0c 	.word	0x24000d0c

0800c788 <__libc_init_array>:
 800c788:	b570      	push	{r4, r5, r6, lr}
 800c78a:	4d0d      	ldr	r5, [pc, #52]	; (800c7c0 <__libc_init_array+0x38>)
 800c78c:	4c0d      	ldr	r4, [pc, #52]	; (800c7c4 <__libc_init_array+0x3c>)
 800c78e:	1b64      	subs	r4, r4, r5
 800c790:	10a4      	asrs	r4, r4, #2
 800c792:	2600      	movs	r6, #0
 800c794:	42a6      	cmp	r6, r4
 800c796:	d109      	bne.n	800c7ac <__libc_init_array+0x24>
 800c798:	4d0b      	ldr	r5, [pc, #44]	; (800c7c8 <__libc_init_array+0x40>)
 800c79a:	4c0c      	ldr	r4, [pc, #48]	; (800c7cc <__libc_init_array+0x44>)
 800c79c:	f002 ff02 	bl	800f5a4 <_init>
 800c7a0:	1b64      	subs	r4, r4, r5
 800c7a2:	10a4      	asrs	r4, r4, #2
 800c7a4:	2600      	movs	r6, #0
 800c7a6:	42a6      	cmp	r6, r4
 800c7a8:	d105      	bne.n	800c7b6 <__libc_init_array+0x2e>
 800c7aa:	bd70      	pop	{r4, r5, r6, pc}
 800c7ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7b0:	4798      	blx	r3
 800c7b2:	3601      	adds	r6, #1
 800c7b4:	e7ee      	b.n	800c794 <__libc_init_array+0xc>
 800c7b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7ba:	4798      	blx	r3
 800c7bc:	3601      	adds	r6, #1
 800c7be:	e7f2      	b.n	800c7a6 <__libc_init_array+0x1e>
 800c7c0:	08032448 	.word	0x08032448
 800c7c4:	08032448 	.word	0x08032448
 800c7c8:	08032448 	.word	0x08032448
 800c7cc:	0803244c 	.word	0x0803244c

0800c7d0 <malloc>:
 800c7d0:	4b02      	ldr	r3, [pc, #8]	; (800c7dc <malloc+0xc>)
 800c7d2:	4601      	mov	r1, r0
 800c7d4:	6818      	ldr	r0, [r3, #0]
 800c7d6:	f000 b869 	b.w	800c8ac <_malloc_r>
 800c7da:	bf00      	nop
 800c7dc:	24000d0c 	.word	0x24000d0c

0800c7e0 <memcpy>:
 800c7e0:	440a      	add	r2, r1
 800c7e2:	4291      	cmp	r1, r2
 800c7e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c7e8:	d100      	bne.n	800c7ec <memcpy+0xc>
 800c7ea:	4770      	bx	lr
 800c7ec:	b510      	push	{r4, lr}
 800c7ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c7f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c7f6:	4291      	cmp	r1, r2
 800c7f8:	d1f9      	bne.n	800c7ee <memcpy+0xe>
 800c7fa:	bd10      	pop	{r4, pc}

0800c7fc <memset>:
 800c7fc:	4402      	add	r2, r0
 800c7fe:	4603      	mov	r3, r0
 800c800:	4293      	cmp	r3, r2
 800c802:	d100      	bne.n	800c806 <memset+0xa>
 800c804:	4770      	bx	lr
 800c806:	f803 1b01 	strb.w	r1, [r3], #1
 800c80a:	e7f9      	b.n	800c800 <memset+0x4>

0800c80c <_free_r>:
 800c80c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c80e:	2900      	cmp	r1, #0
 800c810:	d048      	beq.n	800c8a4 <_free_r+0x98>
 800c812:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c816:	9001      	str	r0, [sp, #4]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	f1a1 0404 	sub.w	r4, r1, #4
 800c81e:	bfb8      	it	lt
 800c820:	18e4      	addlt	r4, r4, r3
 800c822:	f001 fb23 	bl	800de6c <__malloc_lock>
 800c826:	4a20      	ldr	r2, [pc, #128]	; (800c8a8 <_free_r+0x9c>)
 800c828:	9801      	ldr	r0, [sp, #4]
 800c82a:	6813      	ldr	r3, [r2, #0]
 800c82c:	4615      	mov	r5, r2
 800c82e:	b933      	cbnz	r3, 800c83e <_free_r+0x32>
 800c830:	6063      	str	r3, [r4, #4]
 800c832:	6014      	str	r4, [r2, #0]
 800c834:	b003      	add	sp, #12
 800c836:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c83a:	f001 bb1d 	b.w	800de78 <__malloc_unlock>
 800c83e:	42a3      	cmp	r3, r4
 800c840:	d90b      	bls.n	800c85a <_free_r+0x4e>
 800c842:	6821      	ldr	r1, [r4, #0]
 800c844:	1862      	adds	r2, r4, r1
 800c846:	4293      	cmp	r3, r2
 800c848:	bf04      	itt	eq
 800c84a:	681a      	ldreq	r2, [r3, #0]
 800c84c:	685b      	ldreq	r3, [r3, #4]
 800c84e:	6063      	str	r3, [r4, #4]
 800c850:	bf04      	itt	eq
 800c852:	1852      	addeq	r2, r2, r1
 800c854:	6022      	streq	r2, [r4, #0]
 800c856:	602c      	str	r4, [r5, #0]
 800c858:	e7ec      	b.n	800c834 <_free_r+0x28>
 800c85a:	461a      	mov	r2, r3
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	b10b      	cbz	r3, 800c864 <_free_r+0x58>
 800c860:	42a3      	cmp	r3, r4
 800c862:	d9fa      	bls.n	800c85a <_free_r+0x4e>
 800c864:	6811      	ldr	r1, [r2, #0]
 800c866:	1855      	adds	r5, r2, r1
 800c868:	42a5      	cmp	r5, r4
 800c86a:	d10b      	bne.n	800c884 <_free_r+0x78>
 800c86c:	6824      	ldr	r4, [r4, #0]
 800c86e:	4421      	add	r1, r4
 800c870:	1854      	adds	r4, r2, r1
 800c872:	42a3      	cmp	r3, r4
 800c874:	6011      	str	r1, [r2, #0]
 800c876:	d1dd      	bne.n	800c834 <_free_r+0x28>
 800c878:	681c      	ldr	r4, [r3, #0]
 800c87a:	685b      	ldr	r3, [r3, #4]
 800c87c:	6053      	str	r3, [r2, #4]
 800c87e:	4421      	add	r1, r4
 800c880:	6011      	str	r1, [r2, #0]
 800c882:	e7d7      	b.n	800c834 <_free_r+0x28>
 800c884:	d902      	bls.n	800c88c <_free_r+0x80>
 800c886:	230c      	movs	r3, #12
 800c888:	6003      	str	r3, [r0, #0]
 800c88a:	e7d3      	b.n	800c834 <_free_r+0x28>
 800c88c:	6825      	ldr	r5, [r4, #0]
 800c88e:	1961      	adds	r1, r4, r5
 800c890:	428b      	cmp	r3, r1
 800c892:	bf04      	itt	eq
 800c894:	6819      	ldreq	r1, [r3, #0]
 800c896:	685b      	ldreq	r3, [r3, #4]
 800c898:	6063      	str	r3, [r4, #4]
 800c89a:	bf04      	itt	eq
 800c89c:	1949      	addeq	r1, r1, r5
 800c89e:	6021      	streq	r1, [r4, #0]
 800c8a0:	6054      	str	r4, [r2, #4]
 800c8a2:	e7c7      	b.n	800c834 <_free_r+0x28>
 800c8a4:	b003      	add	sp, #12
 800c8a6:	bd30      	pop	{r4, r5, pc}
 800c8a8:	24004460 	.word	0x24004460

0800c8ac <_malloc_r>:
 800c8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8ae:	1ccd      	adds	r5, r1, #3
 800c8b0:	f025 0503 	bic.w	r5, r5, #3
 800c8b4:	3508      	adds	r5, #8
 800c8b6:	2d0c      	cmp	r5, #12
 800c8b8:	bf38      	it	cc
 800c8ba:	250c      	movcc	r5, #12
 800c8bc:	2d00      	cmp	r5, #0
 800c8be:	4606      	mov	r6, r0
 800c8c0:	db01      	blt.n	800c8c6 <_malloc_r+0x1a>
 800c8c2:	42a9      	cmp	r1, r5
 800c8c4:	d903      	bls.n	800c8ce <_malloc_r+0x22>
 800c8c6:	230c      	movs	r3, #12
 800c8c8:	6033      	str	r3, [r6, #0]
 800c8ca:	2000      	movs	r0, #0
 800c8cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8ce:	f001 facd 	bl	800de6c <__malloc_lock>
 800c8d2:	4921      	ldr	r1, [pc, #132]	; (800c958 <_malloc_r+0xac>)
 800c8d4:	680a      	ldr	r2, [r1, #0]
 800c8d6:	4614      	mov	r4, r2
 800c8d8:	b99c      	cbnz	r4, 800c902 <_malloc_r+0x56>
 800c8da:	4f20      	ldr	r7, [pc, #128]	; (800c95c <_malloc_r+0xb0>)
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	b923      	cbnz	r3, 800c8ea <_malloc_r+0x3e>
 800c8e0:	4621      	mov	r1, r4
 800c8e2:	4630      	mov	r0, r6
 800c8e4:	f000 fc7e 	bl	800d1e4 <_sbrk_r>
 800c8e8:	6038      	str	r0, [r7, #0]
 800c8ea:	4629      	mov	r1, r5
 800c8ec:	4630      	mov	r0, r6
 800c8ee:	f000 fc79 	bl	800d1e4 <_sbrk_r>
 800c8f2:	1c43      	adds	r3, r0, #1
 800c8f4:	d123      	bne.n	800c93e <_malloc_r+0x92>
 800c8f6:	230c      	movs	r3, #12
 800c8f8:	6033      	str	r3, [r6, #0]
 800c8fa:	4630      	mov	r0, r6
 800c8fc:	f001 fabc 	bl	800de78 <__malloc_unlock>
 800c900:	e7e3      	b.n	800c8ca <_malloc_r+0x1e>
 800c902:	6823      	ldr	r3, [r4, #0]
 800c904:	1b5b      	subs	r3, r3, r5
 800c906:	d417      	bmi.n	800c938 <_malloc_r+0x8c>
 800c908:	2b0b      	cmp	r3, #11
 800c90a:	d903      	bls.n	800c914 <_malloc_r+0x68>
 800c90c:	6023      	str	r3, [r4, #0]
 800c90e:	441c      	add	r4, r3
 800c910:	6025      	str	r5, [r4, #0]
 800c912:	e004      	b.n	800c91e <_malloc_r+0x72>
 800c914:	6863      	ldr	r3, [r4, #4]
 800c916:	42a2      	cmp	r2, r4
 800c918:	bf0c      	ite	eq
 800c91a:	600b      	streq	r3, [r1, #0]
 800c91c:	6053      	strne	r3, [r2, #4]
 800c91e:	4630      	mov	r0, r6
 800c920:	f001 faaa 	bl	800de78 <__malloc_unlock>
 800c924:	f104 000b 	add.w	r0, r4, #11
 800c928:	1d23      	adds	r3, r4, #4
 800c92a:	f020 0007 	bic.w	r0, r0, #7
 800c92e:	1ac2      	subs	r2, r0, r3
 800c930:	d0cc      	beq.n	800c8cc <_malloc_r+0x20>
 800c932:	1a1b      	subs	r3, r3, r0
 800c934:	50a3      	str	r3, [r4, r2]
 800c936:	e7c9      	b.n	800c8cc <_malloc_r+0x20>
 800c938:	4622      	mov	r2, r4
 800c93a:	6864      	ldr	r4, [r4, #4]
 800c93c:	e7cc      	b.n	800c8d8 <_malloc_r+0x2c>
 800c93e:	1cc4      	adds	r4, r0, #3
 800c940:	f024 0403 	bic.w	r4, r4, #3
 800c944:	42a0      	cmp	r0, r4
 800c946:	d0e3      	beq.n	800c910 <_malloc_r+0x64>
 800c948:	1a21      	subs	r1, r4, r0
 800c94a:	4630      	mov	r0, r6
 800c94c:	f000 fc4a 	bl	800d1e4 <_sbrk_r>
 800c950:	3001      	adds	r0, #1
 800c952:	d1dd      	bne.n	800c910 <_malloc_r+0x64>
 800c954:	e7cf      	b.n	800c8f6 <_malloc_r+0x4a>
 800c956:	bf00      	nop
 800c958:	24004460 	.word	0x24004460
 800c95c:	24004464 	.word	0x24004464

0800c960 <__cvt>:
 800c960:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c962:	ed2d 8b02 	vpush	{d8}
 800c966:	eeb0 8b40 	vmov.f64	d8, d0
 800c96a:	b085      	sub	sp, #20
 800c96c:	4617      	mov	r7, r2
 800c96e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c970:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c972:	ee18 2a90 	vmov	r2, s17
 800c976:	f025 0520 	bic.w	r5, r5, #32
 800c97a:	2a00      	cmp	r2, #0
 800c97c:	bfb6      	itet	lt
 800c97e:	222d      	movlt	r2, #45	; 0x2d
 800c980:	2200      	movge	r2, #0
 800c982:	eeb1 8b40 	vneglt.f64	d8, d0
 800c986:	2d46      	cmp	r5, #70	; 0x46
 800c988:	460c      	mov	r4, r1
 800c98a:	701a      	strb	r2, [r3, #0]
 800c98c:	d004      	beq.n	800c998 <__cvt+0x38>
 800c98e:	2d45      	cmp	r5, #69	; 0x45
 800c990:	d100      	bne.n	800c994 <__cvt+0x34>
 800c992:	3401      	adds	r4, #1
 800c994:	2102      	movs	r1, #2
 800c996:	e000      	b.n	800c99a <__cvt+0x3a>
 800c998:	2103      	movs	r1, #3
 800c99a:	ab03      	add	r3, sp, #12
 800c99c:	9301      	str	r3, [sp, #4]
 800c99e:	ab02      	add	r3, sp, #8
 800c9a0:	9300      	str	r3, [sp, #0]
 800c9a2:	4622      	mov	r2, r4
 800c9a4:	4633      	mov	r3, r6
 800c9a6:	eeb0 0b48 	vmov.f64	d0, d8
 800c9aa:	f000 fcd9 	bl	800d360 <_dtoa_r>
 800c9ae:	2d47      	cmp	r5, #71	; 0x47
 800c9b0:	d109      	bne.n	800c9c6 <__cvt+0x66>
 800c9b2:	07fb      	lsls	r3, r7, #31
 800c9b4:	d407      	bmi.n	800c9c6 <__cvt+0x66>
 800c9b6:	9b03      	ldr	r3, [sp, #12]
 800c9b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c9ba:	1a1b      	subs	r3, r3, r0
 800c9bc:	6013      	str	r3, [r2, #0]
 800c9be:	b005      	add	sp, #20
 800c9c0:	ecbd 8b02 	vpop	{d8}
 800c9c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9c6:	2d46      	cmp	r5, #70	; 0x46
 800c9c8:	eb00 0204 	add.w	r2, r0, r4
 800c9cc:	d10c      	bne.n	800c9e8 <__cvt+0x88>
 800c9ce:	7803      	ldrb	r3, [r0, #0]
 800c9d0:	2b30      	cmp	r3, #48	; 0x30
 800c9d2:	d107      	bne.n	800c9e4 <__cvt+0x84>
 800c9d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9dc:	bf1c      	itt	ne
 800c9de:	f1c4 0401 	rsbne	r4, r4, #1
 800c9e2:	6034      	strne	r4, [r6, #0]
 800c9e4:	6833      	ldr	r3, [r6, #0]
 800c9e6:	441a      	add	r2, r3
 800c9e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c9ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9f0:	bf08      	it	eq
 800c9f2:	9203      	streq	r2, [sp, #12]
 800c9f4:	2130      	movs	r1, #48	; 0x30
 800c9f6:	9b03      	ldr	r3, [sp, #12]
 800c9f8:	4293      	cmp	r3, r2
 800c9fa:	d2dc      	bcs.n	800c9b6 <__cvt+0x56>
 800c9fc:	1c5c      	adds	r4, r3, #1
 800c9fe:	9403      	str	r4, [sp, #12]
 800ca00:	7019      	strb	r1, [r3, #0]
 800ca02:	e7f8      	b.n	800c9f6 <__cvt+0x96>

0800ca04 <__exponent>:
 800ca04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca06:	4603      	mov	r3, r0
 800ca08:	2900      	cmp	r1, #0
 800ca0a:	bfb8      	it	lt
 800ca0c:	4249      	neglt	r1, r1
 800ca0e:	f803 2b02 	strb.w	r2, [r3], #2
 800ca12:	bfb4      	ite	lt
 800ca14:	222d      	movlt	r2, #45	; 0x2d
 800ca16:	222b      	movge	r2, #43	; 0x2b
 800ca18:	2909      	cmp	r1, #9
 800ca1a:	7042      	strb	r2, [r0, #1]
 800ca1c:	dd2a      	ble.n	800ca74 <__exponent+0x70>
 800ca1e:	f10d 0407 	add.w	r4, sp, #7
 800ca22:	46a4      	mov	ip, r4
 800ca24:	270a      	movs	r7, #10
 800ca26:	46a6      	mov	lr, r4
 800ca28:	460a      	mov	r2, r1
 800ca2a:	fb91 f6f7 	sdiv	r6, r1, r7
 800ca2e:	fb07 1516 	mls	r5, r7, r6, r1
 800ca32:	3530      	adds	r5, #48	; 0x30
 800ca34:	2a63      	cmp	r2, #99	; 0x63
 800ca36:	f104 34ff 	add.w	r4, r4, #4294967295
 800ca3a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ca3e:	4631      	mov	r1, r6
 800ca40:	dcf1      	bgt.n	800ca26 <__exponent+0x22>
 800ca42:	3130      	adds	r1, #48	; 0x30
 800ca44:	f1ae 0502 	sub.w	r5, lr, #2
 800ca48:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ca4c:	1c44      	adds	r4, r0, #1
 800ca4e:	4629      	mov	r1, r5
 800ca50:	4561      	cmp	r1, ip
 800ca52:	d30a      	bcc.n	800ca6a <__exponent+0x66>
 800ca54:	f10d 0209 	add.w	r2, sp, #9
 800ca58:	eba2 020e 	sub.w	r2, r2, lr
 800ca5c:	4565      	cmp	r5, ip
 800ca5e:	bf88      	it	hi
 800ca60:	2200      	movhi	r2, #0
 800ca62:	4413      	add	r3, r2
 800ca64:	1a18      	subs	r0, r3, r0
 800ca66:	b003      	add	sp, #12
 800ca68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca6e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ca72:	e7ed      	b.n	800ca50 <__exponent+0x4c>
 800ca74:	2330      	movs	r3, #48	; 0x30
 800ca76:	3130      	adds	r1, #48	; 0x30
 800ca78:	7083      	strb	r3, [r0, #2]
 800ca7a:	70c1      	strb	r1, [r0, #3]
 800ca7c:	1d03      	adds	r3, r0, #4
 800ca7e:	e7f1      	b.n	800ca64 <__exponent+0x60>

0800ca80 <_printf_float>:
 800ca80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca84:	b08b      	sub	sp, #44	; 0x2c
 800ca86:	460c      	mov	r4, r1
 800ca88:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800ca8c:	4616      	mov	r6, r2
 800ca8e:	461f      	mov	r7, r3
 800ca90:	4605      	mov	r5, r0
 800ca92:	f001 f9e7 	bl	800de64 <_localeconv_r>
 800ca96:	f8d0 b000 	ldr.w	fp, [r0]
 800ca9a:	4658      	mov	r0, fp
 800ca9c:	f7f3 fc28 	bl	80002f0 <strlen>
 800caa0:	2300      	movs	r3, #0
 800caa2:	9308      	str	r3, [sp, #32]
 800caa4:	f8d8 3000 	ldr.w	r3, [r8]
 800caa8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800caac:	6822      	ldr	r2, [r4, #0]
 800caae:	3307      	adds	r3, #7
 800cab0:	f023 0307 	bic.w	r3, r3, #7
 800cab4:	f103 0108 	add.w	r1, r3, #8
 800cab8:	f8c8 1000 	str.w	r1, [r8]
 800cabc:	4682      	mov	sl, r0
 800cabe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800cac2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800cac6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 800cd28 <_printf_float+0x2a8>
 800caca:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 800cace:	eeb0 6bc0 	vabs.f64	d6, d0
 800cad2:	eeb4 6b47 	vcmp.f64	d6, d7
 800cad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cada:	dd24      	ble.n	800cb26 <_printf_float+0xa6>
 800cadc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800cae0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cae4:	d502      	bpl.n	800caec <_printf_float+0x6c>
 800cae6:	232d      	movs	r3, #45	; 0x2d
 800cae8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800caec:	4b90      	ldr	r3, [pc, #576]	; (800cd30 <_printf_float+0x2b0>)
 800caee:	4891      	ldr	r0, [pc, #580]	; (800cd34 <_printf_float+0x2b4>)
 800caf0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800caf4:	bf94      	ite	ls
 800caf6:	4698      	movls	r8, r3
 800caf8:	4680      	movhi	r8, r0
 800cafa:	2303      	movs	r3, #3
 800cafc:	6123      	str	r3, [r4, #16]
 800cafe:	f022 0204 	bic.w	r2, r2, #4
 800cb02:	2300      	movs	r3, #0
 800cb04:	6022      	str	r2, [r4, #0]
 800cb06:	9304      	str	r3, [sp, #16]
 800cb08:	9700      	str	r7, [sp, #0]
 800cb0a:	4633      	mov	r3, r6
 800cb0c:	aa09      	add	r2, sp, #36	; 0x24
 800cb0e:	4621      	mov	r1, r4
 800cb10:	4628      	mov	r0, r5
 800cb12:	f000 f9d3 	bl	800cebc <_printf_common>
 800cb16:	3001      	adds	r0, #1
 800cb18:	f040 808a 	bne.w	800cc30 <_printf_float+0x1b0>
 800cb1c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb20:	b00b      	add	sp, #44	; 0x2c
 800cb22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb26:	eeb4 0b40 	vcmp.f64	d0, d0
 800cb2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb2e:	d709      	bvc.n	800cb44 <_printf_float+0xc4>
 800cb30:	ee10 3a90 	vmov	r3, s1
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	bfbc      	itt	lt
 800cb38:	232d      	movlt	r3, #45	; 0x2d
 800cb3a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cb3e:	487e      	ldr	r0, [pc, #504]	; (800cd38 <_printf_float+0x2b8>)
 800cb40:	4b7e      	ldr	r3, [pc, #504]	; (800cd3c <_printf_float+0x2bc>)
 800cb42:	e7d5      	b.n	800caf0 <_printf_float+0x70>
 800cb44:	6863      	ldr	r3, [r4, #4]
 800cb46:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800cb4a:	9104      	str	r1, [sp, #16]
 800cb4c:	1c59      	adds	r1, r3, #1
 800cb4e:	d13c      	bne.n	800cbca <_printf_float+0x14a>
 800cb50:	2306      	movs	r3, #6
 800cb52:	6063      	str	r3, [r4, #4]
 800cb54:	2300      	movs	r3, #0
 800cb56:	9303      	str	r3, [sp, #12]
 800cb58:	ab08      	add	r3, sp, #32
 800cb5a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800cb5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cb62:	ab07      	add	r3, sp, #28
 800cb64:	6861      	ldr	r1, [r4, #4]
 800cb66:	9300      	str	r3, [sp, #0]
 800cb68:	6022      	str	r2, [r4, #0]
 800cb6a:	f10d 031b 	add.w	r3, sp, #27
 800cb6e:	4628      	mov	r0, r5
 800cb70:	f7ff fef6 	bl	800c960 <__cvt>
 800cb74:	9b04      	ldr	r3, [sp, #16]
 800cb76:	9907      	ldr	r1, [sp, #28]
 800cb78:	2b47      	cmp	r3, #71	; 0x47
 800cb7a:	4680      	mov	r8, r0
 800cb7c:	d108      	bne.n	800cb90 <_printf_float+0x110>
 800cb7e:	1cc8      	adds	r0, r1, #3
 800cb80:	db02      	blt.n	800cb88 <_printf_float+0x108>
 800cb82:	6863      	ldr	r3, [r4, #4]
 800cb84:	4299      	cmp	r1, r3
 800cb86:	dd41      	ble.n	800cc0c <_printf_float+0x18c>
 800cb88:	f1a9 0902 	sub.w	r9, r9, #2
 800cb8c:	fa5f f989 	uxtb.w	r9, r9
 800cb90:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cb94:	d820      	bhi.n	800cbd8 <_printf_float+0x158>
 800cb96:	3901      	subs	r1, #1
 800cb98:	464a      	mov	r2, r9
 800cb9a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cb9e:	9107      	str	r1, [sp, #28]
 800cba0:	f7ff ff30 	bl	800ca04 <__exponent>
 800cba4:	9a08      	ldr	r2, [sp, #32]
 800cba6:	9004      	str	r0, [sp, #16]
 800cba8:	1813      	adds	r3, r2, r0
 800cbaa:	2a01      	cmp	r2, #1
 800cbac:	6123      	str	r3, [r4, #16]
 800cbae:	dc02      	bgt.n	800cbb6 <_printf_float+0x136>
 800cbb0:	6822      	ldr	r2, [r4, #0]
 800cbb2:	07d2      	lsls	r2, r2, #31
 800cbb4:	d501      	bpl.n	800cbba <_printf_float+0x13a>
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	6123      	str	r3, [r4, #16]
 800cbba:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d0a2      	beq.n	800cb08 <_printf_float+0x88>
 800cbc2:	232d      	movs	r3, #45	; 0x2d
 800cbc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cbc8:	e79e      	b.n	800cb08 <_printf_float+0x88>
 800cbca:	9904      	ldr	r1, [sp, #16]
 800cbcc:	2947      	cmp	r1, #71	; 0x47
 800cbce:	d1c1      	bne.n	800cb54 <_printf_float+0xd4>
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d1bf      	bne.n	800cb54 <_printf_float+0xd4>
 800cbd4:	2301      	movs	r3, #1
 800cbd6:	e7bc      	b.n	800cb52 <_printf_float+0xd2>
 800cbd8:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800cbdc:	d118      	bne.n	800cc10 <_printf_float+0x190>
 800cbde:	2900      	cmp	r1, #0
 800cbe0:	6863      	ldr	r3, [r4, #4]
 800cbe2:	dd0b      	ble.n	800cbfc <_printf_float+0x17c>
 800cbe4:	6121      	str	r1, [r4, #16]
 800cbe6:	b913      	cbnz	r3, 800cbee <_printf_float+0x16e>
 800cbe8:	6822      	ldr	r2, [r4, #0]
 800cbea:	07d0      	lsls	r0, r2, #31
 800cbec:	d502      	bpl.n	800cbf4 <_printf_float+0x174>
 800cbee:	3301      	adds	r3, #1
 800cbf0:	440b      	add	r3, r1
 800cbf2:	6123      	str	r3, [r4, #16]
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	65a1      	str	r1, [r4, #88]	; 0x58
 800cbf8:	9304      	str	r3, [sp, #16]
 800cbfa:	e7de      	b.n	800cbba <_printf_float+0x13a>
 800cbfc:	b913      	cbnz	r3, 800cc04 <_printf_float+0x184>
 800cbfe:	6822      	ldr	r2, [r4, #0]
 800cc00:	07d2      	lsls	r2, r2, #31
 800cc02:	d501      	bpl.n	800cc08 <_printf_float+0x188>
 800cc04:	3302      	adds	r3, #2
 800cc06:	e7f4      	b.n	800cbf2 <_printf_float+0x172>
 800cc08:	2301      	movs	r3, #1
 800cc0a:	e7f2      	b.n	800cbf2 <_printf_float+0x172>
 800cc0c:	f04f 0967 	mov.w	r9, #103	; 0x67
 800cc10:	9b08      	ldr	r3, [sp, #32]
 800cc12:	4299      	cmp	r1, r3
 800cc14:	db05      	blt.n	800cc22 <_printf_float+0x1a2>
 800cc16:	6823      	ldr	r3, [r4, #0]
 800cc18:	6121      	str	r1, [r4, #16]
 800cc1a:	07d8      	lsls	r0, r3, #31
 800cc1c:	d5ea      	bpl.n	800cbf4 <_printf_float+0x174>
 800cc1e:	1c4b      	adds	r3, r1, #1
 800cc20:	e7e7      	b.n	800cbf2 <_printf_float+0x172>
 800cc22:	2900      	cmp	r1, #0
 800cc24:	bfd4      	ite	le
 800cc26:	f1c1 0202 	rsble	r2, r1, #2
 800cc2a:	2201      	movgt	r2, #1
 800cc2c:	4413      	add	r3, r2
 800cc2e:	e7e0      	b.n	800cbf2 <_printf_float+0x172>
 800cc30:	6823      	ldr	r3, [r4, #0]
 800cc32:	055a      	lsls	r2, r3, #21
 800cc34:	d407      	bmi.n	800cc46 <_printf_float+0x1c6>
 800cc36:	6923      	ldr	r3, [r4, #16]
 800cc38:	4642      	mov	r2, r8
 800cc3a:	4631      	mov	r1, r6
 800cc3c:	4628      	mov	r0, r5
 800cc3e:	47b8      	blx	r7
 800cc40:	3001      	adds	r0, #1
 800cc42:	d12a      	bne.n	800cc9a <_printf_float+0x21a>
 800cc44:	e76a      	b.n	800cb1c <_printf_float+0x9c>
 800cc46:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800cc4a:	f240 80e2 	bls.w	800ce12 <_printf_float+0x392>
 800cc4e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800cc52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cc56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc5a:	d133      	bne.n	800ccc4 <_printf_float+0x244>
 800cc5c:	4a38      	ldr	r2, [pc, #224]	; (800cd40 <_printf_float+0x2c0>)
 800cc5e:	2301      	movs	r3, #1
 800cc60:	4631      	mov	r1, r6
 800cc62:	4628      	mov	r0, r5
 800cc64:	47b8      	blx	r7
 800cc66:	3001      	adds	r0, #1
 800cc68:	f43f af58 	beq.w	800cb1c <_printf_float+0x9c>
 800cc6c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cc70:	429a      	cmp	r2, r3
 800cc72:	db02      	blt.n	800cc7a <_printf_float+0x1fa>
 800cc74:	6823      	ldr	r3, [r4, #0]
 800cc76:	07d8      	lsls	r0, r3, #31
 800cc78:	d50f      	bpl.n	800cc9a <_printf_float+0x21a>
 800cc7a:	4653      	mov	r3, sl
 800cc7c:	465a      	mov	r2, fp
 800cc7e:	4631      	mov	r1, r6
 800cc80:	4628      	mov	r0, r5
 800cc82:	47b8      	blx	r7
 800cc84:	3001      	adds	r0, #1
 800cc86:	f43f af49 	beq.w	800cb1c <_printf_float+0x9c>
 800cc8a:	f04f 0800 	mov.w	r8, #0
 800cc8e:	f104 091a 	add.w	r9, r4, #26
 800cc92:	9b08      	ldr	r3, [sp, #32]
 800cc94:	3b01      	subs	r3, #1
 800cc96:	4543      	cmp	r3, r8
 800cc98:	dc09      	bgt.n	800ccae <_printf_float+0x22e>
 800cc9a:	6823      	ldr	r3, [r4, #0]
 800cc9c:	079b      	lsls	r3, r3, #30
 800cc9e:	f100 8108 	bmi.w	800ceb2 <_printf_float+0x432>
 800cca2:	68e0      	ldr	r0, [r4, #12]
 800cca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cca6:	4298      	cmp	r0, r3
 800cca8:	bfb8      	it	lt
 800ccaa:	4618      	movlt	r0, r3
 800ccac:	e738      	b.n	800cb20 <_printf_float+0xa0>
 800ccae:	2301      	movs	r3, #1
 800ccb0:	464a      	mov	r2, r9
 800ccb2:	4631      	mov	r1, r6
 800ccb4:	4628      	mov	r0, r5
 800ccb6:	47b8      	blx	r7
 800ccb8:	3001      	adds	r0, #1
 800ccba:	f43f af2f 	beq.w	800cb1c <_printf_float+0x9c>
 800ccbe:	f108 0801 	add.w	r8, r8, #1
 800ccc2:	e7e6      	b.n	800cc92 <_printf_float+0x212>
 800ccc4:	9b07      	ldr	r3, [sp, #28]
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	dc3c      	bgt.n	800cd44 <_printf_float+0x2c4>
 800ccca:	4a1d      	ldr	r2, [pc, #116]	; (800cd40 <_printf_float+0x2c0>)
 800cccc:	2301      	movs	r3, #1
 800ccce:	4631      	mov	r1, r6
 800ccd0:	4628      	mov	r0, r5
 800ccd2:	47b8      	blx	r7
 800ccd4:	3001      	adds	r0, #1
 800ccd6:	f43f af21 	beq.w	800cb1c <_printf_float+0x9c>
 800ccda:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800ccde:	4313      	orrs	r3, r2
 800cce0:	d102      	bne.n	800cce8 <_printf_float+0x268>
 800cce2:	6823      	ldr	r3, [r4, #0]
 800cce4:	07d9      	lsls	r1, r3, #31
 800cce6:	d5d8      	bpl.n	800cc9a <_printf_float+0x21a>
 800cce8:	4653      	mov	r3, sl
 800ccea:	465a      	mov	r2, fp
 800ccec:	4631      	mov	r1, r6
 800ccee:	4628      	mov	r0, r5
 800ccf0:	47b8      	blx	r7
 800ccf2:	3001      	adds	r0, #1
 800ccf4:	f43f af12 	beq.w	800cb1c <_printf_float+0x9c>
 800ccf8:	f04f 0900 	mov.w	r9, #0
 800ccfc:	f104 0a1a 	add.w	sl, r4, #26
 800cd00:	9b07      	ldr	r3, [sp, #28]
 800cd02:	425b      	negs	r3, r3
 800cd04:	454b      	cmp	r3, r9
 800cd06:	dc01      	bgt.n	800cd0c <_printf_float+0x28c>
 800cd08:	9b08      	ldr	r3, [sp, #32]
 800cd0a:	e795      	b.n	800cc38 <_printf_float+0x1b8>
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	4652      	mov	r2, sl
 800cd10:	4631      	mov	r1, r6
 800cd12:	4628      	mov	r0, r5
 800cd14:	47b8      	blx	r7
 800cd16:	3001      	adds	r0, #1
 800cd18:	f43f af00 	beq.w	800cb1c <_printf_float+0x9c>
 800cd1c:	f109 0901 	add.w	r9, r9, #1
 800cd20:	e7ee      	b.n	800cd00 <_printf_float+0x280>
 800cd22:	bf00      	nop
 800cd24:	f3af 8000 	nop.w
 800cd28:	ffffffff 	.word	0xffffffff
 800cd2c:	7fefffff 	.word	0x7fefffff
 800cd30:	08031f14 	.word	0x08031f14
 800cd34:	08031f18 	.word	0x08031f18
 800cd38:	08031f20 	.word	0x08031f20
 800cd3c:	08031f1c 	.word	0x08031f1c
 800cd40:	08031f24 	.word	0x08031f24
 800cd44:	9a08      	ldr	r2, [sp, #32]
 800cd46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cd48:	429a      	cmp	r2, r3
 800cd4a:	bfa8      	it	ge
 800cd4c:	461a      	movge	r2, r3
 800cd4e:	2a00      	cmp	r2, #0
 800cd50:	4691      	mov	r9, r2
 800cd52:	dc38      	bgt.n	800cdc6 <_printf_float+0x346>
 800cd54:	2300      	movs	r3, #0
 800cd56:	9305      	str	r3, [sp, #20]
 800cd58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd5c:	f104 021a 	add.w	r2, r4, #26
 800cd60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cd62:	9905      	ldr	r1, [sp, #20]
 800cd64:	9304      	str	r3, [sp, #16]
 800cd66:	eba3 0309 	sub.w	r3, r3, r9
 800cd6a:	428b      	cmp	r3, r1
 800cd6c:	dc33      	bgt.n	800cdd6 <_printf_float+0x356>
 800cd6e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cd72:	429a      	cmp	r2, r3
 800cd74:	db3c      	blt.n	800cdf0 <_printf_float+0x370>
 800cd76:	6823      	ldr	r3, [r4, #0]
 800cd78:	07da      	lsls	r2, r3, #31
 800cd7a:	d439      	bmi.n	800cdf0 <_printf_float+0x370>
 800cd7c:	9a08      	ldr	r2, [sp, #32]
 800cd7e:	9b04      	ldr	r3, [sp, #16]
 800cd80:	9907      	ldr	r1, [sp, #28]
 800cd82:	1ad3      	subs	r3, r2, r3
 800cd84:	eba2 0901 	sub.w	r9, r2, r1
 800cd88:	4599      	cmp	r9, r3
 800cd8a:	bfa8      	it	ge
 800cd8c:	4699      	movge	r9, r3
 800cd8e:	f1b9 0f00 	cmp.w	r9, #0
 800cd92:	dc35      	bgt.n	800ce00 <_printf_float+0x380>
 800cd94:	f04f 0800 	mov.w	r8, #0
 800cd98:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd9c:	f104 0a1a 	add.w	sl, r4, #26
 800cda0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 800cda4:	1a9b      	subs	r3, r3, r2
 800cda6:	eba3 0309 	sub.w	r3, r3, r9
 800cdaa:	4543      	cmp	r3, r8
 800cdac:	f77f af75 	ble.w	800cc9a <_printf_float+0x21a>
 800cdb0:	2301      	movs	r3, #1
 800cdb2:	4652      	mov	r2, sl
 800cdb4:	4631      	mov	r1, r6
 800cdb6:	4628      	mov	r0, r5
 800cdb8:	47b8      	blx	r7
 800cdba:	3001      	adds	r0, #1
 800cdbc:	f43f aeae 	beq.w	800cb1c <_printf_float+0x9c>
 800cdc0:	f108 0801 	add.w	r8, r8, #1
 800cdc4:	e7ec      	b.n	800cda0 <_printf_float+0x320>
 800cdc6:	4613      	mov	r3, r2
 800cdc8:	4631      	mov	r1, r6
 800cdca:	4642      	mov	r2, r8
 800cdcc:	4628      	mov	r0, r5
 800cdce:	47b8      	blx	r7
 800cdd0:	3001      	adds	r0, #1
 800cdd2:	d1bf      	bne.n	800cd54 <_printf_float+0x2d4>
 800cdd4:	e6a2      	b.n	800cb1c <_printf_float+0x9c>
 800cdd6:	2301      	movs	r3, #1
 800cdd8:	4631      	mov	r1, r6
 800cdda:	4628      	mov	r0, r5
 800cddc:	9204      	str	r2, [sp, #16]
 800cdde:	47b8      	blx	r7
 800cde0:	3001      	adds	r0, #1
 800cde2:	f43f ae9b 	beq.w	800cb1c <_printf_float+0x9c>
 800cde6:	9b05      	ldr	r3, [sp, #20]
 800cde8:	9a04      	ldr	r2, [sp, #16]
 800cdea:	3301      	adds	r3, #1
 800cdec:	9305      	str	r3, [sp, #20]
 800cdee:	e7b7      	b.n	800cd60 <_printf_float+0x2e0>
 800cdf0:	4653      	mov	r3, sl
 800cdf2:	465a      	mov	r2, fp
 800cdf4:	4631      	mov	r1, r6
 800cdf6:	4628      	mov	r0, r5
 800cdf8:	47b8      	blx	r7
 800cdfa:	3001      	adds	r0, #1
 800cdfc:	d1be      	bne.n	800cd7c <_printf_float+0x2fc>
 800cdfe:	e68d      	b.n	800cb1c <_printf_float+0x9c>
 800ce00:	9a04      	ldr	r2, [sp, #16]
 800ce02:	464b      	mov	r3, r9
 800ce04:	4442      	add	r2, r8
 800ce06:	4631      	mov	r1, r6
 800ce08:	4628      	mov	r0, r5
 800ce0a:	47b8      	blx	r7
 800ce0c:	3001      	adds	r0, #1
 800ce0e:	d1c1      	bne.n	800cd94 <_printf_float+0x314>
 800ce10:	e684      	b.n	800cb1c <_printf_float+0x9c>
 800ce12:	9a08      	ldr	r2, [sp, #32]
 800ce14:	2a01      	cmp	r2, #1
 800ce16:	dc01      	bgt.n	800ce1c <_printf_float+0x39c>
 800ce18:	07db      	lsls	r3, r3, #31
 800ce1a:	d537      	bpl.n	800ce8c <_printf_float+0x40c>
 800ce1c:	2301      	movs	r3, #1
 800ce1e:	4642      	mov	r2, r8
 800ce20:	4631      	mov	r1, r6
 800ce22:	4628      	mov	r0, r5
 800ce24:	47b8      	blx	r7
 800ce26:	3001      	adds	r0, #1
 800ce28:	f43f ae78 	beq.w	800cb1c <_printf_float+0x9c>
 800ce2c:	4653      	mov	r3, sl
 800ce2e:	465a      	mov	r2, fp
 800ce30:	4631      	mov	r1, r6
 800ce32:	4628      	mov	r0, r5
 800ce34:	47b8      	blx	r7
 800ce36:	3001      	adds	r0, #1
 800ce38:	f43f ae70 	beq.w	800cb1c <_printf_float+0x9c>
 800ce3c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800ce40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ce44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce48:	d01b      	beq.n	800ce82 <_printf_float+0x402>
 800ce4a:	9b08      	ldr	r3, [sp, #32]
 800ce4c:	f108 0201 	add.w	r2, r8, #1
 800ce50:	3b01      	subs	r3, #1
 800ce52:	4631      	mov	r1, r6
 800ce54:	4628      	mov	r0, r5
 800ce56:	47b8      	blx	r7
 800ce58:	3001      	adds	r0, #1
 800ce5a:	d10e      	bne.n	800ce7a <_printf_float+0x3fa>
 800ce5c:	e65e      	b.n	800cb1c <_printf_float+0x9c>
 800ce5e:	2301      	movs	r3, #1
 800ce60:	464a      	mov	r2, r9
 800ce62:	4631      	mov	r1, r6
 800ce64:	4628      	mov	r0, r5
 800ce66:	47b8      	blx	r7
 800ce68:	3001      	adds	r0, #1
 800ce6a:	f43f ae57 	beq.w	800cb1c <_printf_float+0x9c>
 800ce6e:	f108 0801 	add.w	r8, r8, #1
 800ce72:	9b08      	ldr	r3, [sp, #32]
 800ce74:	3b01      	subs	r3, #1
 800ce76:	4543      	cmp	r3, r8
 800ce78:	dcf1      	bgt.n	800ce5e <_printf_float+0x3de>
 800ce7a:	9b04      	ldr	r3, [sp, #16]
 800ce7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800ce80:	e6db      	b.n	800cc3a <_printf_float+0x1ba>
 800ce82:	f04f 0800 	mov.w	r8, #0
 800ce86:	f104 091a 	add.w	r9, r4, #26
 800ce8a:	e7f2      	b.n	800ce72 <_printf_float+0x3f2>
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	4642      	mov	r2, r8
 800ce90:	e7df      	b.n	800ce52 <_printf_float+0x3d2>
 800ce92:	2301      	movs	r3, #1
 800ce94:	464a      	mov	r2, r9
 800ce96:	4631      	mov	r1, r6
 800ce98:	4628      	mov	r0, r5
 800ce9a:	47b8      	blx	r7
 800ce9c:	3001      	adds	r0, #1
 800ce9e:	f43f ae3d 	beq.w	800cb1c <_printf_float+0x9c>
 800cea2:	f108 0801 	add.w	r8, r8, #1
 800cea6:	68e3      	ldr	r3, [r4, #12]
 800cea8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ceaa:	1a5b      	subs	r3, r3, r1
 800ceac:	4543      	cmp	r3, r8
 800ceae:	dcf0      	bgt.n	800ce92 <_printf_float+0x412>
 800ceb0:	e6f7      	b.n	800cca2 <_printf_float+0x222>
 800ceb2:	f04f 0800 	mov.w	r8, #0
 800ceb6:	f104 0919 	add.w	r9, r4, #25
 800ceba:	e7f4      	b.n	800cea6 <_printf_float+0x426>

0800cebc <_printf_common>:
 800cebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cec0:	4616      	mov	r6, r2
 800cec2:	4699      	mov	r9, r3
 800cec4:	688a      	ldr	r2, [r1, #8]
 800cec6:	690b      	ldr	r3, [r1, #16]
 800cec8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cecc:	4293      	cmp	r3, r2
 800cece:	bfb8      	it	lt
 800ced0:	4613      	movlt	r3, r2
 800ced2:	6033      	str	r3, [r6, #0]
 800ced4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ced8:	4607      	mov	r7, r0
 800ceda:	460c      	mov	r4, r1
 800cedc:	b10a      	cbz	r2, 800cee2 <_printf_common+0x26>
 800cede:	3301      	adds	r3, #1
 800cee0:	6033      	str	r3, [r6, #0]
 800cee2:	6823      	ldr	r3, [r4, #0]
 800cee4:	0699      	lsls	r1, r3, #26
 800cee6:	bf42      	ittt	mi
 800cee8:	6833      	ldrmi	r3, [r6, #0]
 800ceea:	3302      	addmi	r3, #2
 800ceec:	6033      	strmi	r3, [r6, #0]
 800ceee:	6825      	ldr	r5, [r4, #0]
 800cef0:	f015 0506 	ands.w	r5, r5, #6
 800cef4:	d106      	bne.n	800cf04 <_printf_common+0x48>
 800cef6:	f104 0a19 	add.w	sl, r4, #25
 800cefa:	68e3      	ldr	r3, [r4, #12]
 800cefc:	6832      	ldr	r2, [r6, #0]
 800cefe:	1a9b      	subs	r3, r3, r2
 800cf00:	42ab      	cmp	r3, r5
 800cf02:	dc26      	bgt.n	800cf52 <_printf_common+0x96>
 800cf04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cf08:	1e13      	subs	r3, r2, #0
 800cf0a:	6822      	ldr	r2, [r4, #0]
 800cf0c:	bf18      	it	ne
 800cf0e:	2301      	movne	r3, #1
 800cf10:	0692      	lsls	r2, r2, #26
 800cf12:	d42b      	bmi.n	800cf6c <_printf_common+0xb0>
 800cf14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cf18:	4649      	mov	r1, r9
 800cf1a:	4638      	mov	r0, r7
 800cf1c:	47c0      	blx	r8
 800cf1e:	3001      	adds	r0, #1
 800cf20:	d01e      	beq.n	800cf60 <_printf_common+0xa4>
 800cf22:	6823      	ldr	r3, [r4, #0]
 800cf24:	68e5      	ldr	r5, [r4, #12]
 800cf26:	6832      	ldr	r2, [r6, #0]
 800cf28:	f003 0306 	and.w	r3, r3, #6
 800cf2c:	2b04      	cmp	r3, #4
 800cf2e:	bf08      	it	eq
 800cf30:	1aad      	subeq	r5, r5, r2
 800cf32:	68a3      	ldr	r3, [r4, #8]
 800cf34:	6922      	ldr	r2, [r4, #16]
 800cf36:	bf0c      	ite	eq
 800cf38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf3c:	2500      	movne	r5, #0
 800cf3e:	4293      	cmp	r3, r2
 800cf40:	bfc4      	itt	gt
 800cf42:	1a9b      	subgt	r3, r3, r2
 800cf44:	18ed      	addgt	r5, r5, r3
 800cf46:	2600      	movs	r6, #0
 800cf48:	341a      	adds	r4, #26
 800cf4a:	42b5      	cmp	r5, r6
 800cf4c:	d11a      	bne.n	800cf84 <_printf_common+0xc8>
 800cf4e:	2000      	movs	r0, #0
 800cf50:	e008      	b.n	800cf64 <_printf_common+0xa8>
 800cf52:	2301      	movs	r3, #1
 800cf54:	4652      	mov	r2, sl
 800cf56:	4649      	mov	r1, r9
 800cf58:	4638      	mov	r0, r7
 800cf5a:	47c0      	blx	r8
 800cf5c:	3001      	adds	r0, #1
 800cf5e:	d103      	bne.n	800cf68 <_printf_common+0xac>
 800cf60:	f04f 30ff 	mov.w	r0, #4294967295
 800cf64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf68:	3501      	adds	r5, #1
 800cf6a:	e7c6      	b.n	800cefa <_printf_common+0x3e>
 800cf6c:	18e1      	adds	r1, r4, r3
 800cf6e:	1c5a      	adds	r2, r3, #1
 800cf70:	2030      	movs	r0, #48	; 0x30
 800cf72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800cf76:	4422      	add	r2, r4
 800cf78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800cf7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800cf80:	3302      	adds	r3, #2
 800cf82:	e7c7      	b.n	800cf14 <_printf_common+0x58>
 800cf84:	2301      	movs	r3, #1
 800cf86:	4622      	mov	r2, r4
 800cf88:	4649      	mov	r1, r9
 800cf8a:	4638      	mov	r0, r7
 800cf8c:	47c0      	blx	r8
 800cf8e:	3001      	adds	r0, #1
 800cf90:	d0e6      	beq.n	800cf60 <_printf_common+0xa4>
 800cf92:	3601      	adds	r6, #1
 800cf94:	e7d9      	b.n	800cf4a <_printf_common+0x8e>
	...

0800cf98 <_printf_i>:
 800cf98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf9c:	460c      	mov	r4, r1
 800cf9e:	4691      	mov	r9, r2
 800cfa0:	7e27      	ldrb	r7, [r4, #24]
 800cfa2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cfa4:	2f78      	cmp	r7, #120	; 0x78
 800cfa6:	4680      	mov	r8, r0
 800cfa8:	469a      	mov	sl, r3
 800cfaa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cfae:	d807      	bhi.n	800cfc0 <_printf_i+0x28>
 800cfb0:	2f62      	cmp	r7, #98	; 0x62
 800cfb2:	d80a      	bhi.n	800cfca <_printf_i+0x32>
 800cfb4:	2f00      	cmp	r7, #0
 800cfb6:	f000 80d8 	beq.w	800d16a <_printf_i+0x1d2>
 800cfba:	2f58      	cmp	r7, #88	; 0x58
 800cfbc:	f000 80a3 	beq.w	800d106 <_printf_i+0x16e>
 800cfc0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800cfc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800cfc8:	e03a      	b.n	800d040 <_printf_i+0xa8>
 800cfca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800cfce:	2b15      	cmp	r3, #21
 800cfd0:	d8f6      	bhi.n	800cfc0 <_printf_i+0x28>
 800cfd2:	a001      	add	r0, pc, #4	; (adr r0, 800cfd8 <_printf_i+0x40>)
 800cfd4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800cfd8:	0800d031 	.word	0x0800d031
 800cfdc:	0800d045 	.word	0x0800d045
 800cfe0:	0800cfc1 	.word	0x0800cfc1
 800cfe4:	0800cfc1 	.word	0x0800cfc1
 800cfe8:	0800cfc1 	.word	0x0800cfc1
 800cfec:	0800cfc1 	.word	0x0800cfc1
 800cff0:	0800d045 	.word	0x0800d045
 800cff4:	0800cfc1 	.word	0x0800cfc1
 800cff8:	0800cfc1 	.word	0x0800cfc1
 800cffc:	0800cfc1 	.word	0x0800cfc1
 800d000:	0800cfc1 	.word	0x0800cfc1
 800d004:	0800d151 	.word	0x0800d151
 800d008:	0800d075 	.word	0x0800d075
 800d00c:	0800d133 	.word	0x0800d133
 800d010:	0800cfc1 	.word	0x0800cfc1
 800d014:	0800cfc1 	.word	0x0800cfc1
 800d018:	0800d173 	.word	0x0800d173
 800d01c:	0800cfc1 	.word	0x0800cfc1
 800d020:	0800d075 	.word	0x0800d075
 800d024:	0800cfc1 	.word	0x0800cfc1
 800d028:	0800cfc1 	.word	0x0800cfc1
 800d02c:	0800d13b 	.word	0x0800d13b
 800d030:	680b      	ldr	r3, [r1, #0]
 800d032:	1d1a      	adds	r2, r3, #4
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	600a      	str	r2, [r1, #0]
 800d038:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800d03c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d040:	2301      	movs	r3, #1
 800d042:	e0a3      	b.n	800d18c <_printf_i+0x1f4>
 800d044:	6825      	ldr	r5, [r4, #0]
 800d046:	6808      	ldr	r0, [r1, #0]
 800d048:	062e      	lsls	r6, r5, #24
 800d04a:	f100 0304 	add.w	r3, r0, #4
 800d04e:	d50a      	bpl.n	800d066 <_printf_i+0xce>
 800d050:	6805      	ldr	r5, [r0, #0]
 800d052:	600b      	str	r3, [r1, #0]
 800d054:	2d00      	cmp	r5, #0
 800d056:	da03      	bge.n	800d060 <_printf_i+0xc8>
 800d058:	232d      	movs	r3, #45	; 0x2d
 800d05a:	426d      	negs	r5, r5
 800d05c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d060:	485e      	ldr	r0, [pc, #376]	; (800d1dc <_printf_i+0x244>)
 800d062:	230a      	movs	r3, #10
 800d064:	e019      	b.n	800d09a <_printf_i+0x102>
 800d066:	f015 0f40 	tst.w	r5, #64	; 0x40
 800d06a:	6805      	ldr	r5, [r0, #0]
 800d06c:	600b      	str	r3, [r1, #0]
 800d06e:	bf18      	it	ne
 800d070:	b22d      	sxthne	r5, r5
 800d072:	e7ef      	b.n	800d054 <_printf_i+0xbc>
 800d074:	680b      	ldr	r3, [r1, #0]
 800d076:	6825      	ldr	r5, [r4, #0]
 800d078:	1d18      	adds	r0, r3, #4
 800d07a:	6008      	str	r0, [r1, #0]
 800d07c:	0628      	lsls	r0, r5, #24
 800d07e:	d501      	bpl.n	800d084 <_printf_i+0xec>
 800d080:	681d      	ldr	r5, [r3, #0]
 800d082:	e002      	b.n	800d08a <_printf_i+0xf2>
 800d084:	0669      	lsls	r1, r5, #25
 800d086:	d5fb      	bpl.n	800d080 <_printf_i+0xe8>
 800d088:	881d      	ldrh	r5, [r3, #0]
 800d08a:	4854      	ldr	r0, [pc, #336]	; (800d1dc <_printf_i+0x244>)
 800d08c:	2f6f      	cmp	r7, #111	; 0x6f
 800d08e:	bf0c      	ite	eq
 800d090:	2308      	moveq	r3, #8
 800d092:	230a      	movne	r3, #10
 800d094:	2100      	movs	r1, #0
 800d096:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d09a:	6866      	ldr	r6, [r4, #4]
 800d09c:	60a6      	str	r6, [r4, #8]
 800d09e:	2e00      	cmp	r6, #0
 800d0a0:	bfa2      	ittt	ge
 800d0a2:	6821      	ldrge	r1, [r4, #0]
 800d0a4:	f021 0104 	bicge.w	r1, r1, #4
 800d0a8:	6021      	strge	r1, [r4, #0]
 800d0aa:	b90d      	cbnz	r5, 800d0b0 <_printf_i+0x118>
 800d0ac:	2e00      	cmp	r6, #0
 800d0ae:	d04d      	beq.n	800d14c <_printf_i+0x1b4>
 800d0b0:	4616      	mov	r6, r2
 800d0b2:	fbb5 f1f3 	udiv	r1, r5, r3
 800d0b6:	fb03 5711 	mls	r7, r3, r1, r5
 800d0ba:	5dc7      	ldrb	r7, [r0, r7]
 800d0bc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d0c0:	462f      	mov	r7, r5
 800d0c2:	42bb      	cmp	r3, r7
 800d0c4:	460d      	mov	r5, r1
 800d0c6:	d9f4      	bls.n	800d0b2 <_printf_i+0x11a>
 800d0c8:	2b08      	cmp	r3, #8
 800d0ca:	d10b      	bne.n	800d0e4 <_printf_i+0x14c>
 800d0cc:	6823      	ldr	r3, [r4, #0]
 800d0ce:	07df      	lsls	r7, r3, #31
 800d0d0:	d508      	bpl.n	800d0e4 <_printf_i+0x14c>
 800d0d2:	6923      	ldr	r3, [r4, #16]
 800d0d4:	6861      	ldr	r1, [r4, #4]
 800d0d6:	4299      	cmp	r1, r3
 800d0d8:	bfde      	ittt	le
 800d0da:	2330      	movle	r3, #48	; 0x30
 800d0dc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d0e0:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d0e4:	1b92      	subs	r2, r2, r6
 800d0e6:	6122      	str	r2, [r4, #16]
 800d0e8:	f8cd a000 	str.w	sl, [sp]
 800d0ec:	464b      	mov	r3, r9
 800d0ee:	aa03      	add	r2, sp, #12
 800d0f0:	4621      	mov	r1, r4
 800d0f2:	4640      	mov	r0, r8
 800d0f4:	f7ff fee2 	bl	800cebc <_printf_common>
 800d0f8:	3001      	adds	r0, #1
 800d0fa:	d14c      	bne.n	800d196 <_printf_i+0x1fe>
 800d0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800d100:	b004      	add	sp, #16
 800d102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d106:	4835      	ldr	r0, [pc, #212]	; (800d1dc <_printf_i+0x244>)
 800d108:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d10c:	6823      	ldr	r3, [r4, #0]
 800d10e:	680e      	ldr	r6, [r1, #0]
 800d110:	061f      	lsls	r7, r3, #24
 800d112:	f856 5b04 	ldr.w	r5, [r6], #4
 800d116:	600e      	str	r6, [r1, #0]
 800d118:	d514      	bpl.n	800d144 <_printf_i+0x1ac>
 800d11a:	07d9      	lsls	r1, r3, #31
 800d11c:	bf44      	itt	mi
 800d11e:	f043 0320 	orrmi.w	r3, r3, #32
 800d122:	6023      	strmi	r3, [r4, #0]
 800d124:	b91d      	cbnz	r5, 800d12e <_printf_i+0x196>
 800d126:	6823      	ldr	r3, [r4, #0]
 800d128:	f023 0320 	bic.w	r3, r3, #32
 800d12c:	6023      	str	r3, [r4, #0]
 800d12e:	2310      	movs	r3, #16
 800d130:	e7b0      	b.n	800d094 <_printf_i+0xfc>
 800d132:	6823      	ldr	r3, [r4, #0]
 800d134:	f043 0320 	orr.w	r3, r3, #32
 800d138:	6023      	str	r3, [r4, #0]
 800d13a:	2378      	movs	r3, #120	; 0x78
 800d13c:	4828      	ldr	r0, [pc, #160]	; (800d1e0 <_printf_i+0x248>)
 800d13e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d142:	e7e3      	b.n	800d10c <_printf_i+0x174>
 800d144:	065e      	lsls	r6, r3, #25
 800d146:	bf48      	it	mi
 800d148:	b2ad      	uxthmi	r5, r5
 800d14a:	e7e6      	b.n	800d11a <_printf_i+0x182>
 800d14c:	4616      	mov	r6, r2
 800d14e:	e7bb      	b.n	800d0c8 <_printf_i+0x130>
 800d150:	680b      	ldr	r3, [r1, #0]
 800d152:	6826      	ldr	r6, [r4, #0]
 800d154:	6960      	ldr	r0, [r4, #20]
 800d156:	1d1d      	adds	r5, r3, #4
 800d158:	600d      	str	r5, [r1, #0]
 800d15a:	0635      	lsls	r5, r6, #24
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	d501      	bpl.n	800d164 <_printf_i+0x1cc>
 800d160:	6018      	str	r0, [r3, #0]
 800d162:	e002      	b.n	800d16a <_printf_i+0x1d2>
 800d164:	0671      	lsls	r1, r6, #25
 800d166:	d5fb      	bpl.n	800d160 <_printf_i+0x1c8>
 800d168:	8018      	strh	r0, [r3, #0]
 800d16a:	2300      	movs	r3, #0
 800d16c:	6123      	str	r3, [r4, #16]
 800d16e:	4616      	mov	r6, r2
 800d170:	e7ba      	b.n	800d0e8 <_printf_i+0x150>
 800d172:	680b      	ldr	r3, [r1, #0]
 800d174:	1d1a      	adds	r2, r3, #4
 800d176:	600a      	str	r2, [r1, #0]
 800d178:	681e      	ldr	r6, [r3, #0]
 800d17a:	6862      	ldr	r2, [r4, #4]
 800d17c:	2100      	movs	r1, #0
 800d17e:	4630      	mov	r0, r6
 800d180:	f7f3 f8be 	bl	8000300 <memchr>
 800d184:	b108      	cbz	r0, 800d18a <_printf_i+0x1f2>
 800d186:	1b80      	subs	r0, r0, r6
 800d188:	6060      	str	r0, [r4, #4]
 800d18a:	6863      	ldr	r3, [r4, #4]
 800d18c:	6123      	str	r3, [r4, #16]
 800d18e:	2300      	movs	r3, #0
 800d190:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d194:	e7a8      	b.n	800d0e8 <_printf_i+0x150>
 800d196:	6923      	ldr	r3, [r4, #16]
 800d198:	4632      	mov	r2, r6
 800d19a:	4649      	mov	r1, r9
 800d19c:	4640      	mov	r0, r8
 800d19e:	47d0      	blx	sl
 800d1a0:	3001      	adds	r0, #1
 800d1a2:	d0ab      	beq.n	800d0fc <_printf_i+0x164>
 800d1a4:	6823      	ldr	r3, [r4, #0]
 800d1a6:	079b      	lsls	r3, r3, #30
 800d1a8:	d413      	bmi.n	800d1d2 <_printf_i+0x23a>
 800d1aa:	68e0      	ldr	r0, [r4, #12]
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	4298      	cmp	r0, r3
 800d1b0:	bfb8      	it	lt
 800d1b2:	4618      	movlt	r0, r3
 800d1b4:	e7a4      	b.n	800d100 <_printf_i+0x168>
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	4632      	mov	r2, r6
 800d1ba:	4649      	mov	r1, r9
 800d1bc:	4640      	mov	r0, r8
 800d1be:	47d0      	blx	sl
 800d1c0:	3001      	adds	r0, #1
 800d1c2:	d09b      	beq.n	800d0fc <_printf_i+0x164>
 800d1c4:	3501      	adds	r5, #1
 800d1c6:	68e3      	ldr	r3, [r4, #12]
 800d1c8:	9903      	ldr	r1, [sp, #12]
 800d1ca:	1a5b      	subs	r3, r3, r1
 800d1cc:	42ab      	cmp	r3, r5
 800d1ce:	dcf2      	bgt.n	800d1b6 <_printf_i+0x21e>
 800d1d0:	e7eb      	b.n	800d1aa <_printf_i+0x212>
 800d1d2:	2500      	movs	r5, #0
 800d1d4:	f104 0619 	add.w	r6, r4, #25
 800d1d8:	e7f5      	b.n	800d1c6 <_printf_i+0x22e>
 800d1da:	bf00      	nop
 800d1dc:	08031f26 	.word	0x08031f26
 800d1e0:	08031f37 	.word	0x08031f37

0800d1e4 <_sbrk_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	4d06      	ldr	r5, [pc, #24]	; (800d200 <_sbrk_r+0x1c>)
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	4608      	mov	r0, r1
 800d1ee:	602b      	str	r3, [r5, #0]
 800d1f0:	f7f3 fef8 	bl	8000fe4 <_sbrk>
 800d1f4:	1c43      	adds	r3, r0, #1
 800d1f6:	d102      	bne.n	800d1fe <_sbrk_r+0x1a>
 800d1f8:	682b      	ldr	r3, [r5, #0]
 800d1fa:	b103      	cbz	r3, 800d1fe <_sbrk_r+0x1a>
 800d1fc:	6023      	str	r3, [r4, #0]
 800d1fe:	bd38      	pop	{r3, r4, r5, pc}
 800d200:	24004558 	.word	0x24004558

0800d204 <siprintf>:
 800d204:	b40e      	push	{r1, r2, r3}
 800d206:	b500      	push	{lr}
 800d208:	b09c      	sub	sp, #112	; 0x70
 800d20a:	ab1d      	add	r3, sp, #116	; 0x74
 800d20c:	9002      	str	r0, [sp, #8]
 800d20e:	9006      	str	r0, [sp, #24]
 800d210:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d214:	4809      	ldr	r0, [pc, #36]	; (800d23c <siprintf+0x38>)
 800d216:	9107      	str	r1, [sp, #28]
 800d218:	9104      	str	r1, [sp, #16]
 800d21a:	4909      	ldr	r1, [pc, #36]	; (800d240 <siprintf+0x3c>)
 800d21c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d220:	9105      	str	r1, [sp, #20]
 800d222:	6800      	ldr	r0, [r0, #0]
 800d224:	9301      	str	r3, [sp, #4]
 800d226:	a902      	add	r1, sp, #8
 800d228:	f001 fa3a 	bl	800e6a0 <_svfiprintf_r>
 800d22c:	9b02      	ldr	r3, [sp, #8]
 800d22e:	2200      	movs	r2, #0
 800d230:	701a      	strb	r2, [r3, #0]
 800d232:	b01c      	add	sp, #112	; 0x70
 800d234:	f85d eb04 	ldr.w	lr, [sp], #4
 800d238:	b003      	add	sp, #12
 800d23a:	4770      	bx	lr
 800d23c:	24000d0c 	.word	0x24000d0c
 800d240:	ffff0208 	.word	0xffff0208

0800d244 <quorem>:
 800d244:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d248:	6903      	ldr	r3, [r0, #16]
 800d24a:	690c      	ldr	r4, [r1, #16]
 800d24c:	42a3      	cmp	r3, r4
 800d24e:	4607      	mov	r7, r0
 800d250:	f2c0 8081 	blt.w	800d356 <quorem+0x112>
 800d254:	3c01      	subs	r4, #1
 800d256:	f101 0814 	add.w	r8, r1, #20
 800d25a:	f100 0514 	add.w	r5, r0, #20
 800d25e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d262:	9301      	str	r3, [sp, #4]
 800d264:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d268:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d26c:	3301      	adds	r3, #1
 800d26e:	429a      	cmp	r2, r3
 800d270:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d274:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d278:	fbb2 f6f3 	udiv	r6, r2, r3
 800d27c:	d331      	bcc.n	800d2e2 <quorem+0x9e>
 800d27e:	f04f 0e00 	mov.w	lr, #0
 800d282:	4640      	mov	r0, r8
 800d284:	46ac      	mov	ip, r5
 800d286:	46f2      	mov	sl, lr
 800d288:	f850 2b04 	ldr.w	r2, [r0], #4
 800d28c:	b293      	uxth	r3, r2
 800d28e:	fb06 e303 	mla	r3, r6, r3, lr
 800d292:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d296:	b29b      	uxth	r3, r3
 800d298:	ebaa 0303 	sub.w	r3, sl, r3
 800d29c:	0c12      	lsrs	r2, r2, #16
 800d29e:	f8dc a000 	ldr.w	sl, [ip]
 800d2a2:	fb06 e202 	mla	r2, r6, r2, lr
 800d2a6:	fa13 f38a 	uxtah	r3, r3, sl
 800d2aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d2ae:	fa1f fa82 	uxth.w	sl, r2
 800d2b2:	f8dc 2000 	ldr.w	r2, [ip]
 800d2b6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800d2ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d2be:	b29b      	uxth	r3, r3
 800d2c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d2c4:	4581      	cmp	r9, r0
 800d2c6:	f84c 3b04 	str.w	r3, [ip], #4
 800d2ca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d2ce:	d2db      	bcs.n	800d288 <quorem+0x44>
 800d2d0:	f855 300b 	ldr.w	r3, [r5, fp]
 800d2d4:	b92b      	cbnz	r3, 800d2e2 <quorem+0x9e>
 800d2d6:	9b01      	ldr	r3, [sp, #4]
 800d2d8:	3b04      	subs	r3, #4
 800d2da:	429d      	cmp	r5, r3
 800d2dc:	461a      	mov	r2, r3
 800d2de:	d32e      	bcc.n	800d33e <quorem+0xfa>
 800d2e0:	613c      	str	r4, [r7, #16]
 800d2e2:	4638      	mov	r0, r7
 800d2e4:	f001 f84c 	bl	800e380 <__mcmp>
 800d2e8:	2800      	cmp	r0, #0
 800d2ea:	db24      	blt.n	800d336 <quorem+0xf2>
 800d2ec:	3601      	adds	r6, #1
 800d2ee:	4628      	mov	r0, r5
 800d2f0:	f04f 0c00 	mov.w	ip, #0
 800d2f4:	f858 2b04 	ldr.w	r2, [r8], #4
 800d2f8:	f8d0 e000 	ldr.w	lr, [r0]
 800d2fc:	b293      	uxth	r3, r2
 800d2fe:	ebac 0303 	sub.w	r3, ip, r3
 800d302:	0c12      	lsrs	r2, r2, #16
 800d304:	fa13 f38e 	uxtah	r3, r3, lr
 800d308:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d30c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d310:	b29b      	uxth	r3, r3
 800d312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d316:	45c1      	cmp	r9, r8
 800d318:	f840 3b04 	str.w	r3, [r0], #4
 800d31c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d320:	d2e8      	bcs.n	800d2f4 <quorem+0xb0>
 800d322:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d326:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d32a:	b922      	cbnz	r2, 800d336 <quorem+0xf2>
 800d32c:	3b04      	subs	r3, #4
 800d32e:	429d      	cmp	r5, r3
 800d330:	461a      	mov	r2, r3
 800d332:	d30a      	bcc.n	800d34a <quorem+0x106>
 800d334:	613c      	str	r4, [r7, #16]
 800d336:	4630      	mov	r0, r6
 800d338:	b003      	add	sp, #12
 800d33a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d33e:	6812      	ldr	r2, [r2, #0]
 800d340:	3b04      	subs	r3, #4
 800d342:	2a00      	cmp	r2, #0
 800d344:	d1cc      	bne.n	800d2e0 <quorem+0x9c>
 800d346:	3c01      	subs	r4, #1
 800d348:	e7c7      	b.n	800d2da <quorem+0x96>
 800d34a:	6812      	ldr	r2, [r2, #0]
 800d34c:	3b04      	subs	r3, #4
 800d34e:	2a00      	cmp	r2, #0
 800d350:	d1f0      	bne.n	800d334 <quorem+0xf0>
 800d352:	3c01      	subs	r4, #1
 800d354:	e7eb      	b.n	800d32e <quorem+0xea>
 800d356:	2000      	movs	r0, #0
 800d358:	e7ee      	b.n	800d338 <quorem+0xf4>
 800d35a:	0000      	movs	r0, r0
 800d35c:	0000      	movs	r0, r0
	...

0800d360 <_dtoa_r>:
 800d360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d364:	ec59 8b10 	vmov	r8, r9, d0
 800d368:	b095      	sub	sp, #84	; 0x54
 800d36a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d36c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800d36e:	9107      	str	r1, [sp, #28]
 800d370:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800d374:	4606      	mov	r6, r0
 800d376:	9209      	str	r2, [sp, #36]	; 0x24
 800d378:	9310      	str	r3, [sp, #64]	; 0x40
 800d37a:	b975      	cbnz	r5, 800d39a <_dtoa_r+0x3a>
 800d37c:	2010      	movs	r0, #16
 800d37e:	f7ff fa27 	bl	800c7d0 <malloc>
 800d382:	4602      	mov	r2, r0
 800d384:	6270      	str	r0, [r6, #36]	; 0x24
 800d386:	b920      	cbnz	r0, 800d392 <_dtoa_r+0x32>
 800d388:	4bab      	ldr	r3, [pc, #684]	; (800d638 <_dtoa_r+0x2d8>)
 800d38a:	21ea      	movs	r1, #234	; 0xea
 800d38c:	48ab      	ldr	r0, [pc, #684]	; (800d63c <_dtoa_r+0x2dc>)
 800d38e:	f001 fa87 	bl	800e8a0 <__assert_func>
 800d392:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d396:	6005      	str	r5, [r0, #0]
 800d398:	60c5      	str	r5, [r0, #12]
 800d39a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d39c:	6819      	ldr	r1, [r3, #0]
 800d39e:	b151      	cbz	r1, 800d3b6 <_dtoa_r+0x56>
 800d3a0:	685a      	ldr	r2, [r3, #4]
 800d3a2:	604a      	str	r2, [r1, #4]
 800d3a4:	2301      	movs	r3, #1
 800d3a6:	4093      	lsls	r3, r2
 800d3a8:	608b      	str	r3, [r1, #8]
 800d3aa:	4630      	mov	r0, r6
 800d3ac:	f000 fdaa 	bl	800df04 <_Bfree>
 800d3b0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d3b2:	2200      	movs	r2, #0
 800d3b4:	601a      	str	r2, [r3, #0]
 800d3b6:	f1b9 0300 	subs.w	r3, r9, #0
 800d3ba:	bfbb      	ittet	lt
 800d3bc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d3c0:	9303      	strlt	r3, [sp, #12]
 800d3c2:	2300      	movge	r3, #0
 800d3c4:	2201      	movlt	r2, #1
 800d3c6:	bfac      	ite	ge
 800d3c8:	6023      	strge	r3, [r4, #0]
 800d3ca:	6022      	strlt	r2, [r4, #0]
 800d3cc:	4b9c      	ldr	r3, [pc, #624]	; (800d640 <_dtoa_r+0x2e0>)
 800d3ce:	9c03      	ldr	r4, [sp, #12]
 800d3d0:	43a3      	bics	r3, r4
 800d3d2:	d11a      	bne.n	800d40a <_dtoa_r+0xaa>
 800d3d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3d6:	f242 730f 	movw	r3, #9999	; 0x270f
 800d3da:	6013      	str	r3, [r2, #0]
 800d3dc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800d3e0:	ea53 0308 	orrs.w	r3, r3, r8
 800d3e4:	f000 8512 	beq.w	800de0c <_dtoa_r+0xaac>
 800d3e8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d3ea:	b953      	cbnz	r3, 800d402 <_dtoa_r+0xa2>
 800d3ec:	4b95      	ldr	r3, [pc, #596]	; (800d644 <_dtoa_r+0x2e4>)
 800d3ee:	e01f      	b.n	800d430 <_dtoa_r+0xd0>
 800d3f0:	4b95      	ldr	r3, [pc, #596]	; (800d648 <_dtoa_r+0x2e8>)
 800d3f2:	9300      	str	r3, [sp, #0]
 800d3f4:	3308      	adds	r3, #8
 800d3f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d3f8:	6013      	str	r3, [r2, #0]
 800d3fa:	9800      	ldr	r0, [sp, #0]
 800d3fc:	b015      	add	sp, #84	; 0x54
 800d3fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d402:	4b90      	ldr	r3, [pc, #576]	; (800d644 <_dtoa_r+0x2e4>)
 800d404:	9300      	str	r3, [sp, #0]
 800d406:	3303      	adds	r3, #3
 800d408:	e7f5      	b.n	800d3f6 <_dtoa_r+0x96>
 800d40a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d40e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d416:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800d41a:	d10b      	bne.n	800d434 <_dtoa_r+0xd4>
 800d41c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d41e:	2301      	movs	r3, #1
 800d420:	6013      	str	r3, [r2, #0]
 800d422:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d424:	2b00      	cmp	r3, #0
 800d426:	f000 84ee 	beq.w	800de06 <_dtoa_r+0xaa6>
 800d42a:	4888      	ldr	r0, [pc, #544]	; (800d64c <_dtoa_r+0x2ec>)
 800d42c:	6018      	str	r0, [r3, #0]
 800d42e:	1e43      	subs	r3, r0, #1
 800d430:	9300      	str	r3, [sp, #0]
 800d432:	e7e2      	b.n	800d3fa <_dtoa_r+0x9a>
 800d434:	a913      	add	r1, sp, #76	; 0x4c
 800d436:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d43a:	aa12      	add	r2, sp, #72	; 0x48
 800d43c:	4630      	mov	r0, r6
 800d43e:	f001 f843 	bl	800e4c8 <__d2b>
 800d442:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800d446:	4605      	mov	r5, r0
 800d448:	9812      	ldr	r0, [sp, #72]	; 0x48
 800d44a:	2900      	cmp	r1, #0
 800d44c:	d047      	beq.n	800d4de <_dtoa_r+0x17e>
 800d44e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d450:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800d454:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d458:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800d45c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d460:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d464:	2400      	movs	r4, #0
 800d466:	ec43 2b16 	vmov	d6, r2, r3
 800d46a:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800d46e:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 800d620 <_dtoa_r+0x2c0>
 800d472:	ee36 7b47 	vsub.f64	d7, d6, d7
 800d476:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 800d628 <_dtoa_r+0x2c8>
 800d47a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d47e:	eeb0 7b46 	vmov.f64	d7, d6
 800d482:	ee06 1a90 	vmov	s13, r1
 800d486:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 800d48a:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800d630 <_dtoa_r+0x2d0>
 800d48e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800d492:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d496:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d49a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d49e:	ee16 ba90 	vmov	fp, s13
 800d4a2:	9411      	str	r4, [sp, #68]	; 0x44
 800d4a4:	d508      	bpl.n	800d4b8 <_dtoa_r+0x158>
 800d4a6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d4aa:	eeb4 6b47 	vcmp.f64	d6, d7
 800d4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4b2:	bf18      	it	ne
 800d4b4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800d4b8:	f1bb 0f16 	cmp.w	fp, #22
 800d4bc:	d832      	bhi.n	800d524 <_dtoa_r+0x1c4>
 800d4be:	4b64      	ldr	r3, [pc, #400]	; (800d650 <_dtoa_r+0x2f0>)
 800d4c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d4c4:	ed93 7b00 	vldr	d7, [r3]
 800d4c8:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800d4cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d4d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4d4:	d501      	bpl.n	800d4da <_dtoa_r+0x17a>
 800d4d6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d4da:	2300      	movs	r3, #0
 800d4dc:	e023      	b.n	800d526 <_dtoa_r+0x1c6>
 800d4de:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800d4e0:	4401      	add	r1, r0
 800d4e2:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800d4e6:	2b20      	cmp	r3, #32
 800d4e8:	bfc3      	ittte	gt
 800d4ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d4ee:	fa04 f303 	lslgt.w	r3, r4, r3
 800d4f2:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800d4f6:	f1c3 0320 	rsble	r3, r3, #32
 800d4fa:	bfc6      	itte	gt
 800d4fc:	fa28 f804 	lsrgt.w	r8, r8, r4
 800d500:	ea43 0308 	orrgt.w	r3, r3, r8
 800d504:	fa08 f303 	lslle.w	r3, r8, r3
 800d508:	ee07 3a90 	vmov	s15, r3
 800d50c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d510:	3901      	subs	r1, #1
 800d512:	ed8d 7b00 	vstr	d7, [sp]
 800d516:	9c01      	ldr	r4, [sp, #4]
 800d518:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d51c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800d520:	2401      	movs	r4, #1
 800d522:	e7a0      	b.n	800d466 <_dtoa_r+0x106>
 800d524:	2301      	movs	r3, #1
 800d526:	930f      	str	r3, [sp, #60]	; 0x3c
 800d528:	1a43      	subs	r3, r0, r1
 800d52a:	1e5a      	subs	r2, r3, #1
 800d52c:	bf45      	ittet	mi
 800d52e:	f1c3 0301 	rsbmi	r3, r3, #1
 800d532:	9305      	strmi	r3, [sp, #20]
 800d534:	2300      	movpl	r3, #0
 800d536:	2300      	movmi	r3, #0
 800d538:	9206      	str	r2, [sp, #24]
 800d53a:	bf54      	ite	pl
 800d53c:	9305      	strpl	r3, [sp, #20]
 800d53e:	9306      	strmi	r3, [sp, #24]
 800d540:	f1bb 0f00 	cmp.w	fp, #0
 800d544:	db18      	blt.n	800d578 <_dtoa_r+0x218>
 800d546:	9b06      	ldr	r3, [sp, #24]
 800d548:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800d54c:	445b      	add	r3, fp
 800d54e:	9306      	str	r3, [sp, #24]
 800d550:	2300      	movs	r3, #0
 800d552:	9a07      	ldr	r2, [sp, #28]
 800d554:	2a09      	cmp	r2, #9
 800d556:	d849      	bhi.n	800d5ec <_dtoa_r+0x28c>
 800d558:	2a05      	cmp	r2, #5
 800d55a:	bfc4      	itt	gt
 800d55c:	3a04      	subgt	r2, #4
 800d55e:	9207      	strgt	r2, [sp, #28]
 800d560:	9a07      	ldr	r2, [sp, #28]
 800d562:	f1a2 0202 	sub.w	r2, r2, #2
 800d566:	bfcc      	ite	gt
 800d568:	2400      	movgt	r4, #0
 800d56a:	2401      	movle	r4, #1
 800d56c:	2a03      	cmp	r2, #3
 800d56e:	d848      	bhi.n	800d602 <_dtoa_r+0x2a2>
 800d570:	e8df f002 	tbb	[pc, r2]
 800d574:	3a2c2e0b 	.word	0x3a2c2e0b
 800d578:	9b05      	ldr	r3, [sp, #20]
 800d57a:	2200      	movs	r2, #0
 800d57c:	eba3 030b 	sub.w	r3, r3, fp
 800d580:	9305      	str	r3, [sp, #20]
 800d582:	920e      	str	r2, [sp, #56]	; 0x38
 800d584:	f1cb 0300 	rsb	r3, fp, #0
 800d588:	e7e3      	b.n	800d552 <_dtoa_r+0x1f2>
 800d58a:	2200      	movs	r2, #0
 800d58c:	9208      	str	r2, [sp, #32]
 800d58e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d590:	2a00      	cmp	r2, #0
 800d592:	dc39      	bgt.n	800d608 <_dtoa_r+0x2a8>
 800d594:	f04f 0a01 	mov.w	sl, #1
 800d598:	46d1      	mov	r9, sl
 800d59a:	4652      	mov	r2, sl
 800d59c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800d5a0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800d5a2:	2100      	movs	r1, #0
 800d5a4:	6079      	str	r1, [r7, #4]
 800d5a6:	2004      	movs	r0, #4
 800d5a8:	f100 0c14 	add.w	ip, r0, #20
 800d5ac:	4594      	cmp	ip, r2
 800d5ae:	6879      	ldr	r1, [r7, #4]
 800d5b0:	d92f      	bls.n	800d612 <_dtoa_r+0x2b2>
 800d5b2:	4630      	mov	r0, r6
 800d5b4:	930c      	str	r3, [sp, #48]	; 0x30
 800d5b6:	f000 fc65 	bl	800de84 <_Balloc>
 800d5ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5bc:	9000      	str	r0, [sp, #0]
 800d5be:	4602      	mov	r2, r0
 800d5c0:	2800      	cmp	r0, #0
 800d5c2:	d149      	bne.n	800d658 <_dtoa_r+0x2f8>
 800d5c4:	4b23      	ldr	r3, [pc, #140]	; (800d654 <_dtoa_r+0x2f4>)
 800d5c6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d5ca:	e6df      	b.n	800d38c <_dtoa_r+0x2c>
 800d5cc:	2201      	movs	r2, #1
 800d5ce:	e7dd      	b.n	800d58c <_dtoa_r+0x22c>
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	9208      	str	r2, [sp, #32]
 800d5d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d5d6:	eb0b 0a02 	add.w	sl, fp, r2
 800d5da:	f10a 0901 	add.w	r9, sl, #1
 800d5de:	464a      	mov	r2, r9
 800d5e0:	2a01      	cmp	r2, #1
 800d5e2:	bfb8      	it	lt
 800d5e4:	2201      	movlt	r2, #1
 800d5e6:	e7db      	b.n	800d5a0 <_dtoa_r+0x240>
 800d5e8:	2201      	movs	r2, #1
 800d5ea:	e7f2      	b.n	800d5d2 <_dtoa_r+0x272>
 800d5ec:	2401      	movs	r4, #1
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d5f4:	f04f 3aff 	mov.w	sl, #4294967295
 800d5f8:	2100      	movs	r1, #0
 800d5fa:	46d1      	mov	r9, sl
 800d5fc:	2212      	movs	r2, #18
 800d5fe:	9109      	str	r1, [sp, #36]	; 0x24
 800d600:	e7ce      	b.n	800d5a0 <_dtoa_r+0x240>
 800d602:	2201      	movs	r2, #1
 800d604:	9208      	str	r2, [sp, #32]
 800d606:	e7f5      	b.n	800d5f4 <_dtoa_r+0x294>
 800d608:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 800d60c:	46d1      	mov	r9, sl
 800d60e:	4652      	mov	r2, sl
 800d610:	e7c6      	b.n	800d5a0 <_dtoa_r+0x240>
 800d612:	3101      	adds	r1, #1
 800d614:	6079      	str	r1, [r7, #4]
 800d616:	0040      	lsls	r0, r0, #1
 800d618:	e7c6      	b.n	800d5a8 <_dtoa_r+0x248>
 800d61a:	bf00      	nop
 800d61c:	f3af 8000 	nop.w
 800d620:	636f4361 	.word	0x636f4361
 800d624:	3fd287a7 	.word	0x3fd287a7
 800d628:	8b60c8b3 	.word	0x8b60c8b3
 800d62c:	3fc68a28 	.word	0x3fc68a28
 800d630:	509f79fb 	.word	0x509f79fb
 800d634:	3fd34413 	.word	0x3fd34413
 800d638:	08031f55 	.word	0x08031f55
 800d63c:	08031f6c 	.word	0x08031f6c
 800d640:	7ff00000 	.word	0x7ff00000
 800d644:	08031f51 	.word	0x08031f51
 800d648:	08031f48 	.word	0x08031f48
 800d64c:	08031f25 	.word	0x08031f25
 800d650:	08032068 	.word	0x08032068
 800d654:	08031fcb 	.word	0x08031fcb
 800d658:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800d65a:	9900      	ldr	r1, [sp, #0]
 800d65c:	6011      	str	r1, [r2, #0]
 800d65e:	f1b9 0f0e 	cmp.w	r9, #14
 800d662:	d872      	bhi.n	800d74a <_dtoa_r+0x3ea>
 800d664:	2c00      	cmp	r4, #0
 800d666:	d070      	beq.n	800d74a <_dtoa_r+0x3ea>
 800d668:	f1bb 0f00 	cmp.w	fp, #0
 800d66c:	f340 80a6 	ble.w	800d7bc <_dtoa_r+0x45c>
 800d670:	49ca      	ldr	r1, [pc, #808]	; (800d99c <_dtoa_r+0x63c>)
 800d672:	f00b 020f 	and.w	r2, fp, #15
 800d676:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800d67a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800d67e:	ed92 7b00 	vldr	d7, [r2]
 800d682:	ea4f 112b 	mov.w	r1, fp, asr #4
 800d686:	f000 808d 	beq.w	800d7a4 <_dtoa_r+0x444>
 800d68a:	4ac5      	ldr	r2, [pc, #788]	; (800d9a0 <_dtoa_r+0x640>)
 800d68c:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 800d690:	ed92 6b08 	vldr	d6, [r2, #32]
 800d694:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800d698:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d69c:	f001 010f 	and.w	r1, r1, #15
 800d6a0:	2203      	movs	r2, #3
 800d6a2:	48bf      	ldr	r0, [pc, #764]	; (800d9a0 <_dtoa_r+0x640>)
 800d6a4:	2900      	cmp	r1, #0
 800d6a6:	d17f      	bne.n	800d7a8 <_dtoa_r+0x448>
 800d6a8:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6ac:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d6b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d6b6:	2900      	cmp	r1, #0
 800d6b8:	f000 80b2 	beq.w	800d820 <_dtoa_r+0x4c0>
 800d6bc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d6c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d6c4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d6c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6cc:	f140 80a8 	bpl.w	800d820 <_dtoa_r+0x4c0>
 800d6d0:	f1b9 0f00 	cmp.w	r9, #0
 800d6d4:	f000 80a4 	beq.w	800d820 <_dtoa_r+0x4c0>
 800d6d8:	f1ba 0f00 	cmp.w	sl, #0
 800d6dc:	dd31      	ble.n	800d742 <_dtoa_r+0x3e2>
 800d6de:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800d6e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d6e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6ea:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d6ee:	3201      	adds	r2, #1
 800d6f0:	4650      	mov	r0, sl
 800d6f2:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d6f6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800d6fa:	ee07 2a90 	vmov	s15, r2
 800d6fe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d702:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d706:	ed8d 5b02 	vstr	d5, [sp, #8]
 800d70a:	9c03      	ldr	r4, [sp, #12]
 800d70c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800d710:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800d714:	2800      	cmp	r0, #0
 800d716:	f040 8086 	bne.w	800d826 <_dtoa_r+0x4c6>
 800d71a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d71e:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d722:	ec42 1b17 	vmov	d7, r1, r2
 800d726:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d72a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d72e:	f300 8272 	bgt.w	800dc16 <_dtoa_r+0x8b6>
 800d732:	eeb1 7b47 	vneg.f64	d7, d7
 800d736:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d73e:	f100 8267 	bmi.w	800dc10 <_dtoa_r+0x8b0>
 800d742:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800d746:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800d74a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d74c:	2a00      	cmp	r2, #0
 800d74e:	f2c0 8129 	blt.w	800d9a4 <_dtoa_r+0x644>
 800d752:	f1bb 0f0e 	cmp.w	fp, #14
 800d756:	f300 8125 	bgt.w	800d9a4 <_dtoa_r+0x644>
 800d75a:	4b90      	ldr	r3, [pc, #576]	; (800d99c <_dtoa_r+0x63c>)
 800d75c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d760:	ed93 6b00 	vldr	d6, [r3]
 800d764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d766:	2b00      	cmp	r3, #0
 800d768:	f280 80c3 	bge.w	800d8f2 <_dtoa_r+0x592>
 800d76c:	f1b9 0f00 	cmp.w	r9, #0
 800d770:	f300 80bf 	bgt.w	800d8f2 <_dtoa_r+0x592>
 800d774:	f040 824c 	bne.w	800dc10 <_dtoa_r+0x8b0>
 800d778:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800d77c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d780:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d784:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d78c:	464c      	mov	r4, r9
 800d78e:	464f      	mov	r7, r9
 800d790:	f280 8222 	bge.w	800dbd8 <_dtoa_r+0x878>
 800d794:	f8dd 8000 	ldr.w	r8, [sp]
 800d798:	2331      	movs	r3, #49	; 0x31
 800d79a:	f808 3b01 	strb.w	r3, [r8], #1
 800d79e:	f10b 0b01 	add.w	fp, fp, #1
 800d7a2:	e21e      	b.n	800dbe2 <_dtoa_r+0x882>
 800d7a4:	2202      	movs	r2, #2
 800d7a6:	e77c      	b.n	800d6a2 <_dtoa_r+0x342>
 800d7a8:	07cc      	lsls	r4, r1, #31
 800d7aa:	d504      	bpl.n	800d7b6 <_dtoa_r+0x456>
 800d7ac:	ed90 6b00 	vldr	d6, [r0]
 800d7b0:	3201      	adds	r2, #1
 800d7b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d7b6:	1049      	asrs	r1, r1, #1
 800d7b8:	3008      	adds	r0, #8
 800d7ba:	e773      	b.n	800d6a4 <_dtoa_r+0x344>
 800d7bc:	d02e      	beq.n	800d81c <_dtoa_r+0x4bc>
 800d7be:	f1cb 0100 	rsb	r1, fp, #0
 800d7c2:	4a76      	ldr	r2, [pc, #472]	; (800d99c <_dtoa_r+0x63c>)
 800d7c4:	f001 000f 	and.w	r0, r1, #15
 800d7c8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d7cc:	ed92 7b00 	vldr	d7, [r2]
 800d7d0:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 800d7d4:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d7d8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d7dc:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 800d7e0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 800d7e4:	486e      	ldr	r0, [pc, #440]	; (800d9a0 <_dtoa_r+0x640>)
 800d7e6:	1109      	asrs	r1, r1, #4
 800d7e8:	2400      	movs	r4, #0
 800d7ea:	2202      	movs	r2, #2
 800d7ec:	b939      	cbnz	r1, 800d7fe <_dtoa_r+0x49e>
 800d7ee:	2c00      	cmp	r4, #0
 800d7f0:	f43f af60 	beq.w	800d6b4 <_dtoa_r+0x354>
 800d7f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d7f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d7fc:	e75a      	b.n	800d6b4 <_dtoa_r+0x354>
 800d7fe:	07cf      	lsls	r7, r1, #31
 800d800:	d509      	bpl.n	800d816 <_dtoa_r+0x4b6>
 800d802:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800d806:	ed90 7b00 	vldr	d7, [r0]
 800d80a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800d80e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800d812:	3201      	adds	r2, #1
 800d814:	2401      	movs	r4, #1
 800d816:	1049      	asrs	r1, r1, #1
 800d818:	3008      	adds	r0, #8
 800d81a:	e7e7      	b.n	800d7ec <_dtoa_r+0x48c>
 800d81c:	2202      	movs	r2, #2
 800d81e:	e749      	b.n	800d6b4 <_dtoa_r+0x354>
 800d820:	465f      	mov	r7, fp
 800d822:	4648      	mov	r0, r9
 800d824:	e765      	b.n	800d6f2 <_dtoa_r+0x392>
 800d826:	ec42 1b17 	vmov	d7, r1, r2
 800d82a:	4a5c      	ldr	r2, [pc, #368]	; (800d99c <_dtoa_r+0x63c>)
 800d82c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d830:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d834:	9a00      	ldr	r2, [sp, #0]
 800d836:	1814      	adds	r4, r2, r0
 800d838:	9a08      	ldr	r2, [sp, #32]
 800d83a:	b352      	cbz	r2, 800d892 <_dtoa_r+0x532>
 800d83c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800d840:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800d844:	f8dd 8000 	ldr.w	r8, [sp]
 800d848:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d84c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d850:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d854:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d858:	ee14 2a90 	vmov	r2, s9
 800d85c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d860:	3230      	adds	r2, #48	; 0x30
 800d862:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d866:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d86a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d86e:	f808 2b01 	strb.w	r2, [r8], #1
 800d872:	d439      	bmi.n	800d8e8 <_dtoa_r+0x588>
 800d874:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d878:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d880:	d472      	bmi.n	800d968 <_dtoa_r+0x608>
 800d882:	45a0      	cmp	r8, r4
 800d884:	f43f af5d 	beq.w	800d742 <_dtoa_r+0x3e2>
 800d888:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d88c:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d890:	e7e0      	b.n	800d854 <_dtoa_r+0x4f4>
 800d892:	f8dd 8000 	ldr.w	r8, [sp]
 800d896:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d89a:	4621      	mov	r1, r4
 800d89c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800d8a0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d8a4:	ee14 2a90 	vmov	r2, s9
 800d8a8:	3230      	adds	r2, #48	; 0x30
 800d8aa:	f808 2b01 	strb.w	r2, [r8], #1
 800d8ae:	45a0      	cmp	r8, r4
 800d8b0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d8b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d8b8:	d118      	bne.n	800d8ec <_dtoa_r+0x58c>
 800d8ba:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800d8be:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d8c2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d8c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8ca:	dc4d      	bgt.n	800d968 <_dtoa_r+0x608>
 800d8cc:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d8d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d8d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d8:	f57f af33 	bpl.w	800d742 <_dtoa_r+0x3e2>
 800d8dc:	4688      	mov	r8, r1
 800d8de:	3901      	subs	r1, #1
 800d8e0:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800d8e4:	2b30      	cmp	r3, #48	; 0x30
 800d8e6:	d0f9      	beq.n	800d8dc <_dtoa_r+0x57c>
 800d8e8:	46bb      	mov	fp, r7
 800d8ea:	e02a      	b.n	800d942 <_dtoa_r+0x5e2>
 800d8ec:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d8f0:	e7d6      	b.n	800d8a0 <_dtoa_r+0x540>
 800d8f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8f6:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800d8fa:	f8dd 8000 	ldr.w	r8, [sp]
 800d8fe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d902:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d906:	ee15 3a10 	vmov	r3, s10
 800d90a:	3330      	adds	r3, #48	; 0x30
 800d90c:	f808 3b01 	strb.w	r3, [r8], #1
 800d910:	9b00      	ldr	r3, [sp, #0]
 800d912:	eba8 0303 	sub.w	r3, r8, r3
 800d916:	4599      	cmp	r9, r3
 800d918:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d91c:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d920:	d133      	bne.n	800d98a <_dtoa_r+0x62a>
 800d922:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d926:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d92e:	dc1a      	bgt.n	800d966 <_dtoa_r+0x606>
 800d930:	eeb4 7b46 	vcmp.f64	d7, d6
 800d934:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d938:	d103      	bne.n	800d942 <_dtoa_r+0x5e2>
 800d93a:	ee15 3a10 	vmov	r3, s10
 800d93e:	07d9      	lsls	r1, r3, #31
 800d940:	d411      	bmi.n	800d966 <_dtoa_r+0x606>
 800d942:	4629      	mov	r1, r5
 800d944:	4630      	mov	r0, r6
 800d946:	f000 fadd 	bl	800df04 <_Bfree>
 800d94a:	2300      	movs	r3, #0
 800d94c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d94e:	f888 3000 	strb.w	r3, [r8]
 800d952:	f10b 0301 	add.w	r3, fp, #1
 800d956:	6013      	str	r3, [r2, #0]
 800d958:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	f43f ad4d 	beq.w	800d3fa <_dtoa_r+0x9a>
 800d960:	f8c3 8000 	str.w	r8, [r3]
 800d964:	e549      	b.n	800d3fa <_dtoa_r+0x9a>
 800d966:	465f      	mov	r7, fp
 800d968:	4643      	mov	r3, r8
 800d96a:	4698      	mov	r8, r3
 800d96c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d970:	2a39      	cmp	r2, #57	; 0x39
 800d972:	d106      	bne.n	800d982 <_dtoa_r+0x622>
 800d974:	9a00      	ldr	r2, [sp, #0]
 800d976:	429a      	cmp	r2, r3
 800d978:	d1f7      	bne.n	800d96a <_dtoa_r+0x60a>
 800d97a:	9900      	ldr	r1, [sp, #0]
 800d97c:	2230      	movs	r2, #48	; 0x30
 800d97e:	3701      	adds	r7, #1
 800d980:	700a      	strb	r2, [r1, #0]
 800d982:	781a      	ldrb	r2, [r3, #0]
 800d984:	3201      	adds	r2, #1
 800d986:	701a      	strb	r2, [r3, #0]
 800d988:	e7ae      	b.n	800d8e8 <_dtoa_r+0x588>
 800d98a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d98e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d996:	d1b2      	bne.n	800d8fe <_dtoa_r+0x59e>
 800d998:	e7d3      	b.n	800d942 <_dtoa_r+0x5e2>
 800d99a:	bf00      	nop
 800d99c:	08032068 	.word	0x08032068
 800d9a0:	08032040 	.word	0x08032040
 800d9a4:	9908      	ldr	r1, [sp, #32]
 800d9a6:	2900      	cmp	r1, #0
 800d9a8:	f000 80d1 	beq.w	800db4e <_dtoa_r+0x7ee>
 800d9ac:	9907      	ldr	r1, [sp, #28]
 800d9ae:	2901      	cmp	r1, #1
 800d9b0:	f300 80b4 	bgt.w	800db1c <_dtoa_r+0x7bc>
 800d9b4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800d9b6:	2900      	cmp	r1, #0
 800d9b8:	f000 80ac 	beq.w	800db14 <_dtoa_r+0x7b4>
 800d9bc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800d9c0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d9c4:	461c      	mov	r4, r3
 800d9c6:	930a      	str	r3, [sp, #40]	; 0x28
 800d9c8:	9b05      	ldr	r3, [sp, #20]
 800d9ca:	4413      	add	r3, r2
 800d9cc:	9305      	str	r3, [sp, #20]
 800d9ce:	9b06      	ldr	r3, [sp, #24]
 800d9d0:	2101      	movs	r1, #1
 800d9d2:	4413      	add	r3, r2
 800d9d4:	4630      	mov	r0, r6
 800d9d6:	9306      	str	r3, [sp, #24]
 800d9d8:	f000 fb50 	bl	800e07c <__i2b>
 800d9dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9de:	4607      	mov	r7, r0
 800d9e0:	f1b8 0f00 	cmp.w	r8, #0
 800d9e4:	dd0d      	ble.n	800da02 <_dtoa_r+0x6a2>
 800d9e6:	9a06      	ldr	r2, [sp, #24]
 800d9e8:	2a00      	cmp	r2, #0
 800d9ea:	dd0a      	ble.n	800da02 <_dtoa_r+0x6a2>
 800d9ec:	4542      	cmp	r2, r8
 800d9ee:	9905      	ldr	r1, [sp, #20]
 800d9f0:	bfa8      	it	ge
 800d9f2:	4642      	movge	r2, r8
 800d9f4:	1a89      	subs	r1, r1, r2
 800d9f6:	9105      	str	r1, [sp, #20]
 800d9f8:	9906      	ldr	r1, [sp, #24]
 800d9fa:	eba8 0802 	sub.w	r8, r8, r2
 800d9fe:	1a8a      	subs	r2, r1, r2
 800da00:	9206      	str	r2, [sp, #24]
 800da02:	b303      	cbz	r3, 800da46 <_dtoa_r+0x6e6>
 800da04:	9a08      	ldr	r2, [sp, #32]
 800da06:	2a00      	cmp	r2, #0
 800da08:	f000 80a6 	beq.w	800db58 <_dtoa_r+0x7f8>
 800da0c:	2c00      	cmp	r4, #0
 800da0e:	dd13      	ble.n	800da38 <_dtoa_r+0x6d8>
 800da10:	4639      	mov	r1, r7
 800da12:	4622      	mov	r2, r4
 800da14:	4630      	mov	r0, r6
 800da16:	930c      	str	r3, [sp, #48]	; 0x30
 800da18:	f000 fbec 	bl	800e1f4 <__pow5mult>
 800da1c:	462a      	mov	r2, r5
 800da1e:	4601      	mov	r1, r0
 800da20:	4607      	mov	r7, r0
 800da22:	4630      	mov	r0, r6
 800da24:	f000 fb40 	bl	800e0a8 <__multiply>
 800da28:	4629      	mov	r1, r5
 800da2a:	900a      	str	r0, [sp, #40]	; 0x28
 800da2c:	4630      	mov	r0, r6
 800da2e:	f000 fa69 	bl	800df04 <_Bfree>
 800da32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800da36:	4615      	mov	r5, r2
 800da38:	1b1a      	subs	r2, r3, r4
 800da3a:	d004      	beq.n	800da46 <_dtoa_r+0x6e6>
 800da3c:	4629      	mov	r1, r5
 800da3e:	4630      	mov	r0, r6
 800da40:	f000 fbd8 	bl	800e1f4 <__pow5mult>
 800da44:	4605      	mov	r5, r0
 800da46:	2101      	movs	r1, #1
 800da48:	4630      	mov	r0, r6
 800da4a:	f000 fb17 	bl	800e07c <__i2b>
 800da4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800da50:	2b00      	cmp	r3, #0
 800da52:	4604      	mov	r4, r0
 800da54:	f340 8082 	ble.w	800db5c <_dtoa_r+0x7fc>
 800da58:	461a      	mov	r2, r3
 800da5a:	4601      	mov	r1, r0
 800da5c:	4630      	mov	r0, r6
 800da5e:	f000 fbc9 	bl	800e1f4 <__pow5mult>
 800da62:	9b07      	ldr	r3, [sp, #28]
 800da64:	2b01      	cmp	r3, #1
 800da66:	4604      	mov	r4, r0
 800da68:	dd7b      	ble.n	800db62 <_dtoa_r+0x802>
 800da6a:	2300      	movs	r3, #0
 800da6c:	930a      	str	r3, [sp, #40]	; 0x28
 800da6e:	6922      	ldr	r2, [r4, #16]
 800da70:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800da74:	6910      	ldr	r0, [r2, #16]
 800da76:	f000 fab1 	bl	800dfdc <__hi0bits>
 800da7a:	f1c0 0020 	rsb	r0, r0, #32
 800da7e:	9b06      	ldr	r3, [sp, #24]
 800da80:	4418      	add	r0, r3
 800da82:	f010 001f 	ands.w	r0, r0, #31
 800da86:	f000 808d 	beq.w	800dba4 <_dtoa_r+0x844>
 800da8a:	f1c0 0220 	rsb	r2, r0, #32
 800da8e:	2a04      	cmp	r2, #4
 800da90:	f340 8086 	ble.w	800dba0 <_dtoa_r+0x840>
 800da94:	f1c0 001c 	rsb	r0, r0, #28
 800da98:	9b05      	ldr	r3, [sp, #20]
 800da9a:	4403      	add	r3, r0
 800da9c:	9305      	str	r3, [sp, #20]
 800da9e:	9b06      	ldr	r3, [sp, #24]
 800daa0:	4403      	add	r3, r0
 800daa2:	4480      	add	r8, r0
 800daa4:	9306      	str	r3, [sp, #24]
 800daa6:	9b05      	ldr	r3, [sp, #20]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	dd05      	ble.n	800dab8 <_dtoa_r+0x758>
 800daac:	4629      	mov	r1, r5
 800daae:	461a      	mov	r2, r3
 800dab0:	4630      	mov	r0, r6
 800dab2:	f000 fbf9 	bl	800e2a8 <__lshift>
 800dab6:	4605      	mov	r5, r0
 800dab8:	9b06      	ldr	r3, [sp, #24]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	dd05      	ble.n	800daca <_dtoa_r+0x76a>
 800dabe:	4621      	mov	r1, r4
 800dac0:	461a      	mov	r2, r3
 800dac2:	4630      	mov	r0, r6
 800dac4:	f000 fbf0 	bl	800e2a8 <__lshift>
 800dac8:	4604      	mov	r4, r0
 800daca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d06b      	beq.n	800dba8 <_dtoa_r+0x848>
 800dad0:	4621      	mov	r1, r4
 800dad2:	4628      	mov	r0, r5
 800dad4:	f000 fc54 	bl	800e380 <__mcmp>
 800dad8:	2800      	cmp	r0, #0
 800dada:	da65      	bge.n	800dba8 <_dtoa_r+0x848>
 800dadc:	2300      	movs	r3, #0
 800dade:	4629      	mov	r1, r5
 800dae0:	220a      	movs	r2, #10
 800dae2:	4630      	mov	r0, r6
 800dae4:	f000 fa30 	bl	800df48 <__multadd>
 800dae8:	9b08      	ldr	r3, [sp, #32]
 800daea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800daee:	4605      	mov	r5, r0
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	f000 8192 	beq.w	800de1a <_dtoa_r+0xaba>
 800daf6:	4639      	mov	r1, r7
 800daf8:	2300      	movs	r3, #0
 800dafa:	220a      	movs	r2, #10
 800dafc:	4630      	mov	r0, r6
 800dafe:	f000 fa23 	bl	800df48 <__multadd>
 800db02:	f1ba 0f00 	cmp.w	sl, #0
 800db06:	4607      	mov	r7, r0
 800db08:	f300 808e 	bgt.w	800dc28 <_dtoa_r+0x8c8>
 800db0c:	9b07      	ldr	r3, [sp, #28]
 800db0e:	2b02      	cmp	r3, #2
 800db10:	dc51      	bgt.n	800dbb6 <_dtoa_r+0x856>
 800db12:	e089      	b.n	800dc28 <_dtoa_r+0x8c8>
 800db14:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800db16:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800db1a:	e751      	b.n	800d9c0 <_dtoa_r+0x660>
 800db1c:	f109 34ff 	add.w	r4, r9, #4294967295
 800db20:	42a3      	cmp	r3, r4
 800db22:	bfbf      	itttt	lt
 800db24:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800db26:	1ae3      	sublt	r3, r4, r3
 800db28:	18d2      	addlt	r2, r2, r3
 800db2a:	4613      	movlt	r3, r2
 800db2c:	bfb7      	itett	lt
 800db2e:	930e      	strlt	r3, [sp, #56]	; 0x38
 800db30:	1b1c      	subge	r4, r3, r4
 800db32:	4623      	movlt	r3, r4
 800db34:	2400      	movlt	r4, #0
 800db36:	f1b9 0f00 	cmp.w	r9, #0
 800db3a:	bfb5      	itete	lt
 800db3c:	9a05      	ldrlt	r2, [sp, #20]
 800db3e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 800db42:	eba2 0809 	sublt.w	r8, r2, r9
 800db46:	464a      	movge	r2, r9
 800db48:	bfb8      	it	lt
 800db4a:	2200      	movlt	r2, #0
 800db4c:	e73b      	b.n	800d9c6 <_dtoa_r+0x666>
 800db4e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800db52:	9f08      	ldr	r7, [sp, #32]
 800db54:	461c      	mov	r4, r3
 800db56:	e743      	b.n	800d9e0 <_dtoa_r+0x680>
 800db58:	461a      	mov	r2, r3
 800db5a:	e76f      	b.n	800da3c <_dtoa_r+0x6dc>
 800db5c:	9b07      	ldr	r3, [sp, #28]
 800db5e:	2b01      	cmp	r3, #1
 800db60:	dc18      	bgt.n	800db94 <_dtoa_r+0x834>
 800db62:	9b02      	ldr	r3, [sp, #8]
 800db64:	b9b3      	cbnz	r3, 800db94 <_dtoa_r+0x834>
 800db66:	9b03      	ldr	r3, [sp, #12]
 800db68:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800db6c:	b9a2      	cbnz	r2, 800db98 <_dtoa_r+0x838>
 800db6e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800db72:	0d12      	lsrs	r2, r2, #20
 800db74:	0512      	lsls	r2, r2, #20
 800db76:	b18a      	cbz	r2, 800db9c <_dtoa_r+0x83c>
 800db78:	9b05      	ldr	r3, [sp, #20]
 800db7a:	3301      	adds	r3, #1
 800db7c:	9305      	str	r3, [sp, #20]
 800db7e:	9b06      	ldr	r3, [sp, #24]
 800db80:	3301      	adds	r3, #1
 800db82:	9306      	str	r3, [sp, #24]
 800db84:	2301      	movs	r3, #1
 800db86:	930a      	str	r3, [sp, #40]	; 0x28
 800db88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800db8a:	2b00      	cmp	r3, #0
 800db8c:	f47f af6f 	bne.w	800da6e <_dtoa_r+0x70e>
 800db90:	2001      	movs	r0, #1
 800db92:	e774      	b.n	800da7e <_dtoa_r+0x71e>
 800db94:	2300      	movs	r3, #0
 800db96:	e7f6      	b.n	800db86 <_dtoa_r+0x826>
 800db98:	9b02      	ldr	r3, [sp, #8]
 800db9a:	e7f4      	b.n	800db86 <_dtoa_r+0x826>
 800db9c:	920a      	str	r2, [sp, #40]	; 0x28
 800db9e:	e7f3      	b.n	800db88 <_dtoa_r+0x828>
 800dba0:	d081      	beq.n	800daa6 <_dtoa_r+0x746>
 800dba2:	4610      	mov	r0, r2
 800dba4:	301c      	adds	r0, #28
 800dba6:	e777      	b.n	800da98 <_dtoa_r+0x738>
 800dba8:	f1b9 0f00 	cmp.w	r9, #0
 800dbac:	dc37      	bgt.n	800dc1e <_dtoa_r+0x8be>
 800dbae:	9b07      	ldr	r3, [sp, #28]
 800dbb0:	2b02      	cmp	r3, #2
 800dbb2:	dd34      	ble.n	800dc1e <_dtoa_r+0x8be>
 800dbb4:	46ca      	mov	sl, r9
 800dbb6:	f1ba 0f00 	cmp.w	sl, #0
 800dbba:	d10d      	bne.n	800dbd8 <_dtoa_r+0x878>
 800dbbc:	4621      	mov	r1, r4
 800dbbe:	4653      	mov	r3, sl
 800dbc0:	2205      	movs	r2, #5
 800dbc2:	4630      	mov	r0, r6
 800dbc4:	f000 f9c0 	bl	800df48 <__multadd>
 800dbc8:	4601      	mov	r1, r0
 800dbca:	4604      	mov	r4, r0
 800dbcc:	4628      	mov	r0, r5
 800dbce:	f000 fbd7 	bl	800e380 <__mcmp>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	f73f adde 	bgt.w	800d794 <_dtoa_r+0x434>
 800dbd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbda:	f8dd 8000 	ldr.w	r8, [sp]
 800dbde:	ea6f 0b03 	mvn.w	fp, r3
 800dbe2:	f04f 0900 	mov.w	r9, #0
 800dbe6:	4621      	mov	r1, r4
 800dbe8:	4630      	mov	r0, r6
 800dbea:	f000 f98b 	bl	800df04 <_Bfree>
 800dbee:	2f00      	cmp	r7, #0
 800dbf0:	f43f aea7 	beq.w	800d942 <_dtoa_r+0x5e2>
 800dbf4:	f1b9 0f00 	cmp.w	r9, #0
 800dbf8:	d005      	beq.n	800dc06 <_dtoa_r+0x8a6>
 800dbfa:	45b9      	cmp	r9, r7
 800dbfc:	d003      	beq.n	800dc06 <_dtoa_r+0x8a6>
 800dbfe:	4649      	mov	r1, r9
 800dc00:	4630      	mov	r0, r6
 800dc02:	f000 f97f 	bl	800df04 <_Bfree>
 800dc06:	4639      	mov	r1, r7
 800dc08:	4630      	mov	r0, r6
 800dc0a:	f000 f97b 	bl	800df04 <_Bfree>
 800dc0e:	e698      	b.n	800d942 <_dtoa_r+0x5e2>
 800dc10:	2400      	movs	r4, #0
 800dc12:	4627      	mov	r7, r4
 800dc14:	e7e0      	b.n	800dbd8 <_dtoa_r+0x878>
 800dc16:	46bb      	mov	fp, r7
 800dc18:	4604      	mov	r4, r0
 800dc1a:	4607      	mov	r7, r0
 800dc1c:	e5ba      	b.n	800d794 <_dtoa_r+0x434>
 800dc1e:	9b08      	ldr	r3, [sp, #32]
 800dc20:	46ca      	mov	sl, r9
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	f000 8100 	beq.w	800de28 <_dtoa_r+0xac8>
 800dc28:	f1b8 0f00 	cmp.w	r8, #0
 800dc2c:	dd05      	ble.n	800dc3a <_dtoa_r+0x8da>
 800dc2e:	4639      	mov	r1, r7
 800dc30:	4642      	mov	r2, r8
 800dc32:	4630      	mov	r0, r6
 800dc34:	f000 fb38 	bl	800e2a8 <__lshift>
 800dc38:	4607      	mov	r7, r0
 800dc3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d05d      	beq.n	800dcfc <_dtoa_r+0x99c>
 800dc40:	6879      	ldr	r1, [r7, #4]
 800dc42:	4630      	mov	r0, r6
 800dc44:	f000 f91e 	bl	800de84 <_Balloc>
 800dc48:	4680      	mov	r8, r0
 800dc4a:	b928      	cbnz	r0, 800dc58 <_dtoa_r+0x8f8>
 800dc4c:	4b82      	ldr	r3, [pc, #520]	; (800de58 <_dtoa_r+0xaf8>)
 800dc4e:	4602      	mov	r2, r0
 800dc50:	f240 21ea 	movw	r1, #746	; 0x2ea
 800dc54:	f7ff bb9a 	b.w	800d38c <_dtoa_r+0x2c>
 800dc58:	693a      	ldr	r2, [r7, #16]
 800dc5a:	3202      	adds	r2, #2
 800dc5c:	0092      	lsls	r2, r2, #2
 800dc5e:	f107 010c 	add.w	r1, r7, #12
 800dc62:	300c      	adds	r0, #12
 800dc64:	f7fe fdbc 	bl	800c7e0 <memcpy>
 800dc68:	2201      	movs	r2, #1
 800dc6a:	4641      	mov	r1, r8
 800dc6c:	4630      	mov	r0, r6
 800dc6e:	f000 fb1b 	bl	800e2a8 <__lshift>
 800dc72:	9b00      	ldr	r3, [sp, #0]
 800dc74:	3301      	adds	r3, #1
 800dc76:	9305      	str	r3, [sp, #20]
 800dc78:	9b00      	ldr	r3, [sp, #0]
 800dc7a:	4453      	add	r3, sl
 800dc7c:	9309      	str	r3, [sp, #36]	; 0x24
 800dc7e:	9b02      	ldr	r3, [sp, #8]
 800dc80:	f003 0301 	and.w	r3, r3, #1
 800dc84:	46b9      	mov	r9, r7
 800dc86:	9308      	str	r3, [sp, #32]
 800dc88:	4607      	mov	r7, r0
 800dc8a:	9b05      	ldr	r3, [sp, #20]
 800dc8c:	4621      	mov	r1, r4
 800dc8e:	3b01      	subs	r3, #1
 800dc90:	4628      	mov	r0, r5
 800dc92:	9302      	str	r3, [sp, #8]
 800dc94:	f7ff fad6 	bl	800d244 <quorem>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	3330      	adds	r3, #48	; 0x30
 800dc9c:	9006      	str	r0, [sp, #24]
 800dc9e:	4649      	mov	r1, r9
 800dca0:	4628      	mov	r0, r5
 800dca2:	930a      	str	r3, [sp, #40]	; 0x28
 800dca4:	f000 fb6c 	bl	800e380 <__mcmp>
 800dca8:	463a      	mov	r2, r7
 800dcaa:	4682      	mov	sl, r0
 800dcac:	4621      	mov	r1, r4
 800dcae:	4630      	mov	r0, r6
 800dcb0:	f000 fb82 	bl	800e3b8 <__mdiff>
 800dcb4:	68c2      	ldr	r2, [r0, #12]
 800dcb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcb8:	4680      	mov	r8, r0
 800dcba:	bb0a      	cbnz	r2, 800dd00 <_dtoa_r+0x9a0>
 800dcbc:	4601      	mov	r1, r0
 800dcbe:	4628      	mov	r0, r5
 800dcc0:	f000 fb5e 	bl	800e380 <__mcmp>
 800dcc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcc6:	4602      	mov	r2, r0
 800dcc8:	4641      	mov	r1, r8
 800dcca:	4630      	mov	r0, r6
 800dccc:	920e      	str	r2, [sp, #56]	; 0x38
 800dcce:	930a      	str	r3, [sp, #40]	; 0x28
 800dcd0:	f000 f918 	bl	800df04 <_Bfree>
 800dcd4:	9b07      	ldr	r3, [sp, #28]
 800dcd6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dcd8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800dcdc:	ea43 0102 	orr.w	r1, r3, r2
 800dce0:	9b08      	ldr	r3, [sp, #32]
 800dce2:	430b      	orrs	r3, r1
 800dce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dce6:	d10d      	bne.n	800dd04 <_dtoa_r+0x9a4>
 800dce8:	2b39      	cmp	r3, #57	; 0x39
 800dcea:	d029      	beq.n	800dd40 <_dtoa_r+0x9e0>
 800dcec:	f1ba 0f00 	cmp.w	sl, #0
 800dcf0:	dd01      	ble.n	800dcf6 <_dtoa_r+0x996>
 800dcf2:	9b06      	ldr	r3, [sp, #24]
 800dcf4:	3331      	adds	r3, #49	; 0x31
 800dcf6:	9a02      	ldr	r2, [sp, #8]
 800dcf8:	7013      	strb	r3, [r2, #0]
 800dcfa:	e774      	b.n	800dbe6 <_dtoa_r+0x886>
 800dcfc:	4638      	mov	r0, r7
 800dcfe:	e7b8      	b.n	800dc72 <_dtoa_r+0x912>
 800dd00:	2201      	movs	r2, #1
 800dd02:	e7e1      	b.n	800dcc8 <_dtoa_r+0x968>
 800dd04:	f1ba 0f00 	cmp.w	sl, #0
 800dd08:	db06      	blt.n	800dd18 <_dtoa_r+0x9b8>
 800dd0a:	9907      	ldr	r1, [sp, #28]
 800dd0c:	ea41 0a0a 	orr.w	sl, r1, sl
 800dd10:	9908      	ldr	r1, [sp, #32]
 800dd12:	ea5a 0101 	orrs.w	r1, sl, r1
 800dd16:	d120      	bne.n	800dd5a <_dtoa_r+0x9fa>
 800dd18:	2a00      	cmp	r2, #0
 800dd1a:	ddec      	ble.n	800dcf6 <_dtoa_r+0x996>
 800dd1c:	4629      	mov	r1, r5
 800dd1e:	2201      	movs	r2, #1
 800dd20:	4630      	mov	r0, r6
 800dd22:	9305      	str	r3, [sp, #20]
 800dd24:	f000 fac0 	bl	800e2a8 <__lshift>
 800dd28:	4621      	mov	r1, r4
 800dd2a:	4605      	mov	r5, r0
 800dd2c:	f000 fb28 	bl	800e380 <__mcmp>
 800dd30:	2800      	cmp	r0, #0
 800dd32:	9b05      	ldr	r3, [sp, #20]
 800dd34:	dc02      	bgt.n	800dd3c <_dtoa_r+0x9dc>
 800dd36:	d1de      	bne.n	800dcf6 <_dtoa_r+0x996>
 800dd38:	07da      	lsls	r2, r3, #31
 800dd3a:	d5dc      	bpl.n	800dcf6 <_dtoa_r+0x996>
 800dd3c:	2b39      	cmp	r3, #57	; 0x39
 800dd3e:	d1d8      	bne.n	800dcf2 <_dtoa_r+0x992>
 800dd40:	9a02      	ldr	r2, [sp, #8]
 800dd42:	2339      	movs	r3, #57	; 0x39
 800dd44:	7013      	strb	r3, [r2, #0]
 800dd46:	4643      	mov	r3, r8
 800dd48:	4698      	mov	r8, r3
 800dd4a:	3b01      	subs	r3, #1
 800dd4c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800dd50:	2a39      	cmp	r2, #57	; 0x39
 800dd52:	d051      	beq.n	800ddf8 <_dtoa_r+0xa98>
 800dd54:	3201      	adds	r2, #1
 800dd56:	701a      	strb	r2, [r3, #0]
 800dd58:	e745      	b.n	800dbe6 <_dtoa_r+0x886>
 800dd5a:	2a00      	cmp	r2, #0
 800dd5c:	dd03      	ble.n	800dd66 <_dtoa_r+0xa06>
 800dd5e:	2b39      	cmp	r3, #57	; 0x39
 800dd60:	d0ee      	beq.n	800dd40 <_dtoa_r+0x9e0>
 800dd62:	3301      	adds	r3, #1
 800dd64:	e7c7      	b.n	800dcf6 <_dtoa_r+0x996>
 800dd66:	9a05      	ldr	r2, [sp, #20]
 800dd68:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd6a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dd6e:	428a      	cmp	r2, r1
 800dd70:	d02b      	beq.n	800ddca <_dtoa_r+0xa6a>
 800dd72:	4629      	mov	r1, r5
 800dd74:	2300      	movs	r3, #0
 800dd76:	220a      	movs	r2, #10
 800dd78:	4630      	mov	r0, r6
 800dd7a:	f000 f8e5 	bl	800df48 <__multadd>
 800dd7e:	45b9      	cmp	r9, r7
 800dd80:	4605      	mov	r5, r0
 800dd82:	f04f 0300 	mov.w	r3, #0
 800dd86:	f04f 020a 	mov.w	r2, #10
 800dd8a:	4649      	mov	r1, r9
 800dd8c:	4630      	mov	r0, r6
 800dd8e:	d107      	bne.n	800dda0 <_dtoa_r+0xa40>
 800dd90:	f000 f8da 	bl	800df48 <__multadd>
 800dd94:	4681      	mov	r9, r0
 800dd96:	4607      	mov	r7, r0
 800dd98:	9b05      	ldr	r3, [sp, #20]
 800dd9a:	3301      	adds	r3, #1
 800dd9c:	9305      	str	r3, [sp, #20]
 800dd9e:	e774      	b.n	800dc8a <_dtoa_r+0x92a>
 800dda0:	f000 f8d2 	bl	800df48 <__multadd>
 800dda4:	4639      	mov	r1, r7
 800dda6:	4681      	mov	r9, r0
 800dda8:	2300      	movs	r3, #0
 800ddaa:	220a      	movs	r2, #10
 800ddac:	4630      	mov	r0, r6
 800ddae:	f000 f8cb 	bl	800df48 <__multadd>
 800ddb2:	4607      	mov	r7, r0
 800ddb4:	e7f0      	b.n	800dd98 <_dtoa_r+0xa38>
 800ddb6:	f1ba 0f00 	cmp.w	sl, #0
 800ddba:	9a00      	ldr	r2, [sp, #0]
 800ddbc:	bfcc      	ite	gt
 800ddbe:	46d0      	movgt	r8, sl
 800ddc0:	f04f 0801 	movle.w	r8, #1
 800ddc4:	4490      	add	r8, r2
 800ddc6:	f04f 0900 	mov.w	r9, #0
 800ddca:	4629      	mov	r1, r5
 800ddcc:	2201      	movs	r2, #1
 800ddce:	4630      	mov	r0, r6
 800ddd0:	9302      	str	r3, [sp, #8]
 800ddd2:	f000 fa69 	bl	800e2a8 <__lshift>
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	4605      	mov	r5, r0
 800ddda:	f000 fad1 	bl	800e380 <__mcmp>
 800ddde:	2800      	cmp	r0, #0
 800dde0:	dcb1      	bgt.n	800dd46 <_dtoa_r+0x9e6>
 800dde2:	d102      	bne.n	800ddea <_dtoa_r+0xa8a>
 800dde4:	9b02      	ldr	r3, [sp, #8]
 800dde6:	07db      	lsls	r3, r3, #31
 800dde8:	d4ad      	bmi.n	800dd46 <_dtoa_r+0x9e6>
 800ddea:	4643      	mov	r3, r8
 800ddec:	4698      	mov	r8, r3
 800ddee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ddf2:	2a30      	cmp	r2, #48	; 0x30
 800ddf4:	d0fa      	beq.n	800ddec <_dtoa_r+0xa8c>
 800ddf6:	e6f6      	b.n	800dbe6 <_dtoa_r+0x886>
 800ddf8:	9a00      	ldr	r2, [sp, #0]
 800ddfa:	429a      	cmp	r2, r3
 800ddfc:	d1a4      	bne.n	800dd48 <_dtoa_r+0x9e8>
 800ddfe:	f10b 0b01 	add.w	fp, fp, #1
 800de02:	2331      	movs	r3, #49	; 0x31
 800de04:	e778      	b.n	800dcf8 <_dtoa_r+0x998>
 800de06:	4b15      	ldr	r3, [pc, #84]	; (800de5c <_dtoa_r+0xafc>)
 800de08:	f7ff bb12 	b.w	800d430 <_dtoa_r+0xd0>
 800de0c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800de0e:	2b00      	cmp	r3, #0
 800de10:	f47f aaee 	bne.w	800d3f0 <_dtoa_r+0x90>
 800de14:	4b12      	ldr	r3, [pc, #72]	; (800de60 <_dtoa_r+0xb00>)
 800de16:	f7ff bb0b 	b.w	800d430 <_dtoa_r+0xd0>
 800de1a:	f1ba 0f00 	cmp.w	sl, #0
 800de1e:	dc03      	bgt.n	800de28 <_dtoa_r+0xac8>
 800de20:	9b07      	ldr	r3, [sp, #28]
 800de22:	2b02      	cmp	r3, #2
 800de24:	f73f aec7 	bgt.w	800dbb6 <_dtoa_r+0x856>
 800de28:	f8dd 8000 	ldr.w	r8, [sp]
 800de2c:	4621      	mov	r1, r4
 800de2e:	4628      	mov	r0, r5
 800de30:	f7ff fa08 	bl	800d244 <quorem>
 800de34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800de38:	f808 3b01 	strb.w	r3, [r8], #1
 800de3c:	9a00      	ldr	r2, [sp, #0]
 800de3e:	eba8 0202 	sub.w	r2, r8, r2
 800de42:	4592      	cmp	sl, r2
 800de44:	ddb7      	ble.n	800ddb6 <_dtoa_r+0xa56>
 800de46:	4629      	mov	r1, r5
 800de48:	2300      	movs	r3, #0
 800de4a:	220a      	movs	r2, #10
 800de4c:	4630      	mov	r0, r6
 800de4e:	f000 f87b 	bl	800df48 <__multadd>
 800de52:	4605      	mov	r5, r0
 800de54:	e7ea      	b.n	800de2c <_dtoa_r+0xacc>
 800de56:	bf00      	nop
 800de58:	08031fcb 	.word	0x08031fcb
 800de5c:	08031f24 	.word	0x08031f24
 800de60:	08031f48 	.word	0x08031f48

0800de64 <_localeconv_r>:
 800de64:	4800      	ldr	r0, [pc, #0]	; (800de68 <_localeconv_r+0x4>)
 800de66:	4770      	bx	lr
 800de68:	24000e60 	.word	0x24000e60

0800de6c <__malloc_lock>:
 800de6c:	4801      	ldr	r0, [pc, #4]	; (800de74 <__malloc_lock+0x8>)
 800de6e:	f000 bd48 	b.w	800e902 <__retarget_lock_acquire_recursive>
 800de72:	bf00      	nop
 800de74:	24004560 	.word	0x24004560

0800de78 <__malloc_unlock>:
 800de78:	4801      	ldr	r0, [pc, #4]	; (800de80 <__malloc_unlock+0x8>)
 800de7a:	f000 bd43 	b.w	800e904 <__retarget_lock_release_recursive>
 800de7e:	bf00      	nop
 800de80:	24004560 	.word	0x24004560

0800de84 <_Balloc>:
 800de84:	b570      	push	{r4, r5, r6, lr}
 800de86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800de88:	4604      	mov	r4, r0
 800de8a:	460d      	mov	r5, r1
 800de8c:	b976      	cbnz	r6, 800deac <_Balloc+0x28>
 800de8e:	2010      	movs	r0, #16
 800de90:	f7fe fc9e 	bl	800c7d0 <malloc>
 800de94:	4602      	mov	r2, r0
 800de96:	6260      	str	r0, [r4, #36]	; 0x24
 800de98:	b920      	cbnz	r0, 800dea4 <_Balloc+0x20>
 800de9a:	4b18      	ldr	r3, [pc, #96]	; (800defc <_Balloc+0x78>)
 800de9c:	4818      	ldr	r0, [pc, #96]	; (800df00 <_Balloc+0x7c>)
 800de9e:	2166      	movs	r1, #102	; 0x66
 800dea0:	f000 fcfe 	bl	800e8a0 <__assert_func>
 800dea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dea8:	6006      	str	r6, [r0, #0]
 800deaa:	60c6      	str	r6, [r0, #12]
 800deac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800deae:	68f3      	ldr	r3, [r6, #12]
 800deb0:	b183      	cbz	r3, 800ded4 <_Balloc+0x50>
 800deb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800deb4:	68db      	ldr	r3, [r3, #12]
 800deb6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800deba:	b9b8      	cbnz	r0, 800deec <_Balloc+0x68>
 800debc:	2101      	movs	r1, #1
 800debe:	fa01 f605 	lsl.w	r6, r1, r5
 800dec2:	1d72      	adds	r2, r6, #5
 800dec4:	0092      	lsls	r2, r2, #2
 800dec6:	4620      	mov	r0, r4
 800dec8:	f000 fb5a 	bl	800e580 <_calloc_r>
 800decc:	b160      	cbz	r0, 800dee8 <_Balloc+0x64>
 800dece:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ded2:	e00e      	b.n	800def2 <_Balloc+0x6e>
 800ded4:	2221      	movs	r2, #33	; 0x21
 800ded6:	2104      	movs	r1, #4
 800ded8:	4620      	mov	r0, r4
 800deda:	f000 fb51 	bl	800e580 <_calloc_r>
 800dede:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dee0:	60f0      	str	r0, [r6, #12]
 800dee2:	68db      	ldr	r3, [r3, #12]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d1e4      	bne.n	800deb2 <_Balloc+0x2e>
 800dee8:	2000      	movs	r0, #0
 800deea:	bd70      	pop	{r4, r5, r6, pc}
 800deec:	6802      	ldr	r2, [r0, #0]
 800deee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800def2:	2300      	movs	r3, #0
 800def4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800def8:	e7f7      	b.n	800deea <_Balloc+0x66>
 800defa:	bf00      	nop
 800defc:	08031f55 	.word	0x08031f55
 800df00:	08031fdc 	.word	0x08031fdc

0800df04 <_Bfree>:
 800df04:	b570      	push	{r4, r5, r6, lr}
 800df06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df08:	4605      	mov	r5, r0
 800df0a:	460c      	mov	r4, r1
 800df0c:	b976      	cbnz	r6, 800df2c <_Bfree+0x28>
 800df0e:	2010      	movs	r0, #16
 800df10:	f7fe fc5e 	bl	800c7d0 <malloc>
 800df14:	4602      	mov	r2, r0
 800df16:	6268      	str	r0, [r5, #36]	; 0x24
 800df18:	b920      	cbnz	r0, 800df24 <_Bfree+0x20>
 800df1a:	4b09      	ldr	r3, [pc, #36]	; (800df40 <_Bfree+0x3c>)
 800df1c:	4809      	ldr	r0, [pc, #36]	; (800df44 <_Bfree+0x40>)
 800df1e:	218a      	movs	r1, #138	; 0x8a
 800df20:	f000 fcbe 	bl	800e8a0 <__assert_func>
 800df24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df28:	6006      	str	r6, [r0, #0]
 800df2a:	60c6      	str	r6, [r0, #12]
 800df2c:	b13c      	cbz	r4, 800df3e <_Bfree+0x3a>
 800df2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800df30:	6862      	ldr	r2, [r4, #4]
 800df32:	68db      	ldr	r3, [r3, #12]
 800df34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df38:	6021      	str	r1, [r4, #0]
 800df3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df3e:	bd70      	pop	{r4, r5, r6, pc}
 800df40:	08031f55 	.word	0x08031f55
 800df44:	08031fdc 	.word	0x08031fdc

0800df48 <__multadd>:
 800df48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df4c:	690e      	ldr	r6, [r1, #16]
 800df4e:	4607      	mov	r7, r0
 800df50:	4698      	mov	r8, r3
 800df52:	460c      	mov	r4, r1
 800df54:	f101 0014 	add.w	r0, r1, #20
 800df58:	2300      	movs	r3, #0
 800df5a:	6805      	ldr	r5, [r0, #0]
 800df5c:	b2a9      	uxth	r1, r5
 800df5e:	fb02 8101 	mla	r1, r2, r1, r8
 800df62:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800df66:	0c2d      	lsrs	r5, r5, #16
 800df68:	fb02 c505 	mla	r5, r2, r5, ip
 800df6c:	b289      	uxth	r1, r1
 800df6e:	3301      	adds	r3, #1
 800df70:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800df74:	429e      	cmp	r6, r3
 800df76:	f840 1b04 	str.w	r1, [r0], #4
 800df7a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800df7e:	dcec      	bgt.n	800df5a <__multadd+0x12>
 800df80:	f1b8 0f00 	cmp.w	r8, #0
 800df84:	d022      	beq.n	800dfcc <__multadd+0x84>
 800df86:	68a3      	ldr	r3, [r4, #8]
 800df88:	42b3      	cmp	r3, r6
 800df8a:	dc19      	bgt.n	800dfc0 <__multadd+0x78>
 800df8c:	6861      	ldr	r1, [r4, #4]
 800df8e:	4638      	mov	r0, r7
 800df90:	3101      	adds	r1, #1
 800df92:	f7ff ff77 	bl	800de84 <_Balloc>
 800df96:	4605      	mov	r5, r0
 800df98:	b928      	cbnz	r0, 800dfa6 <__multadd+0x5e>
 800df9a:	4602      	mov	r2, r0
 800df9c:	4b0d      	ldr	r3, [pc, #52]	; (800dfd4 <__multadd+0x8c>)
 800df9e:	480e      	ldr	r0, [pc, #56]	; (800dfd8 <__multadd+0x90>)
 800dfa0:	21b5      	movs	r1, #181	; 0xb5
 800dfa2:	f000 fc7d 	bl	800e8a0 <__assert_func>
 800dfa6:	6922      	ldr	r2, [r4, #16]
 800dfa8:	3202      	adds	r2, #2
 800dfaa:	f104 010c 	add.w	r1, r4, #12
 800dfae:	0092      	lsls	r2, r2, #2
 800dfb0:	300c      	adds	r0, #12
 800dfb2:	f7fe fc15 	bl	800c7e0 <memcpy>
 800dfb6:	4621      	mov	r1, r4
 800dfb8:	4638      	mov	r0, r7
 800dfba:	f7ff ffa3 	bl	800df04 <_Bfree>
 800dfbe:	462c      	mov	r4, r5
 800dfc0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800dfc4:	3601      	adds	r6, #1
 800dfc6:	f8c3 8014 	str.w	r8, [r3, #20]
 800dfca:	6126      	str	r6, [r4, #16]
 800dfcc:	4620      	mov	r0, r4
 800dfce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfd2:	bf00      	nop
 800dfd4:	08031fcb 	.word	0x08031fcb
 800dfd8:	08031fdc 	.word	0x08031fdc

0800dfdc <__hi0bits>:
 800dfdc:	0c03      	lsrs	r3, r0, #16
 800dfde:	041b      	lsls	r3, r3, #16
 800dfe0:	b9d3      	cbnz	r3, 800e018 <__hi0bits+0x3c>
 800dfe2:	0400      	lsls	r0, r0, #16
 800dfe4:	2310      	movs	r3, #16
 800dfe6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dfea:	bf04      	itt	eq
 800dfec:	0200      	lsleq	r0, r0, #8
 800dfee:	3308      	addeq	r3, #8
 800dff0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dff4:	bf04      	itt	eq
 800dff6:	0100      	lsleq	r0, r0, #4
 800dff8:	3304      	addeq	r3, #4
 800dffa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dffe:	bf04      	itt	eq
 800e000:	0080      	lsleq	r0, r0, #2
 800e002:	3302      	addeq	r3, #2
 800e004:	2800      	cmp	r0, #0
 800e006:	db05      	blt.n	800e014 <__hi0bits+0x38>
 800e008:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e00c:	f103 0301 	add.w	r3, r3, #1
 800e010:	bf08      	it	eq
 800e012:	2320      	moveq	r3, #32
 800e014:	4618      	mov	r0, r3
 800e016:	4770      	bx	lr
 800e018:	2300      	movs	r3, #0
 800e01a:	e7e4      	b.n	800dfe6 <__hi0bits+0xa>

0800e01c <__lo0bits>:
 800e01c:	6803      	ldr	r3, [r0, #0]
 800e01e:	f013 0207 	ands.w	r2, r3, #7
 800e022:	4601      	mov	r1, r0
 800e024:	d00b      	beq.n	800e03e <__lo0bits+0x22>
 800e026:	07da      	lsls	r2, r3, #31
 800e028:	d424      	bmi.n	800e074 <__lo0bits+0x58>
 800e02a:	0798      	lsls	r0, r3, #30
 800e02c:	bf49      	itett	mi
 800e02e:	085b      	lsrmi	r3, r3, #1
 800e030:	089b      	lsrpl	r3, r3, #2
 800e032:	2001      	movmi	r0, #1
 800e034:	600b      	strmi	r3, [r1, #0]
 800e036:	bf5c      	itt	pl
 800e038:	600b      	strpl	r3, [r1, #0]
 800e03a:	2002      	movpl	r0, #2
 800e03c:	4770      	bx	lr
 800e03e:	b298      	uxth	r0, r3
 800e040:	b9b0      	cbnz	r0, 800e070 <__lo0bits+0x54>
 800e042:	0c1b      	lsrs	r3, r3, #16
 800e044:	2010      	movs	r0, #16
 800e046:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e04a:	bf04      	itt	eq
 800e04c:	0a1b      	lsreq	r3, r3, #8
 800e04e:	3008      	addeq	r0, #8
 800e050:	071a      	lsls	r2, r3, #28
 800e052:	bf04      	itt	eq
 800e054:	091b      	lsreq	r3, r3, #4
 800e056:	3004      	addeq	r0, #4
 800e058:	079a      	lsls	r2, r3, #30
 800e05a:	bf04      	itt	eq
 800e05c:	089b      	lsreq	r3, r3, #2
 800e05e:	3002      	addeq	r0, #2
 800e060:	07da      	lsls	r2, r3, #31
 800e062:	d403      	bmi.n	800e06c <__lo0bits+0x50>
 800e064:	085b      	lsrs	r3, r3, #1
 800e066:	f100 0001 	add.w	r0, r0, #1
 800e06a:	d005      	beq.n	800e078 <__lo0bits+0x5c>
 800e06c:	600b      	str	r3, [r1, #0]
 800e06e:	4770      	bx	lr
 800e070:	4610      	mov	r0, r2
 800e072:	e7e8      	b.n	800e046 <__lo0bits+0x2a>
 800e074:	2000      	movs	r0, #0
 800e076:	4770      	bx	lr
 800e078:	2020      	movs	r0, #32
 800e07a:	4770      	bx	lr

0800e07c <__i2b>:
 800e07c:	b510      	push	{r4, lr}
 800e07e:	460c      	mov	r4, r1
 800e080:	2101      	movs	r1, #1
 800e082:	f7ff feff 	bl	800de84 <_Balloc>
 800e086:	4602      	mov	r2, r0
 800e088:	b928      	cbnz	r0, 800e096 <__i2b+0x1a>
 800e08a:	4b05      	ldr	r3, [pc, #20]	; (800e0a0 <__i2b+0x24>)
 800e08c:	4805      	ldr	r0, [pc, #20]	; (800e0a4 <__i2b+0x28>)
 800e08e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e092:	f000 fc05 	bl	800e8a0 <__assert_func>
 800e096:	2301      	movs	r3, #1
 800e098:	6144      	str	r4, [r0, #20]
 800e09a:	6103      	str	r3, [r0, #16]
 800e09c:	bd10      	pop	{r4, pc}
 800e09e:	bf00      	nop
 800e0a0:	08031fcb 	.word	0x08031fcb
 800e0a4:	08031fdc 	.word	0x08031fdc

0800e0a8 <__multiply>:
 800e0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ac:	4614      	mov	r4, r2
 800e0ae:	690a      	ldr	r2, [r1, #16]
 800e0b0:	6923      	ldr	r3, [r4, #16]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	bfb8      	it	lt
 800e0b6:	460b      	movlt	r3, r1
 800e0b8:	460d      	mov	r5, r1
 800e0ba:	bfbc      	itt	lt
 800e0bc:	4625      	movlt	r5, r4
 800e0be:	461c      	movlt	r4, r3
 800e0c0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800e0c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e0c8:	68ab      	ldr	r3, [r5, #8]
 800e0ca:	6869      	ldr	r1, [r5, #4]
 800e0cc:	eb0a 0709 	add.w	r7, sl, r9
 800e0d0:	42bb      	cmp	r3, r7
 800e0d2:	b085      	sub	sp, #20
 800e0d4:	bfb8      	it	lt
 800e0d6:	3101      	addlt	r1, #1
 800e0d8:	f7ff fed4 	bl	800de84 <_Balloc>
 800e0dc:	b930      	cbnz	r0, 800e0ec <__multiply+0x44>
 800e0de:	4602      	mov	r2, r0
 800e0e0:	4b42      	ldr	r3, [pc, #264]	; (800e1ec <__multiply+0x144>)
 800e0e2:	4843      	ldr	r0, [pc, #268]	; (800e1f0 <__multiply+0x148>)
 800e0e4:	f240 115d 	movw	r1, #349	; 0x15d
 800e0e8:	f000 fbda 	bl	800e8a0 <__assert_func>
 800e0ec:	f100 0614 	add.w	r6, r0, #20
 800e0f0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800e0f4:	4633      	mov	r3, r6
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	4543      	cmp	r3, r8
 800e0fa:	d31e      	bcc.n	800e13a <__multiply+0x92>
 800e0fc:	f105 0c14 	add.w	ip, r5, #20
 800e100:	f104 0314 	add.w	r3, r4, #20
 800e104:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800e108:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800e10c:	9202      	str	r2, [sp, #8]
 800e10e:	ebac 0205 	sub.w	r2, ip, r5
 800e112:	3a15      	subs	r2, #21
 800e114:	f022 0203 	bic.w	r2, r2, #3
 800e118:	3204      	adds	r2, #4
 800e11a:	f105 0115 	add.w	r1, r5, #21
 800e11e:	458c      	cmp	ip, r1
 800e120:	bf38      	it	cc
 800e122:	2204      	movcc	r2, #4
 800e124:	9201      	str	r2, [sp, #4]
 800e126:	9a02      	ldr	r2, [sp, #8]
 800e128:	9303      	str	r3, [sp, #12]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d808      	bhi.n	800e140 <__multiply+0x98>
 800e12e:	2f00      	cmp	r7, #0
 800e130:	dc55      	bgt.n	800e1de <__multiply+0x136>
 800e132:	6107      	str	r7, [r0, #16]
 800e134:	b005      	add	sp, #20
 800e136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13a:	f843 2b04 	str.w	r2, [r3], #4
 800e13e:	e7db      	b.n	800e0f8 <__multiply+0x50>
 800e140:	f8b3 a000 	ldrh.w	sl, [r3]
 800e144:	f1ba 0f00 	cmp.w	sl, #0
 800e148:	d020      	beq.n	800e18c <__multiply+0xe4>
 800e14a:	f105 0e14 	add.w	lr, r5, #20
 800e14e:	46b1      	mov	r9, r6
 800e150:	2200      	movs	r2, #0
 800e152:	f85e 4b04 	ldr.w	r4, [lr], #4
 800e156:	f8d9 b000 	ldr.w	fp, [r9]
 800e15a:	b2a1      	uxth	r1, r4
 800e15c:	fa1f fb8b 	uxth.w	fp, fp
 800e160:	fb0a b101 	mla	r1, sl, r1, fp
 800e164:	4411      	add	r1, r2
 800e166:	f8d9 2000 	ldr.w	r2, [r9]
 800e16a:	0c24      	lsrs	r4, r4, #16
 800e16c:	0c12      	lsrs	r2, r2, #16
 800e16e:	fb0a 2404 	mla	r4, sl, r4, r2
 800e172:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800e176:	b289      	uxth	r1, r1
 800e178:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800e17c:	45f4      	cmp	ip, lr
 800e17e:	f849 1b04 	str.w	r1, [r9], #4
 800e182:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800e186:	d8e4      	bhi.n	800e152 <__multiply+0xaa>
 800e188:	9901      	ldr	r1, [sp, #4]
 800e18a:	5072      	str	r2, [r6, r1]
 800e18c:	9a03      	ldr	r2, [sp, #12]
 800e18e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e192:	3304      	adds	r3, #4
 800e194:	f1b9 0f00 	cmp.w	r9, #0
 800e198:	d01f      	beq.n	800e1da <__multiply+0x132>
 800e19a:	6834      	ldr	r4, [r6, #0]
 800e19c:	f105 0114 	add.w	r1, r5, #20
 800e1a0:	46b6      	mov	lr, r6
 800e1a2:	f04f 0a00 	mov.w	sl, #0
 800e1a6:	880a      	ldrh	r2, [r1, #0]
 800e1a8:	f8be b002 	ldrh.w	fp, [lr, #2]
 800e1ac:	fb09 b202 	mla	r2, r9, r2, fp
 800e1b0:	4492      	add	sl, r2
 800e1b2:	b2a4      	uxth	r4, r4
 800e1b4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800e1b8:	f84e 4b04 	str.w	r4, [lr], #4
 800e1bc:	f851 4b04 	ldr.w	r4, [r1], #4
 800e1c0:	f8be 2000 	ldrh.w	r2, [lr]
 800e1c4:	0c24      	lsrs	r4, r4, #16
 800e1c6:	fb09 2404 	mla	r4, r9, r4, r2
 800e1ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800e1ce:	458c      	cmp	ip, r1
 800e1d0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e1d4:	d8e7      	bhi.n	800e1a6 <__multiply+0xfe>
 800e1d6:	9a01      	ldr	r2, [sp, #4]
 800e1d8:	50b4      	str	r4, [r6, r2]
 800e1da:	3604      	adds	r6, #4
 800e1dc:	e7a3      	b.n	800e126 <__multiply+0x7e>
 800e1de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d1a5      	bne.n	800e132 <__multiply+0x8a>
 800e1e6:	3f01      	subs	r7, #1
 800e1e8:	e7a1      	b.n	800e12e <__multiply+0x86>
 800e1ea:	bf00      	nop
 800e1ec:	08031fcb 	.word	0x08031fcb
 800e1f0:	08031fdc 	.word	0x08031fdc

0800e1f4 <__pow5mult>:
 800e1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1f8:	4615      	mov	r5, r2
 800e1fa:	f012 0203 	ands.w	r2, r2, #3
 800e1fe:	4606      	mov	r6, r0
 800e200:	460f      	mov	r7, r1
 800e202:	d007      	beq.n	800e214 <__pow5mult+0x20>
 800e204:	4c25      	ldr	r4, [pc, #148]	; (800e29c <__pow5mult+0xa8>)
 800e206:	3a01      	subs	r2, #1
 800e208:	2300      	movs	r3, #0
 800e20a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e20e:	f7ff fe9b 	bl	800df48 <__multadd>
 800e212:	4607      	mov	r7, r0
 800e214:	10ad      	asrs	r5, r5, #2
 800e216:	d03d      	beq.n	800e294 <__pow5mult+0xa0>
 800e218:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e21a:	b97c      	cbnz	r4, 800e23c <__pow5mult+0x48>
 800e21c:	2010      	movs	r0, #16
 800e21e:	f7fe fad7 	bl	800c7d0 <malloc>
 800e222:	4602      	mov	r2, r0
 800e224:	6270      	str	r0, [r6, #36]	; 0x24
 800e226:	b928      	cbnz	r0, 800e234 <__pow5mult+0x40>
 800e228:	4b1d      	ldr	r3, [pc, #116]	; (800e2a0 <__pow5mult+0xac>)
 800e22a:	481e      	ldr	r0, [pc, #120]	; (800e2a4 <__pow5mult+0xb0>)
 800e22c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e230:	f000 fb36 	bl	800e8a0 <__assert_func>
 800e234:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e238:	6004      	str	r4, [r0, #0]
 800e23a:	60c4      	str	r4, [r0, #12]
 800e23c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e240:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e244:	b94c      	cbnz	r4, 800e25a <__pow5mult+0x66>
 800e246:	f240 2171 	movw	r1, #625	; 0x271
 800e24a:	4630      	mov	r0, r6
 800e24c:	f7ff ff16 	bl	800e07c <__i2b>
 800e250:	2300      	movs	r3, #0
 800e252:	f8c8 0008 	str.w	r0, [r8, #8]
 800e256:	4604      	mov	r4, r0
 800e258:	6003      	str	r3, [r0, #0]
 800e25a:	f04f 0900 	mov.w	r9, #0
 800e25e:	07eb      	lsls	r3, r5, #31
 800e260:	d50a      	bpl.n	800e278 <__pow5mult+0x84>
 800e262:	4639      	mov	r1, r7
 800e264:	4622      	mov	r2, r4
 800e266:	4630      	mov	r0, r6
 800e268:	f7ff ff1e 	bl	800e0a8 <__multiply>
 800e26c:	4639      	mov	r1, r7
 800e26e:	4680      	mov	r8, r0
 800e270:	4630      	mov	r0, r6
 800e272:	f7ff fe47 	bl	800df04 <_Bfree>
 800e276:	4647      	mov	r7, r8
 800e278:	106d      	asrs	r5, r5, #1
 800e27a:	d00b      	beq.n	800e294 <__pow5mult+0xa0>
 800e27c:	6820      	ldr	r0, [r4, #0]
 800e27e:	b938      	cbnz	r0, 800e290 <__pow5mult+0x9c>
 800e280:	4622      	mov	r2, r4
 800e282:	4621      	mov	r1, r4
 800e284:	4630      	mov	r0, r6
 800e286:	f7ff ff0f 	bl	800e0a8 <__multiply>
 800e28a:	6020      	str	r0, [r4, #0]
 800e28c:	f8c0 9000 	str.w	r9, [r0]
 800e290:	4604      	mov	r4, r0
 800e292:	e7e4      	b.n	800e25e <__pow5mult+0x6a>
 800e294:	4638      	mov	r0, r7
 800e296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e29a:	bf00      	nop
 800e29c:	08032130 	.word	0x08032130
 800e2a0:	08031f55 	.word	0x08031f55
 800e2a4:	08031fdc 	.word	0x08031fdc

0800e2a8 <__lshift>:
 800e2a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2ac:	460c      	mov	r4, r1
 800e2ae:	6849      	ldr	r1, [r1, #4]
 800e2b0:	6923      	ldr	r3, [r4, #16]
 800e2b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e2b6:	68a3      	ldr	r3, [r4, #8]
 800e2b8:	4607      	mov	r7, r0
 800e2ba:	4691      	mov	r9, r2
 800e2bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2c0:	f108 0601 	add.w	r6, r8, #1
 800e2c4:	42b3      	cmp	r3, r6
 800e2c6:	db0b      	blt.n	800e2e0 <__lshift+0x38>
 800e2c8:	4638      	mov	r0, r7
 800e2ca:	f7ff fddb 	bl	800de84 <_Balloc>
 800e2ce:	4605      	mov	r5, r0
 800e2d0:	b948      	cbnz	r0, 800e2e6 <__lshift+0x3e>
 800e2d2:	4602      	mov	r2, r0
 800e2d4:	4b28      	ldr	r3, [pc, #160]	; (800e378 <__lshift+0xd0>)
 800e2d6:	4829      	ldr	r0, [pc, #164]	; (800e37c <__lshift+0xd4>)
 800e2d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e2dc:	f000 fae0 	bl	800e8a0 <__assert_func>
 800e2e0:	3101      	adds	r1, #1
 800e2e2:	005b      	lsls	r3, r3, #1
 800e2e4:	e7ee      	b.n	800e2c4 <__lshift+0x1c>
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	f100 0114 	add.w	r1, r0, #20
 800e2ec:	f100 0210 	add.w	r2, r0, #16
 800e2f0:	4618      	mov	r0, r3
 800e2f2:	4553      	cmp	r3, sl
 800e2f4:	db33      	blt.n	800e35e <__lshift+0xb6>
 800e2f6:	6920      	ldr	r0, [r4, #16]
 800e2f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2fc:	f104 0314 	add.w	r3, r4, #20
 800e300:	f019 091f 	ands.w	r9, r9, #31
 800e304:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e308:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e30c:	d02b      	beq.n	800e366 <__lshift+0xbe>
 800e30e:	f1c9 0e20 	rsb	lr, r9, #32
 800e312:	468a      	mov	sl, r1
 800e314:	2200      	movs	r2, #0
 800e316:	6818      	ldr	r0, [r3, #0]
 800e318:	fa00 f009 	lsl.w	r0, r0, r9
 800e31c:	4302      	orrs	r2, r0
 800e31e:	f84a 2b04 	str.w	r2, [sl], #4
 800e322:	f853 2b04 	ldr.w	r2, [r3], #4
 800e326:	459c      	cmp	ip, r3
 800e328:	fa22 f20e 	lsr.w	r2, r2, lr
 800e32c:	d8f3      	bhi.n	800e316 <__lshift+0x6e>
 800e32e:	ebac 0304 	sub.w	r3, ip, r4
 800e332:	3b15      	subs	r3, #21
 800e334:	f023 0303 	bic.w	r3, r3, #3
 800e338:	3304      	adds	r3, #4
 800e33a:	f104 0015 	add.w	r0, r4, #21
 800e33e:	4584      	cmp	ip, r0
 800e340:	bf38      	it	cc
 800e342:	2304      	movcc	r3, #4
 800e344:	50ca      	str	r2, [r1, r3]
 800e346:	b10a      	cbz	r2, 800e34c <__lshift+0xa4>
 800e348:	f108 0602 	add.w	r6, r8, #2
 800e34c:	3e01      	subs	r6, #1
 800e34e:	4638      	mov	r0, r7
 800e350:	612e      	str	r6, [r5, #16]
 800e352:	4621      	mov	r1, r4
 800e354:	f7ff fdd6 	bl	800df04 <_Bfree>
 800e358:	4628      	mov	r0, r5
 800e35a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e35e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e362:	3301      	adds	r3, #1
 800e364:	e7c5      	b.n	800e2f2 <__lshift+0x4a>
 800e366:	3904      	subs	r1, #4
 800e368:	f853 2b04 	ldr.w	r2, [r3], #4
 800e36c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e370:	459c      	cmp	ip, r3
 800e372:	d8f9      	bhi.n	800e368 <__lshift+0xc0>
 800e374:	e7ea      	b.n	800e34c <__lshift+0xa4>
 800e376:	bf00      	nop
 800e378:	08031fcb 	.word	0x08031fcb
 800e37c:	08031fdc 	.word	0x08031fdc

0800e380 <__mcmp>:
 800e380:	b530      	push	{r4, r5, lr}
 800e382:	6902      	ldr	r2, [r0, #16]
 800e384:	690c      	ldr	r4, [r1, #16]
 800e386:	1b12      	subs	r2, r2, r4
 800e388:	d10e      	bne.n	800e3a8 <__mcmp+0x28>
 800e38a:	f100 0314 	add.w	r3, r0, #20
 800e38e:	3114      	adds	r1, #20
 800e390:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e394:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e398:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e39c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e3a0:	42a5      	cmp	r5, r4
 800e3a2:	d003      	beq.n	800e3ac <__mcmp+0x2c>
 800e3a4:	d305      	bcc.n	800e3b2 <__mcmp+0x32>
 800e3a6:	2201      	movs	r2, #1
 800e3a8:	4610      	mov	r0, r2
 800e3aa:	bd30      	pop	{r4, r5, pc}
 800e3ac:	4283      	cmp	r3, r0
 800e3ae:	d3f3      	bcc.n	800e398 <__mcmp+0x18>
 800e3b0:	e7fa      	b.n	800e3a8 <__mcmp+0x28>
 800e3b2:	f04f 32ff 	mov.w	r2, #4294967295
 800e3b6:	e7f7      	b.n	800e3a8 <__mcmp+0x28>

0800e3b8 <__mdiff>:
 800e3b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3bc:	460c      	mov	r4, r1
 800e3be:	4606      	mov	r6, r0
 800e3c0:	4611      	mov	r1, r2
 800e3c2:	4620      	mov	r0, r4
 800e3c4:	4617      	mov	r7, r2
 800e3c6:	f7ff ffdb 	bl	800e380 <__mcmp>
 800e3ca:	1e05      	subs	r5, r0, #0
 800e3cc:	d110      	bne.n	800e3f0 <__mdiff+0x38>
 800e3ce:	4629      	mov	r1, r5
 800e3d0:	4630      	mov	r0, r6
 800e3d2:	f7ff fd57 	bl	800de84 <_Balloc>
 800e3d6:	b930      	cbnz	r0, 800e3e6 <__mdiff+0x2e>
 800e3d8:	4b39      	ldr	r3, [pc, #228]	; (800e4c0 <__mdiff+0x108>)
 800e3da:	4602      	mov	r2, r0
 800e3dc:	f240 2132 	movw	r1, #562	; 0x232
 800e3e0:	4838      	ldr	r0, [pc, #224]	; (800e4c4 <__mdiff+0x10c>)
 800e3e2:	f000 fa5d 	bl	800e8a0 <__assert_func>
 800e3e6:	2301      	movs	r3, #1
 800e3e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3f0:	bfa4      	itt	ge
 800e3f2:	463b      	movge	r3, r7
 800e3f4:	4627      	movge	r7, r4
 800e3f6:	4630      	mov	r0, r6
 800e3f8:	6879      	ldr	r1, [r7, #4]
 800e3fa:	bfa6      	itte	ge
 800e3fc:	461c      	movge	r4, r3
 800e3fe:	2500      	movge	r5, #0
 800e400:	2501      	movlt	r5, #1
 800e402:	f7ff fd3f 	bl	800de84 <_Balloc>
 800e406:	b920      	cbnz	r0, 800e412 <__mdiff+0x5a>
 800e408:	4b2d      	ldr	r3, [pc, #180]	; (800e4c0 <__mdiff+0x108>)
 800e40a:	4602      	mov	r2, r0
 800e40c:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e410:	e7e6      	b.n	800e3e0 <__mdiff+0x28>
 800e412:	693e      	ldr	r6, [r7, #16]
 800e414:	60c5      	str	r5, [r0, #12]
 800e416:	6925      	ldr	r5, [r4, #16]
 800e418:	f107 0114 	add.w	r1, r7, #20
 800e41c:	f104 0914 	add.w	r9, r4, #20
 800e420:	f100 0e14 	add.w	lr, r0, #20
 800e424:	f107 0210 	add.w	r2, r7, #16
 800e428:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800e42c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800e430:	46f2      	mov	sl, lr
 800e432:	2700      	movs	r7, #0
 800e434:	f859 3b04 	ldr.w	r3, [r9], #4
 800e438:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e43c:	fa1f f883 	uxth.w	r8, r3
 800e440:	fa17 f78b 	uxtah	r7, r7, fp
 800e444:	0c1b      	lsrs	r3, r3, #16
 800e446:	eba7 0808 	sub.w	r8, r7, r8
 800e44a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e44e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e452:	fa1f f888 	uxth.w	r8, r8
 800e456:	141f      	asrs	r7, r3, #16
 800e458:	454d      	cmp	r5, r9
 800e45a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e45e:	f84a 3b04 	str.w	r3, [sl], #4
 800e462:	d8e7      	bhi.n	800e434 <__mdiff+0x7c>
 800e464:	1b2b      	subs	r3, r5, r4
 800e466:	3b15      	subs	r3, #21
 800e468:	f023 0303 	bic.w	r3, r3, #3
 800e46c:	3304      	adds	r3, #4
 800e46e:	3415      	adds	r4, #21
 800e470:	42a5      	cmp	r5, r4
 800e472:	bf38      	it	cc
 800e474:	2304      	movcc	r3, #4
 800e476:	4419      	add	r1, r3
 800e478:	4473      	add	r3, lr
 800e47a:	469e      	mov	lr, r3
 800e47c:	460d      	mov	r5, r1
 800e47e:	4565      	cmp	r5, ip
 800e480:	d30e      	bcc.n	800e4a0 <__mdiff+0xe8>
 800e482:	f10c 0203 	add.w	r2, ip, #3
 800e486:	1a52      	subs	r2, r2, r1
 800e488:	f022 0203 	bic.w	r2, r2, #3
 800e48c:	3903      	subs	r1, #3
 800e48e:	458c      	cmp	ip, r1
 800e490:	bf38      	it	cc
 800e492:	2200      	movcc	r2, #0
 800e494:	441a      	add	r2, r3
 800e496:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e49a:	b17b      	cbz	r3, 800e4bc <__mdiff+0x104>
 800e49c:	6106      	str	r6, [r0, #16]
 800e49e:	e7a5      	b.n	800e3ec <__mdiff+0x34>
 800e4a0:	f855 8b04 	ldr.w	r8, [r5], #4
 800e4a4:	fa17 f488 	uxtah	r4, r7, r8
 800e4a8:	1422      	asrs	r2, r4, #16
 800e4aa:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800e4ae:	b2a4      	uxth	r4, r4
 800e4b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800e4b4:	f84e 4b04 	str.w	r4, [lr], #4
 800e4b8:	1417      	asrs	r7, r2, #16
 800e4ba:	e7e0      	b.n	800e47e <__mdiff+0xc6>
 800e4bc:	3e01      	subs	r6, #1
 800e4be:	e7ea      	b.n	800e496 <__mdiff+0xde>
 800e4c0:	08031fcb 	.word	0x08031fcb
 800e4c4:	08031fdc 	.word	0x08031fdc

0800e4c8 <__d2b>:
 800e4c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e4cc:	4689      	mov	r9, r1
 800e4ce:	2101      	movs	r1, #1
 800e4d0:	ec57 6b10 	vmov	r6, r7, d0
 800e4d4:	4690      	mov	r8, r2
 800e4d6:	f7ff fcd5 	bl	800de84 <_Balloc>
 800e4da:	4604      	mov	r4, r0
 800e4dc:	b930      	cbnz	r0, 800e4ec <__d2b+0x24>
 800e4de:	4602      	mov	r2, r0
 800e4e0:	4b25      	ldr	r3, [pc, #148]	; (800e578 <__d2b+0xb0>)
 800e4e2:	4826      	ldr	r0, [pc, #152]	; (800e57c <__d2b+0xb4>)
 800e4e4:	f240 310a 	movw	r1, #778	; 0x30a
 800e4e8:	f000 f9da 	bl	800e8a0 <__assert_func>
 800e4ec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e4f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e4f4:	bb35      	cbnz	r5, 800e544 <__d2b+0x7c>
 800e4f6:	2e00      	cmp	r6, #0
 800e4f8:	9301      	str	r3, [sp, #4]
 800e4fa:	d028      	beq.n	800e54e <__d2b+0x86>
 800e4fc:	4668      	mov	r0, sp
 800e4fe:	9600      	str	r6, [sp, #0]
 800e500:	f7ff fd8c 	bl	800e01c <__lo0bits>
 800e504:	9900      	ldr	r1, [sp, #0]
 800e506:	b300      	cbz	r0, 800e54a <__d2b+0x82>
 800e508:	9a01      	ldr	r2, [sp, #4]
 800e50a:	f1c0 0320 	rsb	r3, r0, #32
 800e50e:	fa02 f303 	lsl.w	r3, r2, r3
 800e512:	430b      	orrs	r3, r1
 800e514:	40c2      	lsrs	r2, r0
 800e516:	6163      	str	r3, [r4, #20]
 800e518:	9201      	str	r2, [sp, #4]
 800e51a:	9b01      	ldr	r3, [sp, #4]
 800e51c:	61a3      	str	r3, [r4, #24]
 800e51e:	2b00      	cmp	r3, #0
 800e520:	bf14      	ite	ne
 800e522:	2202      	movne	r2, #2
 800e524:	2201      	moveq	r2, #1
 800e526:	6122      	str	r2, [r4, #16]
 800e528:	b1d5      	cbz	r5, 800e560 <__d2b+0x98>
 800e52a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e52e:	4405      	add	r5, r0
 800e530:	f8c9 5000 	str.w	r5, [r9]
 800e534:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e538:	f8c8 0000 	str.w	r0, [r8]
 800e53c:	4620      	mov	r0, r4
 800e53e:	b003      	add	sp, #12
 800e540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e548:	e7d5      	b.n	800e4f6 <__d2b+0x2e>
 800e54a:	6161      	str	r1, [r4, #20]
 800e54c:	e7e5      	b.n	800e51a <__d2b+0x52>
 800e54e:	a801      	add	r0, sp, #4
 800e550:	f7ff fd64 	bl	800e01c <__lo0bits>
 800e554:	9b01      	ldr	r3, [sp, #4]
 800e556:	6163      	str	r3, [r4, #20]
 800e558:	2201      	movs	r2, #1
 800e55a:	6122      	str	r2, [r4, #16]
 800e55c:	3020      	adds	r0, #32
 800e55e:	e7e3      	b.n	800e528 <__d2b+0x60>
 800e560:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e564:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e568:	f8c9 0000 	str.w	r0, [r9]
 800e56c:	6918      	ldr	r0, [r3, #16]
 800e56e:	f7ff fd35 	bl	800dfdc <__hi0bits>
 800e572:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e576:	e7df      	b.n	800e538 <__d2b+0x70>
 800e578:	08031fcb 	.word	0x08031fcb
 800e57c:	08031fdc 	.word	0x08031fdc

0800e580 <_calloc_r>:
 800e580:	b513      	push	{r0, r1, r4, lr}
 800e582:	434a      	muls	r2, r1
 800e584:	4611      	mov	r1, r2
 800e586:	9201      	str	r2, [sp, #4]
 800e588:	f7fe f990 	bl	800c8ac <_malloc_r>
 800e58c:	4604      	mov	r4, r0
 800e58e:	b118      	cbz	r0, 800e598 <_calloc_r+0x18>
 800e590:	9a01      	ldr	r2, [sp, #4]
 800e592:	2100      	movs	r1, #0
 800e594:	f7fe f932 	bl	800c7fc <memset>
 800e598:	4620      	mov	r0, r4
 800e59a:	b002      	add	sp, #8
 800e59c:	bd10      	pop	{r4, pc}

0800e59e <_realloc_r>:
 800e59e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5a0:	4607      	mov	r7, r0
 800e5a2:	4614      	mov	r4, r2
 800e5a4:	460e      	mov	r6, r1
 800e5a6:	b921      	cbnz	r1, 800e5b2 <_realloc_r+0x14>
 800e5a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e5ac:	4611      	mov	r1, r2
 800e5ae:	f7fe b97d 	b.w	800c8ac <_malloc_r>
 800e5b2:	b922      	cbnz	r2, 800e5be <_realloc_r+0x20>
 800e5b4:	f7fe f92a 	bl	800c80c <_free_r>
 800e5b8:	4625      	mov	r5, r4
 800e5ba:	4628      	mov	r0, r5
 800e5bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5be:	f000 f9ce 	bl	800e95e <_malloc_usable_size_r>
 800e5c2:	42a0      	cmp	r0, r4
 800e5c4:	d20f      	bcs.n	800e5e6 <_realloc_r+0x48>
 800e5c6:	4621      	mov	r1, r4
 800e5c8:	4638      	mov	r0, r7
 800e5ca:	f7fe f96f 	bl	800c8ac <_malloc_r>
 800e5ce:	4605      	mov	r5, r0
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	d0f2      	beq.n	800e5ba <_realloc_r+0x1c>
 800e5d4:	4631      	mov	r1, r6
 800e5d6:	4622      	mov	r2, r4
 800e5d8:	f7fe f902 	bl	800c7e0 <memcpy>
 800e5dc:	4631      	mov	r1, r6
 800e5de:	4638      	mov	r0, r7
 800e5e0:	f7fe f914 	bl	800c80c <_free_r>
 800e5e4:	e7e9      	b.n	800e5ba <_realloc_r+0x1c>
 800e5e6:	4635      	mov	r5, r6
 800e5e8:	e7e7      	b.n	800e5ba <_realloc_r+0x1c>

0800e5ea <__ssputs_r>:
 800e5ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5ee:	688e      	ldr	r6, [r1, #8]
 800e5f0:	429e      	cmp	r6, r3
 800e5f2:	4682      	mov	sl, r0
 800e5f4:	460c      	mov	r4, r1
 800e5f6:	4690      	mov	r8, r2
 800e5f8:	461f      	mov	r7, r3
 800e5fa:	d838      	bhi.n	800e66e <__ssputs_r+0x84>
 800e5fc:	898a      	ldrh	r2, [r1, #12]
 800e5fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e602:	d032      	beq.n	800e66a <__ssputs_r+0x80>
 800e604:	6825      	ldr	r5, [r4, #0]
 800e606:	6909      	ldr	r1, [r1, #16]
 800e608:	eba5 0901 	sub.w	r9, r5, r1
 800e60c:	6965      	ldr	r5, [r4, #20]
 800e60e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e612:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e616:	3301      	adds	r3, #1
 800e618:	444b      	add	r3, r9
 800e61a:	106d      	asrs	r5, r5, #1
 800e61c:	429d      	cmp	r5, r3
 800e61e:	bf38      	it	cc
 800e620:	461d      	movcc	r5, r3
 800e622:	0553      	lsls	r3, r2, #21
 800e624:	d531      	bpl.n	800e68a <__ssputs_r+0xa0>
 800e626:	4629      	mov	r1, r5
 800e628:	f7fe f940 	bl	800c8ac <_malloc_r>
 800e62c:	4606      	mov	r6, r0
 800e62e:	b950      	cbnz	r0, 800e646 <__ssputs_r+0x5c>
 800e630:	230c      	movs	r3, #12
 800e632:	f8ca 3000 	str.w	r3, [sl]
 800e636:	89a3      	ldrh	r3, [r4, #12]
 800e638:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e63c:	81a3      	strh	r3, [r4, #12]
 800e63e:	f04f 30ff 	mov.w	r0, #4294967295
 800e642:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e646:	6921      	ldr	r1, [r4, #16]
 800e648:	464a      	mov	r2, r9
 800e64a:	f7fe f8c9 	bl	800c7e0 <memcpy>
 800e64e:	89a3      	ldrh	r3, [r4, #12]
 800e650:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e658:	81a3      	strh	r3, [r4, #12]
 800e65a:	6126      	str	r6, [r4, #16]
 800e65c:	6165      	str	r5, [r4, #20]
 800e65e:	444e      	add	r6, r9
 800e660:	eba5 0509 	sub.w	r5, r5, r9
 800e664:	6026      	str	r6, [r4, #0]
 800e666:	60a5      	str	r5, [r4, #8]
 800e668:	463e      	mov	r6, r7
 800e66a:	42be      	cmp	r6, r7
 800e66c:	d900      	bls.n	800e670 <__ssputs_r+0x86>
 800e66e:	463e      	mov	r6, r7
 800e670:	4632      	mov	r2, r6
 800e672:	6820      	ldr	r0, [r4, #0]
 800e674:	4641      	mov	r1, r8
 800e676:	f000 f958 	bl	800e92a <memmove>
 800e67a:	68a3      	ldr	r3, [r4, #8]
 800e67c:	6822      	ldr	r2, [r4, #0]
 800e67e:	1b9b      	subs	r3, r3, r6
 800e680:	4432      	add	r2, r6
 800e682:	60a3      	str	r3, [r4, #8]
 800e684:	6022      	str	r2, [r4, #0]
 800e686:	2000      	movs	r0, #0
 800e688:	e7db      	b.n	800e642 <__ssputs_r+0x58>
 800e68a:	462a      	mov	r2, r5
 800e68c:	f7ff ff87 	bl	800e59e <_realloc_r>
 800e690:	4606      	mov	r6, r0
 800e692:	2800      	cmp	r0, #0
 800e694:	d1e1      	bne.n	800e65a <__ssputs_r+0x70>
 800e696:	6921      	ldr	r1, [r4, #16]
 800e698:	4650      	mov	r0, sl
 800e69a:	f7fe f8b7 	bl	800c80c <_free_r>
 800e69e:	e7c7      	b.n	800e630 <__ssputs_r+0x46>

0800e6a0 <_svfiprintf_r>:
 800e6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6a4:	4698      	mov	r8, r3
 800e6a6:	898b      	ldrh	r3, [r1, #12]
 800e6a8:	061b      	lsls	r3, r3, #24
 800e6aa:	b09d      	sub	sp, #116	; 0x74
 800e6ac:	4607      	mov	r7, r0
 800e6ae:	460d      	mov	r5, r1
 800e6b0:	4614      	mov	r4, r2
 800e6b2:	d50e      	bpl.n	800e6d2 <_svfiprintf_r+0x32>
 800e6b4:	690b      	ldr	r3, [r1, #16]
 800e6b6:	b963      	cbnz	r3, 800e6d2 <_svfiprintf_r+0x32>
 800e6b8:	2140      	movs	r1, #64	; 0x40
 800e6ba:	f7fe f8f7 	bl	800c8ac <_malloc_r>
 800e6be:	6028      	str	r0, [r5, #0]
 800e6c0:	6128      	str	r0, [r5, #16]
 800e6c2:	b920      	cbnz	r0, 800e6ce <_svfiprintf_r+0x2e>
 800e6c4:	230c      	movs	r3, #12
 800e6c6:	603b      	str	r3, [r7, #0]
 800e6c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6cc:	e0d1      	b.n	800e872 <_svfiprintf_r+0x1d2>
 800e6ce:	2340      	movs	r3, #64	; 0x40
 800e6d0:	616b      	str	r3, [r5, #20]
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	9309      	str	r3, [sp, #36]	; 0x24
 800e6d6:	2320      	movs	r3, #32
 800e6d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e6dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e6e0:	2330      	movs	r3, #48	; 0x30
 800e6e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e88c <_svfiprintf_r+0x1ec>
 800e6e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e6ea:	f04f 0901 	mov.w	r9, #1
 800e6ee:	4623      	mov	r3, r4
 800e6f0:	469a      	mov	sl, r3
 800e6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e6f6:	b10a      	cbz	r2, 800e6fc <_svfiprintf_r+0x5c>
 800e6f8:	2a25      	cmp	r2, #37	; 0x25
 800e6fa:	d1f9      	bne.n	800e6f0 <_svfiprintf_r+0x50>
 800e6fc:	ebba 0b04 	subs.w	fp, sl, r4
 800e700:	d00b      	beq.n	800e71a <_svfiprintf_r+0x7a>
 800e702:	465b      	mov	r3, fp
 800e704:	4622      	mov	r2, r4
 800e706:	4629      	mov	r1, r5
 800e708:	4638      	mov	r0, r7
 800e70a:	f7ff ff6e 	bl	800e5ea <__ssputs_r>
 800e70e:	3001      	adds	r0, #1
 800e710:	f000 80aa 	beq.w	800e868 <_svfiprintf_r+0x1c8>
 800e714:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e716:	445a      	add	r2, fp
 800e718:	9209      	str	r2, [sp, #36]	; 0x24
 800e71a:	f89a 3000 	ldrb.w	r3, [sl]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	f000 80a2 	beq.w	800e868 <_svfiprintf_r+0x1c8>
 800e724:	2300      	movs	r3, #0
 800e726:	f04f 32ff 	mov.w	r2, #4294967295
 800e72a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e72e:	f10a 0a01 	add.w	sl, sl, #1
 800e732:	9304      	str	r3, [sp, #16]
 800e734:	9307      	str	r3, [sp, #28]
 800e736:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e73a:	931a      	str	r3, [sp, #104]	; 0x68
 800e73c:	4654      	mov	r4, sl
 800e73e:	2205      	movs	r2, #5
 800e740:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e744:	4851      	ldr	r0, [pc, #324]	; (800e88c <_svfiprintf_r+0x1ec>)
 800e746:	f7f1 fddb 	bl	8000300 <memchr>
 800e74a:	9a04      	ldr	r2, [sp, #16]
 800e74c:	b9d8      	cbnz	r0, 800e786 <_svfiprintf_r+0xe6>
 800e74e:	06d0      	lsls	r0, r2, #27
 800e750:	bf44      	itt	mi
 800e752:	2320      	movmi	r3, #32
 800e754:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e758:	0711      	lsls	r1, r2, #28
 800e75a:	bf44      	itt	mi
 800e75c:	232b      	movmi	r3, #43	; 0x2b
 800e75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e762:	f89a 3000 	ldrb.w	r3, [sl]
 800e766:	2b2a      	cmp	r3, #42	; 0x2a
 800e768:	d015      	beq.n	800e796 <_svfiprintf_r+0xf6>
 800e76a:	9a07      	ldr	r2, [sp, #28]
 800e76c:	4654      	mov	r4, sl
 800e76e:	2000      	movs	r0, #0
 800e770:	f04f 0c0a 	mov.w	ip, #10
 800e774:	4621      	mov	r1, r4
 800e776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e77a:	3b30      	subs	r3, #48	; 0x30
 800e77c:	2b09      	cmp	r3, #9
 800e77e:	d94e      	bls.n	800e81e <_svfiprintf_r+0x17e>
 800e780:	b1b0      	cbz	r0, 800e7b0 <_svfiprintf_r+0x110>
 800e782:	9207      	str	r2, [sp, #28]
 800e784:	e014      	b.n	800e7b0 <_svfiprintf_r+0x110>
 800e786:	eba0 0308 	sub.w	r3, r0, r8
 800e78a:	fa09 f303 	lsl.w	r3, r9, r3
 800e78e:	4313      	orrs	r3, r2
 800e790:	9304      	str	r3, [sp, #16]
 800e792:	46a2      	mov	sl, r4
 800e794:	e7d2      	b.n	800e73c <_svfiprintf_r+0x9c>
 800e796:	9b03      	ldr	r3, [sp, #12]
 800e798:	1d19      	adds	r1, r3, #4
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	9103      	str	r1, [sp, #12]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	bfbb      	ittet	lt
 800e7a2:	425b      	neglt	r3, r3
 800e7a4:	f042 0202 	orrlt.w	r2, r2, #2
 800e7a8:	9307      	strge	r3, [sp, #28]
 800e7aa:	9307      	strlt	r3, [sp, #28]
 800e7ac:	bfb8      	it	lt
 800e7ae:	9204      	strlt	r2, [sp, #16]
 800e7b0:	7823      	ldrb	r3, [r4, #0]
 800e7b2:	2b2e      	cmp	r3, #46	; 0x2e
 800e7b4:	d10c      	bne.n	800e7d0 <_svfiprintf_r+0x130>
 800e7b6:	7863      	ldrb	r3, [r4, #1]
 800e7b8:	2b2a      	cmp	r3, #42	; 0x2a
 800e7ba:	d135      	bne.n	800e828 <_svfiprintf_r+0x188>
 800e7bc:	9b03      	ldr	r3, [sp, #12]
 800e7be:	1d1a      	adds	r2, r3, #4
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	9203      	str	r2, [sp, #12]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	bfb8      	it	lt
 800e7c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800e7cc:	3402      	adds	r4, #2
 800e7ce:	9305      	str	r3, [sp, #20]
 800e7d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e89c <_svfiprintf_r+0x1fc>
 800e7d4:	7821      	ldrb	r1, [r4, #0]
 800e7d6:	2203      	movs	r2, #3
 800e7d8:	4650      	mov	r0, sl
 800e7da:	f7f1 fd91 	bl	8000300 <memchr>
 800e7de:	b140      	cbz	r0, 800e7f2 <_svfiprintf_r+0x152>
 800e7e0:	2340      	movs	r3, #64	; 0x40
 800e7e2:	eba0 000a 	sub.w	r0, r0, sl
 800e7e6:	fa03 f000 	lsl.w	r0, r3, r0
 800e7ea:	9b04      	ldr	r3, [sp, #16]
 800e7ec:	4303      	orrs	r3, r0
 800e7ee:	3401      	adds	r4, #1
 800e7f0:	9304      	str	r3, [sp, #16]
 800e7f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7f6:	4826      	ldr	r0, [pc, #152]	; (800e890 <_svfiprintf_r+0x1f0>)
 800e7f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e7fc:	2206      	movs	r2, #6
 800e7fe:	f7f1 fd7f 	bl	8000300 <memchr>
 800e802:	2800      	cmp	r0, #0
 800e804:	d038      	beq.n	800e878 <_svfiprintf_r+0x1d8>
 800e806:	4b23      	ldr	r3, [pc, #140]	; (800e894 <_svfiprintf_r+0x1f4>)
 800e808:	bb1b      	cbnz	r3, 800e852 <_svfiprintf_r+0x1b2>
 800e80a:	9b03      	ldr	r3, [sp, #12]
 800e80c:	3307      	adds	r3, #7
 800e80e:	f023 0307 	bic.w	r3, r3, #7
 800e812:	3308      	adds	r3, #8
 800e814:	9303      	str	r3, [sp, #12]
 800e816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e818:	4433      	add	r3, r6
 800e81a:	9309      	str	r3, [sp, #36]	; 0x24
 800e81c:	e767      	b.n	800e6ee <_svfiprintf_r+0x4e>
 800e81e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e822:	460c      	mov	r4, r1
 800e824:	2001      	movs	r0, #1
 800e826:	e7a5      	b.n	800e774 <_svfiprintf_r+0xd4>
 800e828:	2300      	movs	r3, #0
 800e82a:	3401      	adds	r4, #1
 800e82c:	9305      	str	r3, [sp, #20]
 800e82e:	4619      	mov	r1, r3
 800e830:	f04f 0c0a 	mov.w	ip, #10
 800e834:	4620      	mov	r0, r4
 800e836:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e83a:	3a30      	subs	r2, #48	; 0x30
 800e83c:	2a09      	cmp	r2, #9
 800e83e:	d903      	bls.n	800e848 <_svfiprintf_r+0x1a8>
 800e840:	2b00      	cmp	r3, #0
 800e842:	d0c5      	beq.n	800e7d0 <_svfiprintf_r+0x130>
 800e844:	9105      	str	r1, [sp, #20]
 800e846:	e7c3      	b.n	800e7d0 <_svfiprintf_r+0x130>
 800e848:	fb0c 2101 	mla	r1, ip, r1, r2
 800e84c:	4604      	mov	r4, r0
 800e84e:	2301      	movs	r3, #1
 800e850:	e7f0      	b.n	800e834 <_svfiprintf_r+0x194>
 800e852:	ab03      	add	r3, sp, #12
 800e854:	9300      	str	r3, [sp, #0]
 800e856:	462a      	mov	r2, r5
 800e858:	4b0f      	ldr	r3, [pc, #60]	; (800e898 <_svfiprintf_r+0x1f8>)
 800e85a:	a904      	add	r1, sp, #16
 800e85c:	4638      	mov	r0, r7
 800e85e:	f7fe f90f 	bl	800ca80 <_printf_float>
 800e862:	1c42      	adds	r2, r0, #1
 800e864:	4606      	mov	r6, r0
 800e866:	d1d6      	bne.n	800e816 <_svfiprintf_r+0x176>
 800e868:	89ab      	ldrh	r3, [r5, #12]
 800e86a:	065b      	lsls	r3, r3, #25
 800e86c:	f53f af2c 	bmi.w	800e6c8 <_svfiprintf_r+0x28>
 800e870:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e872:	b01d      	add	sp, #116	; 0x74
 800e874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e878:	ab03      	add	r3, sp, #12
 800e87a:	9300      	str	r3, [sp, #0]
 800e87c:	462a      	mov	r2, r5
 800e87e:	4b06      	ldr	r3, [pc, #24]	; (800e898 <_svfiprintf_r+0x1f8>)
 800e880:	a904      	add	r1, sp, #16
 800e882:	4638      	mov	r0, r7
 800e884:	f7fe fb88 	bl	800cf98 <_printf_i>
 800e888:	e7eb      	b.n	800e862 <_svfiprintf_r+0x1c2>
 800e88a:	bf00      	nop
 800e88c:	0803213c 	.word	0x0803213c
 800e890:	08032146 	.word	0x08032146
 800e894:	0800ca81 	.word	0x0800ca81
 800e898:	0800e5eb 	.word	0x0800e5eb
 800e89c:	08032142 	.word	0x08032142

0800e8a0 <__assert_func>:
 800e8a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e8a2:	4614      	mov	r4, r2
 800e8a4:	461a      	mov	r2, r3
 800e8a6:	4b09      	ldr	r3, [pc, #36]	; (800e8cc <__assert_func+0x2c>)
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	4605      	mov	r5, r0
 800e8ac:	68d8      	ldr	r0, [r3, #12]
 800e8ae:	b14c      	cbz	r4, 800e8c4 <__assert_func+0x24>
 800e8b0:	4b07      	ldr	r3, [pc, #28]	; (800e8d0 <__assert_func+0x30>)
 800e8b2:	9100      	str	r1, [sp, #0]
 800e8b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e8b8:	4906      	ldr	r1, [pc, #24]	; (800e8d4 <__assert_func+0x34>)
 800e8ba:	462b      	mov	r3, r5
 800e8bc:	f000 f80e 	bl	800e8dc <fiprintf>
 800e8c0:	f000 fa7c 	bl	800edbc <abort>
 800e8c4:	4b04      	ldr	r3, [pc, #16]	; (800e8d8 <__assert_func+0x38>)
 800e8c6:	461c      	mov	r4, r3
 800e8c8:	e7f3      	b.n	800e8b2 <__assert_func+0x12>
 800e8ca:	bf00      	nop
 800e8cc:	24000d0c 	.word	0x24000d0c
 800e8d0:	0803214d 	.word	0x0803214d
 800e8d4:	0803215a 	.word	0x0803215a
 800e8d8:	08032188 	.word	0x08032188

0800e8dc <fiprintf>:
 800e8dc:	b40e      	push	{r1, r2, r3}
 800e8de:	b503      	push	{r0, r1, lr}
 800e8e0:	4601      	mov	r1, r0
 800e8e2:	ab03      	add	r3, sp, #12
 800e8e4:	4805      	ldr	r0, [pc, #20]	; (800e8fc <fiprintf+0x20>)
 800e8e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8ea:	6800      	ldr	r0, [r0, #0]
 800e8ec:	9301      	str	r3, [sp, #4]
 800e8ee:	f000 f867 	bl	800e9c0 <_vfiprintf_r>
 800e8f2:	b002      	add	sp, #8
 800e8f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e8f8:	b003      	add	sp, #12
 800e8fa:	4770      	bx	lr
 800e8fc:	24000d0c 	.word	0x24000d0c

0800e900 <__retarget_lock_init_recursive>:
 800e900:	4770      	bx	lr

0800e902 <__retarget_lock_acquire_recursive>:
 800e902:	4770      	bx	lr

0800e904 <__retarget_lock_release_recursive>:
 800e904:	4770      	bx	lr

0800e906 <__ascii_mbtowc>:
 800e906:	b082      	sub	sp, #8
 800e908:	b901      	cbnz	r1, 800e90c <__ascii_mbtowc+0x6>
 800e90a:	a901      	add	r1, sp, #4
 800e90c:	b142      	cbz	r2, 800e920 <__ascii_mbtowc+0x1a>
 800e90e:	b14b      	cbz	r3, 800e924 <__ascii_mbtowc+0x1e>
 800e910:	7813      	ldrb	r3, [r2, #0]
 800e912:	600b      	str	r3, [r1, #0]
 800e914:	7812      	ldrb	r2, [r2, #0]
 800e916:	1e10      	subs	r0, r2, #0
 800e918:	bf18      	it	ne
 800e91a:	2001      	movne	r0, #1
 800e91c:	b002      	add	sp, #8
 800e91e:	4770      	bx	lr
 800e920:	4610      	mov	r0, r2
 800e922:	e7fb      	b.n	800e91c <__ascii_mbtowc+0x16>
 800e924:	f06f 0001 	mvn.w	r0, #1
 800e928:	e7f8      	b.n	800e91c <__ascii_mbtowc+0x16>

0800e92a <memmove>:
 800e92a:	4288      	cmp	r0, r1
 800e92c:	b510      	push	{r4, lr}
 800e92e:	eb01 0402 	add.w	r4, r1, r2
 800e932:	d902      	bls.n	800e93a <memmove+0x10>
 800e934:	4284      	cmp	r4, r0
 800e936:	4623      	mov	r3, r4
 800e938:	d807      	bhi.n	800e94a <memmove+0x20>
 800e93a:	1e43      	subs	r3, r0, #1
 800e93c:	42a1      	cmp	r1, r4
 800e93e:	d008      	beq.n	800e952 <memmove+0x28>
 800e940:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e944:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e948:	e7f8      	b.n	800e93c <memmove+0x12>
 800e94a:	4402      	add	r2, r0
 800e94c:	4601      	mov	r1, r0
 800e94e:	428a      	cmp	r2, r1
 800e950:	d100      	bne.n	800e954 <memmove+0x2a>
 800e952:	bd10      	pop	{r4, pc}
 800e954:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e958:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e95c:	e7f7      	b.n	800e94e <memmove+0x24>

0800e95e <_malloc_usable_size_r>:
 800e95e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e962:	1f18      	subs	r0, r3, #4
 800e964:	2b00      	cmp	r3, #0
 800e966:	bfbc      	itt	lt
 800e968:	580b      	ldrlt	r3, [r1, r0]
 800e96a:	18c0      	addlt	r0, r0, r3
 800e96c:	4770      	bx	lr

0800e96e <__sfputc_r>:
 800e96e:	6893      	ldr	r3, [r2, #8]
 800e970:	3b01      	subs	r3, #1
 800e972:	2b00      	cmp	r3, #0
 800e974:	b410      	push	{r4}
 800e976:	6093      	str	r3, [r2, #8]
 800e978:	da08      	bge.n	800e98c <__sfputc_r+0x1e>
 800e97a:	6994      	ldr	r4, [r2, #24]
 800e97c:	42a3      	cmp	r3, r4
 800e97e:	db01      	blt.n	800e984 <__sfputc_r+0x16>
 800e980:	290a      	cmp	r1, #10
 800e982:	d103      	bne.n	800e98c <__sfputc_r+0x1e>
 800e984:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e988:	f000 b94a 	b.w	800ec20 <__swbuf_r>
 800e98c:	6813      	ldr	r3, [r2, #0]
 800e98e:	1c58      	adds	r0, r3, #1
 800e990:	6010      	str	r0, [r2, #0]
 800e992:	7019      	strb	r1, [r3, #0]
 800e994:	4608      	mov	r0, r1
 800e996:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e99a:	4770      	bx	lr

0800e99c <__sfputs_r>:
 800e99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e99e:	4606      	mov	r6, r0
 800e9a0:	460f      	mov	r7, r1
 800e9a2:	4614      	mov	r4, r2
 800e9a4:	18d5      	adds	r5, r2, r3
 800e9a6:	42ac      	cmp	r4, r5
 800e9a8:	d101      	bne.n	800e9ae <__sfputs_r+0x12>
 800e9aa:	2000      	movs	r0, #0
 800e9ac:	e007      	b.n	800e9be <__sfputs_r+0x22>
 800e9ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9b2:	463a      	mov	r2, r7
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	f7ff ffda 	bl	800e96e <__sfputc_r>
 800e9ba:	1c43      	adds	r3, r0, #1
 800e9bc:	d1f3      	bne.n	800e9a6 <__sfputs_r+0xa>
 800e9be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e9c0 <_vfiprintf_r>:
 800e9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9c4:	460d      	mov	r5, r1
 800e9c6:	b09d      	sub	sp, #116	; 0x74
 800e9c8:	4614      	mov	r4, r2
 800e9ca:	4698      	mov	r8, r3
 800e9cc:	4606      	mov	r6, r0
 800e9ce:	b118      	cbz	r0, 800e9d8 <_vfiprintf_r+0x18>
 800e9d0:	6983      	ldr	r3, [r0, #24]
 800e9d2:	b90b      	cbnz	r3, 800e9d8 <_vfiprintf_r+0x18>
 800e9d4:	f000 fb14 	bl	800f000 <__sinit>
 800e9d8:	4b89      	ldr	r3, [pc, #548]	; (800ec00 <_vfiprintf_r+0x240>)
 800e9da:	429d      	cmp	r5, r3
 800e9dc:	d11b      	bne.n	800ea16 <_vfiprintf_r+0x56>
 800e9de:	6875      	ldr	r5, [r6, #4]
 800e9e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9e2:	07d9      	lsls	r1, r3, #31
 800e9e4:	d405      	bmi.n	800e9f2 <_vfiprintf_r+0x32>
 800e9e6:	89ab      	ldrh	r3, [r5, #12]
 800e9e8:	059a      	lsls	r2, r3, #22
 800e9ea:	d402      	bmi.n	800e9f2 <_vfiprintf_r+0x32>
 800e9ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9ee:	f7ff ff88 	bl	800e902 <__retarget_lock_acquire_recursive>
 800e9f2:	89ab      	ldrh	r3, [r5, #12]
 800e9f4:	071b      	lsls	r3, r3, #28
 800e9f6:	d501      	bpl.n	800e9fc <_vfiprintf_r+0x3c>
 800e9f8:	692b      	ldr	r3, [r5, #16]
 800e9fa:	b9eb      	cbnz	r3, 800ea38 <_vfiprintf_r+0x78>
 800e9fc:	4629      	mov	r1, r5
 800e9fe:	4630      	mov	r0, r6
 800ea00:	f000 f96e 	bl	800ece0 <__swsetup_r>
 800ea04:	b1c0      	cbz	r0, 800ea38 <_vfiprintf_r+0x78>
 800ea06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea08:	07dc      	lsls	r4, r3, #31
 800ea0a:	d50e      	bpl.n	800ea2a <_vfiprintf_r+0x6a>
 800ea0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ea10:	b01d      	add	sp, #116	; 0x74
 800ea12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea16:	4b7b      	ldr	r3, [pc, #492]	; (800ec04 <_vfiprintf_r+0x244>)
 800ea18:	429d      	cmp	r5, r3
 800ea1a:	d101      	bne.n	800ea20 <_vfiprintf_r+0x60>
 800ea1c:	68b5      	ldr	r5, [r6, #8]
 800ea1e:	e7df      	b.n	800e9e0 <_vfiprintf_r+0x20>
 800ea20:	4b79      	ldr	r3, [pc, #484]	; (800ec08 <_vfiprintf_r+0x248>)
 800ea22:	429d      	cmp	r5, r3
 800ea24:	bf08      	it	eq
 800ea26:	68f5      	ldreq	r5, [r6, #12]
 800ea28:	e7da      	b.n	800e9e0 <_vfiprintf_r+0x20>
 800ea2a:	89ab      	ldrh	r3, [r5, #12]
 800ea2c:	0598      	lsls	r0, r3, #22
 800ea2e:	d4ed      	bmi.n	800ea0c <_vfiprintf_r+0x4c>
 800ea30:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea32:	f7ff ff67 	bl	800e904 <__retarget_lock_release_recursive>
 800ea36:	e7e9      	b.n	800ea0c <_vfiprintf_r+0x4c>
 800ea38:	2300      	movs	r3, #0
 800ea3a:	9309      	str	r3, [sp, #36]	; 0x24
 800ea3c:	2320      	movs	r3, #32
 800ea3e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea42:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea46:	2330      	movs	r3, #48	; 0x30
 800ea48:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ec0c <_vfiprintf_r+0x24c>
 800ea4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea50:	f04f 0901 	mov.w	r9, #1
 800ea54:	4623      	mov	r3, r4
 800ea56:	469a      	mov	sl, r3
 800ea58:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea5c:	b10a      	cbz	r2, 800ea62 <_vfiprintf_r+0xa2>
 800ea5e:	2a25      	cmp	r2, #37	; 0x25
 800ea60:	d1f9      	bne.n	800ea56 <_vfiprintf_r+0x96>
 800ea62:	ebba 0b04 	subs.w	fp, sl, r4
 800ea66:	d00b      	beq.n	800ea80 <_vfiprintf_r+0xc0>
 800ea68:	465b      	mov	r3, fp
 800ea6a:	4622      	mov	r2, r4
 800ea6c:	4629      	mov	r1, r5
 800ea6e:	4630      	mov	r0, r6
 800ea70:	f7ff ff94 	bl	800e99c <__sfputs_r>
 800ea74:	3001      	adds	r0, #1
 800ea76:	f000 80aa 	beq.w	800ebce <_vfiprintf_r+0x20e>
 800ea7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea7c:	445a      	add	r2, fp
 800ea7e:	9209      	str	r2, [sp, #36]	; 0x24
 800ea80:	f89a 3000 	ldrb.w	r3, [sl]
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	f000 80a2 	beq.w	800ebce <_vfiprintf_r+0x20e>
 800ea8a:	2300      	movs	r3, #0
 800ea8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea94:	f10a 0a01 	add.w	sl, sl, #1
 800ea98:	9304      	str	r3, [sp, #16]
 800ea9a:	9307      	str	r3, [sp, #28]
 800ea9c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800eaa0:	931a      	str	r3, [sp, #104]	; 0x68
 800eaa2:	4654      	mov	r4, sl
 800eaa4:	2205      	movs	r2, #5
 800eaa6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaaa:	4858      	ldr	r0, [pc, #352]	; (800ec0c <_vfiprintf_r+0x24c>)
 800eaac:	f7f1 fc28 	bl	8000300 <memchr>
 800eab0:	9a04      	ldr	r2, [sp, #16]
 800eab2:	b9d8      	cbnz	r0, 800eaec <_vfiprintf_r+0x12c>
 800eab4:	06d1      	lsls	r1, r2, #27
 800eab6:	bf44      	itt	mi
 800eab8:	2320      	movmi	r3, #32
 800eaba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eabe:	0713      	lsls	r3, r2, #28
 800eac0:	bf44      	itt	mi
 800eac2:	232b      	movmi	r3, #43	; 0x2b
 800eac4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eac8:	f89a 3000 	ldrb.w	r3, [sl]
 800eacc:	2b2a      	cmp	r3, #42	; 0x2a
 800eace:	d015      	beq.n	800eafc <_vfiprintf_r+0x13c>
 800ead0:	9a07      	ldr	r2, [sp, #28]
 800ead2:	4654      	mov	r4, sl
 800ead4:	2000      	movs	r0, #0
 800ead6:	f04f 0c0a 	mov.w	ip, #10
 800eada:	4621      	mov	r1, r4
 800eadc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eae0:	3b30      	subs	r3, #48	; 0x30
 800eae2:	2b09      	cmp	r3, #9
 800eae4:	d94e      	bls.n	800eb84 <_vfiprintf_r+0x1c4>
 800eae6:	b1b0      	cbz	r0, 800eb16 <_vfiprintf_r+0x156>
 800eae8:	9207      	str	r2, [sp, #28]
 800eaea:	e014      	b.n	800eb16 <_vfiprintf_r+0x156>
 800eaec:	eba0 0308 	sub.w	r3, r0, r8
 800eaf0:	fa09 f303 	lsl.w	r3, r9, r3
 800eaf4:	4313      	orrs	r3, r2
 800eaf6:	9304      	str	r3, [sp, #16]
 800eaf8:	46a2      	mov	sl, r4
 800eafa:	e7d2      	b.n	800eaa2 <_vfiprintf_r+0xe2>
 800eafc:	9b03      	ldr	r3, [sp, #12]
 800eafe:	1d19      	adds	r1, r3, #4
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	9103      	str	r1, [sp, #12]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	bfbb      	ittet	lt
 800eb08:	425b      	neglt	r3, r3
 800eb0a:	f042 0202 	orrlt.w	r2, r2, #2
 800eb0e:	9307      	strge	r3, [sp, #28]
 800eb10:	9307      	strlt	r3, [sp, #28]
 800eb12:	bfb8      	it	lt
 800eb14:	9204      	strlt	r2, [sp, #16]
 800eb16:	7823      	ldrb	r3, [r4, #0]
 800eb18:	2b2e      	cmp	r3, #46	; 0x2e
 800eb1a:	d10c      	bne.n	800eb36 <_vfiprintf_r+0x176>
 800eb1c:	7863      	ldrb	r3, [r4, #1]
 800eb1e:	2b2a      	cmp	r3, #42	; 0x2a
 800eb20:	d135      	bne.n	800eb8e <_vfiprintf_r+0x1ce>
 800eb22:	9b03      	ldr	r3, [sp, #12]
 800eb24:	1d1a      	adds	r2, r3, #4
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	9203      	str	r2, [sp, #12]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	bfb8      	it	lt
 800eb2e:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb32:	3402      	adds	r4, #2
 800eb34:	9305      	str	r3, [sp, #20]
 800eb36:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ec1c <_vfiprintf_r+0x25c>
 800eb3a:	7821      	ldrb	r1, [r4, #0]
 800eb3c:	2203      	movs	r2, #3
 800eb3e:	4650      	mov	r0, sl
 800eb40:	f7f1 fbde 	bl	8000300 <memchr>
 800eb44:	b140      	cbz	r0, 800eb58 <_vfiprintf_r+0x198>
 800eb46:	2340      	movs	r3, #64	; 0x40
 800eb48:	eba0 000a 	sub.w	r0, r0, sl
 800eb4c:	fa03 f000 	lsl.w	r0, r3, r0
 800eb50:	9b04      	ldr	r3, [sp, #16]
 800eb52:	4303      	orrs	r3, r0
 800eb54:	3401      	adds	r4, #1
 800eb56:	9304      	str	r3, [sp, #16]
 800eb58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb5c:	482c      	ldr	r0, [pc, #176]	; (800ec10 <_vfiprintf_r+0x250>)
 800eb5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb62:	2206      	movs	r2, #6
 800eb64:	f7f1 fbcc 	bl	8000300 <memchr>
 800eb68:	2800      	cmp	r0, #0
 800eb6a:	d03f      	beq.n	800ebec <_vfiprintf_r+0x22c>
 800eb6c:	4b29      	ldr	r3, [pc, #164]	; (800ec14 <_vfiprintf_r+0x254>)
 800eb6e:	bb1b      	cbnz	r3, 800ebb8 <_vfiprintf_r+0x1f8>
 800eb70:	9b03      	ldr	r3, [sp, #12]
 800eb72:	3307      	adds	r3, #7
 800eb74:	f023 0307 	bic.w	r3, r3, #7
 800eb78:	3308      	adds	r3, #8
 800eb7a:	9303      	str	r3, [sp, #12]
 800eb7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb7e:	443b      	add	r3, r7
 800eb80:	9309      	str	r3, [sp, #36]	; 0x24
 800eb82:	e767      	b.n	800ea54 <_vfiprintf_r+0x94>
 800eb84:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb88:	460c      	mov	r4, r1
 800eb8a:	2001      	movs	r0, #1
 800eb8c:	e7a5      	b.n	800eada <_vfiprintf_r+0x11a>
 800eb8e:	2300      	movs	r3, #0
 800eb90:	3401      	adds	r4, #1
 800eb92:	9305      	str	r3, [sp, #20]
 800eb94:	4619      	mov	r1, r3
 800eb96:	f04f 0c0a 	mov.w	ip, #10
 800eb9a:	4620      	mov	r0, r4
 800eb9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eba0:	3a30      	subs	r2, #48	; 0x30
 800eba2:	2a09      	cmp	r2, #9
 800eba4:	d903      	bls.n	800ebae <_vfiprintf_r+0x1ee>
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d0c5      	beq.n	800eb36 <_vfiprintf_r+0x176>
 800ebaa:	9105      	str	r1, [sp, #20]
 800ebac:	e7c3      	b.n	800eb36 <_vfiprintf_r+0x176>
 800ebae:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	2301      	movs	r3, #1
 800ebb6:	e7f0      	b.n	800eb9a <_vfiprintf_r+0x1da>
 800ebb8:	ab03      	add	r3, sp, #12
 800ebba:	9300      	str	r3, [sp, #0]
 800ebbc:	462a      	mov	r2, r5
 800ebbe:	4b16      	ldr	r3, [pc, #88]	; (800ec18 <_vfiprintf_r+0x258>)
 800ebc0:	a904      	add	r1, sp, #16
 800ebc2:	4630      	mov	r0, r6
 800ebc4:	f7fd ff5c 	bl	800ca80 <_printf_float>
 800ebc8:	4607      	mov	r7, r0
 800ebca:	1c78      	adds	r0, r7, #1
 800ebcc:	d1d6      	bne.n	800eb7c <_vfiprintf_r+0x1bc>
 800ebce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebd0:	07d9      	lsls	r1, r3, #31
 800ebd2:	d405      	bmi.n	800ebe0 <_vfiprintf_r+0x220>
 800ebd4:	89ab      	ldrh	r3, [r5, #12]
 800ebd6:	059a      	lsls	r2, r3, #22
 800ebd8:	d402      	bmi.n	800ebe0 <_vfiprintf_r+0x220>
 800ebda:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebdc:	f7ff fe92 	bl	800e904 <__retarget_lock_release_recursive>
 800ebe0:	89ab      	ldrh	r3, [r5, #12]
 800ebe2:	065b      	lsls	r3, r3, #25
 800ebe4:	f53f af12 	bmi.w	800ea0c <_vfiprintf_r+0x4c>
 800ebe8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebea:	e711      	b.n	800ea10 <_vfiprintf_r+0x50>
 800ebec:	ab03      	add	r3, sp, #12
 800ebee:	9300      	str	r3, [sp, #0]
 800ebf0:	462a      	mov	r2, r5
 800ebf2:	4b09      	ldr	r3, [pc, #36]	; (800ec18 <_vfiprintf_r+0x258>)
 800ebf4:	a904      	add	r1, sp, #16
 800ebf6:	4630      	mov	r0, r6
 800ebf8:	f7fe f9ce 	bl	800cf98 <_printf_i>
 800ebfc:	e7e4      	b.n	800ebc8 <_vfiprintf_r+0x208>
 800ebfe:	bf00      	nop
 800ec00:	080322b4 	.word	0x080322b4
 800ec04:	080322d4 	.word	0x080322d4
 800ec08:	08032294 	.word	0x08032294
 800ec0c:	0803213c 	.word	0x0803213c
 800ec10:	08032146 	.word	0x08032146
 800ec14:	0800ca81 	.word	0x0800ca81
 800ec18:	0800e99d 	.word	0x0800e99d
 800ec1c:	08032142 	.word	0x08032142

0800ec20 <__swbuf_r>:
 800ec20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec22:	460e      	mov	r6, r1
 800ec24:	4614      	mov	r4, r2
 800ec26:	4605      	mov	r5, r0
 800ec28:	b118      	cbz	r0, 800ec32 <__swbuf_r+0x12>
 800ec2a:	6983      	ldr	r3, [r0, #24]
 800ec2c:	b90b      	cbnz	r3, 800ec32 <__swbuf_r+0x12>
 800ec2e:	f000 f9e7 	bl	800f000 <__sinit>
 800ec32:	4b21      	ldr	r3, [pc, #132]	; (800ecb8 <__swbuf_r+0x98>)
 800ec34:	429c      	cmp	r4, r3
 800ec36:	d12b      	bne.n	800ec90 <__swbuf_r+0x70>
 800ec38:	686c      	ldr	r4, [r5, #4]
 800ec3a:	69a3      	ldr	r3, [r4, #24]
 800ec3c:	60a3      	str	r3, [r4, #8]
 800ec3e:	89a3      	ldrh	r3, [r4, #12]
 800ec40:	071a      	lsls	r2, r3, #28
 800ec42:	d52f      	bpl.n	800eca4 <__swbuf_r+0x84>
 800ec44:	6923      	ldr	r3, [r4, #16]
 800ec46:	b36b      	cbz	r3, 800eca4 <__swbuf_r+0x84>
 800ec48:	6923      	ldr	r3, [r4, #16]
 800ec4a:	6820      	ldr	r0, [r4, #0]
 800ec4c:	1ac0      	subs	r0, r0, r3
 800ec4e:	6963      	ldr	r3, [r4, #20]
 800ec50:	b2f6      	uxtb	r6, r6
 800ec52:	4283      	cmp	r3, r0
 800ec54:	4637      	mov	r7, r6
 800ec56:	dc04      	bgt.n	800ec62 <__swbuf_r+0x42>
 800ec58:	4621      	mov	r1, r4
 800ec5a:	4628      	mov	r0, r5
 800ec5c:	f000 f93c 	bl	800eed8 <_fflush_r>
 800ec60:	bb30      	cbnz	r0, 800ecb0 <__swbuf_r+0x90>
 800ec62:	68a3      	ldr	r3, [r4, #8]
 800ec64:	3b01      	subs	r3, #1
 800ec66:	60a3      	str	r3, [r4, #8]
 800ec68:	6823      	ldr	r3, [r4, #0]
 800ec6a:	1c5a      	adds	r2, r3, #1
 800ec6c:	6022      	str	r2, [r4, #0]
 800ec6e:	701e      	strb	r6, [r3, #0]
 800ec70:	6963      	ldr	r3, [r4, #20]
 800ec72:	3001      	adds	r0, #1
 800ec74:	4283      	cmp	r3, r0
 800ec76:	d004      	beq.n	800ec82 <__swbuf_r+0x62>
 800ec78:	89a3      	ldrh	r3, [r4, #12]
 800ec7a:	07db      	lsls	r3, r3, #31
 800ec7c:	d506      	bpl.n	800ec8c <__swbuf_r+0x6c>
 800ec7e:	2e0a      	cmp	r6, #10
 800ec80:	d104      	bne.n	800ec8c <__swbuf_r+0x6c>
 800ec82:	4621      	mov	r1, r4
 800ec84:	4628      	mov	r0, r5
 800ec86:	f000 f927 	bl	800eed8 <_fflush_r>
 800ec8a:	b988      	cbnz	r0, 800ecb0 <__swbuf_r+0x90>
 800ec8c:	4638      	mov	r0, r7
 800ec8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec90:	4b0a      	ldr	r3, [pc, #40]	; (800ecbc <__swbuf_r+0x9c>)
 800ec92:	429c      	cmp	r4, r3
 800ec94:	d101      	bne.n	800ec9a <__swbuf_r+0x7a>
 800ec96:	68ac      	ldr	r4, [r5, #8]
 800ec98:	e7cf      	b.n	800ec3a <__swbuf_r+0x1a>
 800ec9a:	4b09      	ldr	r3, [pc, #36]	; (800ecc0 <__swbuf_r+0xa0>)
 800ec9c:	429c      	cmp	r4, r3
 800ec9e:	bf08      	it	eq
 800eca0:	68ec      	ldreq	r4, [r5, #12]
 800eca2:	e7ca      	b.n	800ec3a <__swbuf_r+0x1a>
 800eca4:	4621      	mov	r1, r4
 800eca6:	4628      	mov	r0, r5
 800eca8:	f000 f81a 	bl	800ece0 <__swsetup_r>
 800ecac:	2800      	cmp	r0, #0
 800ecae:	d0cb      	beq.n	800ec48 <__swbuf_r+0x28>
 800ecb0:	f04f 37ff 	mov.w	r7, #4294967295
 800ecb4:	e7ea      	b.n	800ec8c <__swbuf_r+0x6c>
 800ecb6:	bf00      	nop
 800ecb8:	080322b4 	.word	0x080322b4
 800ecbc:	080322d4 	.word	0x080322d4
 800ecc0:	08032294 	.word	0x08032294

0800ecc4 <__ascii_wctomb>:
 800ecc4:	b149      	cbz	r1, 800ecda <__ascii_wctomb+0x16>
 800ecc6:	2aff      	cmp	r2, #255	; 0xff
 800ecc8:	bf85      	ittet	hi
 800ecca:	238a      	movhi	r3, #138	; 0x8a
 800eccc:	6003      	strhi	r3, [r0, #0]
 800ecce:	700a      	strbls	r2, [r1, #0]
 800ecd0:	f04f 30ff 	movhi.w	r0, #4294967295
 800ecd4:	bf98      	it	ls
 800ecd6:	2001      	movls	r0, #1
 800ecd8:	4770      	bx	lr
 800ecda:	4608      	mov	r0, r1
 800ecdc:	4770      	bx	lr
	...

0800ece0 <__swsetup_r>:
 800ece0:	4b32      	ldr	r3, [pc, #200]	; (800edac <__swsetup_r+0xcc>)
 800ece2:	b570      	push	{r4, r5, r6, lr}
 800ece4:	681d      	ldr	r5, [r3, #0]
 800ece6:	4606      	mov	r6, r0
 800ece8:	460c      	mov	r4, r1
 800ecea:	b125      	cbz	r5, 800ecf6 <__swsetup_r+0x16>
 800ecec:	69ab      	ldr	r3, [r5, #24]
 800ecee:	b913      	cbnz	r3, 800ecf6 <__swsetup_r+0x16>
 800ecf0:	4628      	mov	r0, r5
 800ecf2:	f000 f985 	bl	800f000 <__sinit>
 800ecf6:	4b2e      	ldr	r3, [pc, #184]	; (800edb0 <__swsetup_r+0xd0>)
 800ecf8:	429c      	cmp	r4, r3
 800ecfa:	d10f      	bne.n	800ed1c <__swsetup_r+0x3c>
 800ecfc:	686c      	ldr	r4, [r5, #4]
 800ecfe:	89a3      	ldrh	r3, [r4, #12]
 800ed00:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed04:	0719      	lsls	r1, r3, #28
 800ed06:	d42c      	bmi.n	800ed62 <__swsetup_r+0x82>
 800ed08:	06dd      	lsls	r5, r3, #27
 800ed0a:	d411      	bmi.n	800ed30 <__swsetup_r+0x50>
 800ed0c:	2309      	movs	r3, #9
 800ed0e:	6033      	str	r3, [r6, #0]
 800ed10:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ed14:	81a3      	strh	r3, [r4, #12]
 800ed16:	f04f 30ff 	mov.w	r0, #4294967295
 800ed1a:	e03e      	b.n	800ed9a <__swsetup_r+0xba>
 800ed1c:	4b25      	ldr	r3, [pc, #148]	; (800edb4 <__swsetup_r+0xd4>)
 800ed1e:	429c      	cmp	r4, r3
 800ed20:	d101      	bne.n	800ed26 <__swsetup_r+0x46>
 800ed22:	68ac      	ldr	r4, [r5, #8]
 800ed24:	e7eb      	b.n	800ecfe <__swsetup_r+0x1e>
 800ed26:	4b24      	ldr	r3, [pc, #144]	; (800edb8 <__swsetup_r+0xd8>)
 800ed28:	429c      	cmp	r4, r3
 800ed2a:	bf08      	it	eq
 800ed2c:	68ec      	ldreq	r4, [r5, #12]
 800ed2e:	e7e6      	b.n	800ecfe <__swsetup_r+0x1e>
 800ed30:	0758      	lsls	r0, r3, #29
 800ed32:	d512      	bpl.n	800ed5a <__swsetup_r+0x7a>
 800ed34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ed36:	b141      	cbz	r1, 800ed4a <__swsetup_r+0x6a>
 800ed38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ed3c:	4299      	cmp	r1, r3
 800ed3e:	d002      	beq.n	800ed46 <__swsetup_r+0x66>
 800ed40:	4630      	mov	r0, r6
 800ed42:	f7fd fd63 	bl	800c80c <_free_r>
 800ed46:	2300      	movs	r3, #0
 800ed48:	6363      	str	r3, [r4, #52]	; 0x34
 800ed4a:	89a3      	ldrh	r3, [r4, #12]
 800ed4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ed50:	81a3      	strh	r3, [r4, #12]
 800ed52:	2300      	movs	r3, #0
 800ed54:	6063      	str	r3, [r4, #4]
 800ed56:	6923      	ldr	r3, [r4, #16]
 800ed58:	6023      	str	r3, [r4, #0]
 800ed5a:	89a3      	ldrh	r3, [r4, #12]
 800ed5c:	f043 0308 	orr.w	r3, r3, #8
 800ed60:	81a3      	strh	r3, [r4, #12]
 800ed62:	6923      	ldr	r3, [r4, #16]
 800ed64:	b94b      	cbnz	r3, 800ed7a <__swsetup_r+0x9a>
 800ed66:	89a3      	ldrh	r3, [r4, #12]
 800ed68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ed6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed70:	d003      	beq.n	800ed7a <__swsetup_r+0x9a>
 800ed72:	4621      	mov	r1, r4
 800ed74:	4630      	mov	r0, r6
 800ed76:	f000 fa05 	bl	800f184 <__smakebuf_r>
 800ed7a:	89a0      	ldrh	r0, [r4, #12]
 800ed7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ed80:	f010 0301 	ands.w	r3, r0, #1
 800ed84:	d00a      	beq.n	800ed9c <__swsetup_r+0xbc>
 800ed86:	2300      	movs	r3, #0
 800ed88:	60a3      	str	r3, [r4, #8]
 800ed8a:	6963      	ldr	r3, [r4, #20]
 800ed8c:	425b      	negs	r3, r3
 800ed8e:	61a3      	str	r3, [r4, #24]
 800ed90:	6923      	ldr	r3, [r4, #16]
 800ed92:	b943      	cbnz	r3, 800eda6 <__swsetup_r+0xc6>
 800ed94:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ed98:	d1ba      	bne.n	800ed10 <__swsetup_r+0x30>
 800ed9a:	bd70      	pop	{r4, r5, r6, pc}
 800ed9c:	0781      	lsls	r1, r0, #30
 800ed9e:	bf58      	it	pl
 800eda0:	6963      	ldrpl	r3, [r4, #20]
 800eda2:	60a3      	str	r3, [r4, #8]
 800eda4:	e7f4      	b.n	800ed90 <__swsetup_r+0xb0>
 800eda6:	2000      	movs	r0, #0
 800eda8:	e7f7      	b.n	800ed9a <__swsetup_r+0xba>
 800edaa:	bf00      	nop
 800edac:	24000d0c 	.word	0x24000d0c
 800edb0:	080322b4 	.word	0x080322b4
 800edb4:	080322d4 	.word	0x080322d4
 800edb8:	08032294 	.word	0x08032294

0800edbc <abort>:
 800edbc:	b508      	push	{r3, lr}
 800edbe:	2006      	movs	r0, #6
 800edc0:	f000 fa48 	bl	800f254 <raise>
 800edc4:	2001      	movs	r0, #1
 800edc6:	f000 fbeb 	bl	800f5a0 <_exit>
	...

0800edcc <__sflush_r>:
 800edcc:	898a      	ldrh	r2, [r1, #12]
 800edce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800edd2:	4605      	mov	r5, r0
 800edd4:	0710      	lsls	r0, r2, #28
 800edd6:	460c      	mov	r4, r1
 800edd8:	d458      	bmi.n	800ee8c <__sflush_r+0xc0>
 800edda:	684b      	ldr	r3, [r1, #4]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	dc05      	bgt.n	800edec <__sflush_r+0x20>
 800ede0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ede2:	2b00      	cmp	r3, #0
 800ede4:	dc02      	bgt.n	800edec <__sflush_r+0x20>
 800ede6:	2000      	movs	r0, #0
 800ede8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800edec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800edee:	2e00      	cmp	r6, #0
 800edf0:	d0f9      	beq.n	800ede6 <__sflush_r+0x1a>
 800edf2:	2300      	movs	r3, #0
 800edf4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800edf8:	682f      	ldr	r7, [r5, #0]
 800edfa:	602b      	str	r3, [r5, #0]
 800edfc:	d032      	beq.n	800ee64 <__sflush_r+0x98>
 800edfe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ee00:	89a3      	ldrh	r3, [r4, #12]
 800ee02:	075a      	lsls	r2, r3, #29
 800ee04:	d505      	bpl.n	800ee12 <__sflush_r+0x46>
 800ee06:	6863      	ldr	r3, [r4, #4]
 800ee08:	1ac0      	subs	r0, r0, r3
 800ee0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ee0c:	b10b      	cbz	r3, 800ee12 <__sflush_r+0x46>
 800ee0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ee10:	1ac0      	subs	r0, r0, r3
 800ee12:	2300      	movs	r3, #0
 800ee14:	4602      	mov	r2, r0
 800ee16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ee18:	6a21      	ldr	r1, [r4, #32]
 800ee1a:	4628      	mov	r0, r5
 800ee1c:	47b0      	blx	r6
 800ee1e:	1c43      	adds	r3, r0, #1
 800ee20:	89a3      	ldrh	r3, [r4, #12]
 800ee22:	d106      	bne.n	800ee32 <__sflush_r+0x66>
 800ee24:	6829      	ldr	r1, [r5, #0]
 800ee26:	291d      	cmp	r1, #29
 800ee28:	d82c      	bhi.n	800ee84 <__sflush_r+0xb8>
 800ee2a:	4a2a      	ldr	r2, [pc, #168]	; (800eed4 <__sflush_r+0x108>)
 800ee2c:	40ca      	lsrs	r2, r1
 800ee2e:	07d6      	lsls	r6, r2, #31
 800ee30:	d528      	bpl.n	800ee84 <__sflush_r+0xb8>
 800ee32:	2200      	movs	r2, #0
 800ee34:	6062      	str	r2, [r4, #4]
 800ee36:	04d9      	lsls	r1, r3, #19
 800ee38:	6922      	ldr	r2, [r4, #16]
 800ee3a:	6022      	str	r2, [r4, #0]
 800ee3c:	d504      	bpl.n	800ee48 <__sflush_r+0x7c>
 800ee3e:	1c42      	adds	r2, r0, #1
 800ee40:	d101      	bne.n	800ee46 <__sflush_r+0x7a>
 800ee42:	682b      	ldr	r3, [r5, #0]
 800ee44:	b903      	cbnz	r3, 800ee48 <__sflush_r+0x7c>
 800ee46:	6560      	str	r0, [r4, #84]	; 0x54
 800ee48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee4a:	602f      	str	r7, [r5, #0]
 800ee4c:	2900      	cmp	r1, #0
 800ee4e:	d0ca      	beq.n	800ede6 <__sflush_r+0x1a>
 800ee50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee54:	4299      	cmp	r1, r3
 800ee56:	d002      	beq.n	800ee5e <__sflush_r+0x92>
 800ee58:	4628      	mov	r0, r5
 800ee5a:	f7fd fcd7 	bl	800c80c <_free_r>
 800ee5e:	2000      	movs	r0, #0
 800ee60:	6360      	str	r0, [r4, #52]	; 0x34
 800ee62:	e7c1      	b.n	800ede8 <__sflush_r+0x1c>
 800ee64:	6a21      	ldr	r1, [r4, #32]
 800ee66:	2301      	movs	r3, #1
 800ee68:	4628      	mov	r0, r5
 800ee6a:	47b0      	blx	r6
 800ee6c:	1c41      	adds	r1, r0, #1
 800ee6e:	d1c7      	bne.n	800ee00 <__sflush_r+0x34>
 800ee70:	682b      	ldr	r3, [r5, #0]
 800ee72:	2b00      	cmp	r3, #0
 800ee74:	d0c4      	beq.n	800ee00 <__sflush_r+0x34>
 800ee76:	2b1d      	cmp	r3, #29
 800ee78:	d001      	beq.n	800ee7e <__sflush_r+0xb2>
 800ee7a:	2b16      	cmp	r3, #22
 800ee7c:	d101      	bne.n	800ee82 <__sflush_r+0xb6>
 800ee7e:	602f      	str	r7, [r5, #0]
 800ee80:	e7b1      	b.n	800ede6 <__sflush_r+0x1a>
 800ee82:	89a3      	ldrh	r3, [r4, #12]
 800ee84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ee88:	81a3      	strh	r3, [r4, #12]
 800ee8a:	e7ad      	b.n	800ede8 <__sflush_r+0x1c>
 800ee8c:	690f      	ldr	r7, [r1, #16]
 800ee8e:	2f00      	cmp	r7, #0
 800ee90:	d0a9      	beq.n	800ede6 <__sflush_r+0x1a>
 800ee92:	0793      	lsls	r3, r2, #30
 800ee94:	680e      	ldr	r6, [r1, #0]
 800ee96:	bf08      	it	eq
 800ee98:	694b      	ldreq	r3, [r1, #20]
 800ee9a:	600f      	str	r7, [r1, #0]
 800ee9c:	bf18      	it	ne
 800ee9e:	2300      	movne	r3, #0
 800eea0:	eba6 0807 	sub.w	r8, r6, r7
 800eea4:	608b      	str	r3, [r1, #8]
 800eea6:	f1b8 0f00 	cmp.w	r8, #0
 800eeaa:	dd9c      	ble.n	800ede6 <__sflush_r+0x1a>
 800eeac:	6a21      	ldr	r1, [r4, #32]
 800eeae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eeb0:	4643      	mov	r3, r8
 800eeb2:	463a      	mov	r2, r7
 800eeb4:	4628      	mov	r0, r5
 800eeb6:	47b0      	blx	r6
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	dc06      	bgt.n	800eeca <__sflush_r+0xfe>
 800eebc:	89a3      	ldrh	r3, [r4, #12]
 800eebe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eec2:	81a3      	strh	r3, [r4, #12]
 800eec4:	f04f 30ff 	mov.w	r0, #4294967295
 800eec8:	e78e      	b.n	800ede8 <__sflush_r+0x1c>
 800eeca:	4407      	add	r7, r0
 800eecc:	eba8 0800 	sub.w	r8, r8, r0
 800eed0:	e7e9      	b.n	800eea6 <__sflush_r+0xda>
 800eed2:	bf00      	nop
 800eed4:	20400001 	.word	0x20400001

0800eed8 <_fflush_r>:
 800eed8:	b538      	push	{r3, r4, r5, lr}
 800eeda:	690b      	ldr	r3, [r1, #16]
 800eedc:	4605      	mov	r5, r0
 800eede:	460c      	mov	r4, r1
 800eee0:	b913      	cbnz	r3, 800eee8 <_fflush_r+0x10>
 800eee2:	2500      	movs	r5, #0
 800eee4:	4628      	mov	r0, r5
 800eee6:	bd38      	pop	{r3, r4, r5, pc}
 800eee8:	b118      	cbz	r0, 800eef2 <_fflush_r+0x1a>
 800eeea:	6983      	ldr	r3, [r0, #24]
 800eeec:	b90b      	cbnz	r3, 800eef2 <_fflush_r+0x1a>
 800eeee:	f000 f887 	bl	800f000 <__sinit>
 800eef2:	4b14      	ldr	r3, [pc, #80]	; (800ef44 <_fflush_r+0x6c>)
 800eef4:	429c      	cmp	r4, r3
 800eef6:	d11b      	bne.n	800ef30 <_fflush_r+0x58>
 800eef8:	686c      	ldr	r4, [r5, #4]
 800eefa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d0ef      	beq.n	800eee2 <_fflush_r+0xa>
 800ef02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ef04:	07d0      	lsls	r0, r2, #31
 800ef06:	d404      	bmi.n	800ef12 <_fflush_r+0x3a>
 800ef08:	0599      	lsls	r1, r3, #22
 800ef0a:	d402      	bmi.n	800ef12 <_fflush_r+0x3a>
 800ef0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef0e:	f7ff fcf8 	bl	800e902 <__retarget_lock_acquire_recursive>
 800ef12:	4628      	mov	r0, r5
 800ef14:	4621      	mov	r1, r4
 800ef16:	f7ff ff59 	bl	800edcc <__sflush_r>
 800ef1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ef1c:	07da      	lsls	r2, r3, #31
 800ef1e:	4605      	mov	r5, r0
 800ef20:	d4e0      	bmi.n	800eee4 <_fflush_r+0xc>
 800ef22:	89a3      	ldrh	r3, [r4, #12]
 800ef24:	059b      	lsls	r3, r3, #22
 800ef26:	d4dd      	bmi.n	800eee4 <_fflush_r+0xc>
 800ef28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ef2a:	f7ff fceb 	bl	800e904 <__retarget_lock_release_recursive>
 800ef2e:	e7d9      	b.n	800eee4 <_fflush_r+0xc>
 800ef30:	4b05      	ldr	r3, [pc, #20]	; (800ef48 <_fflush_r+0x70>)
 800ef32:	429c      	cmp	r4, r3
 800ef34:	d101      	bne.n	800ef3a <_fflush_r+0x62>
 800ef36:	68ac      	ldr	r4, [r5, #8]
 800ef38:	e7df      	b.n	800eefa <_fflush_r+0x22>
 800ef3a:	4b04      	ldr	r3, [pc, #16]	; (800ef4c <_fflush_r+0x74>)
 800ef3c:	429c      	cmp	r4, r3
 800ef3e:	bf08      	it	eq
 800ef40:	68ec      	ldreq	r4, [r5, #12]
 800ef42:	e7da      	b.n	800eefa <_fflush_r+0x22>
 800ef44:	080322b4 	.word	0x080322b4
 800ef48:	080322d4 	.word	0x080322d4
 800ef4c:	08032294 	.word	0x08032294

0800ef50 <std>:
 800ef50:	2300      	movs	r3, #0
 800ef52:	b510      	push	{r4, lr}
 800ef54:	4604      	mov	r4, r0
 800ef56:	e9c0 3300 	strd	r3, r3, [r0]
 800ef5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef5e:	6083      	str	r3, [r0, #8]
 800ef60:	8181      	strh	r1, [r0, #12]
 800ef62:	6643      	str	r3, [r0, #100]	; 0x64
 800ef64:	81c2      	strh	r2, [r0, #14]
 800ef66:	6183      	str	r3, [r0, #24]
 800ef68:	4619      	mov	r1, r3
 800ef6a:	2208      	movs	r2, #8
 800ef6c:	305c      	adds	r0, #92	; 0x5c
 800ef6e:	f7fd fc45 	bl	800c7fc <memset>
 800ef72:	4b05      	ldr	r3, [pc, #20]	; (800ef88 <std+0x38>)
 800ef74:	6263      	str	r3, [r4, #36]	; 0x24
 800ef76:	4b05      	ldr	r3, [pc, #20]	; (800ef8c <std+0x3c>)
 800ef78:	62a3      	str	r3, [r4, #40]	; 0x28
 800ef7a:	4b05      	ldr	r3, [pc, #20]	; (800ef90 <std+0x40>)
 800ef7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ef7e:	4b05      	ldr	r3, [pc, #20]	; (800ef94 <std+0x44>)
 800ef80:	6224      	str	r4, [r4, #32]
 800ef82:	6323      	str	r3, [r4, #48]	; 0x30
 800ef84:	bd10      	pop	{r4, pc}
 800ef86:	bf00      	nop
 800ef88:	0800f28d 	.word	0x0800f28d
 800ef8c:	0800f2af 	.word	0x0800f2af
 800ef90:	0800f2e7 	.word	0x0800f2e7
 800ef94:	0800f30b 	.word	0x0800f30b

0800ef98 <_cleanup_r>:
 800ef98:	4901      	ldr	r1, [pc, #4]	; (800efa0 <_cleanup_r+0x8>)
 800ef9a:	f000 b8af 	b.w	800f0fc <_fwalk_reent>
 800ef9e:	bf00      	nop
 800efa0:	0800eed9 	.word	0x0800eed9

0800efa4 <__sfmoreglue>:
 800efa4:	b570      	push	{r4, r5, r6, lr}
 800efa6:	1e4a      	subs	r2, r1, #1
 800efa8:	2568      	movs	r5, #104	; 0x68
 800efaa:	4355      	muls	r5, r2
 800efac:	460e      	mov	r6, r1
 800efae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800efb2:	f7fd fc7b 	bl	800c8ac <_malloc_r>
 800efb6:	4604      	mov	r4, r0
 800efb8:	b140      	cbz	r0, 800efcc <__sfmoreglue+0x28>
 800efba:	2100      	movs	r1, #0
 800efbc:	e9c0 1600 	strd	r1, r6, [r0]
 800efc0:	300c      	adds	r0, #12
 800efc2:	60a0      	str	r0, [r4, #8]
 800efc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800efc8:	f7fd fc18 	bl	800c7fc <memset>
 800efcc:	4620      	mov	r0, r4
 800efce:	bd70      	pop	{r4, r5, r6, pc}

0800efd0 <__sfp_lock_acquire>:
 800efd0:	4801      	ldr	r0, [pc, #4]	; (800efd8 <__sfp_lock_acquire+0x8>)
 800efd2:	f7ff bc96 	b.w	800e902 <__retarget_lock_acquire_recursive>
 800efd6:	bf00      	nop
 800efd8:	24004564 	.word	0x24004564

0800efdc <__sfp_lock_release>:
 800efdc:	4801      	ldr	r0, [pc, #4]	; (800efe4 <__sfp_lock_release+0x8>)
 800efde:	f7ff bc91 	b.w	800e904 <__retarget_lock_release_recursive>
 800efe2:	bf00      	nop
 800efe4:	24004564 	.word	0x24004564

0800efe8 <__sinit_lock_acquire>:
 800efe8:	4801      	ldr	r0, [pc, #4]	; (800eff0 <__sinit_lock_acquire+0x8>)
 800efea:	f7ff bc8a 	b.w	800e902 <__retarget_lock_acquire_recursive>
 800efee:	bf00      	nop
 800eff0:	2400455f 	.word	0x2400455f

0800eff4 <__sinit_lock_release>:
 800eff4:	4801      	ldr	r0, [pc, #4]	; (800effc <__sinit_lock_release+0x8>)
 800eff6:	f7ff bc85 	b.w	800e904 <__retarget_lock_release_recursive>
 800effa:	bf00      	nop
 800effc:	2400455f 	.word	0x2400455f

0800f000 <__sinit>:
 800f000:	b510      	push	{r4, lr}
 800f002:	4604      	mov	r4, r0
 800f004:	f7ff fff0 	bl	800efe8 <__sinit_lock_acquire>
 800f008:	69a3      	ldr	r3, [r4, #24]
 800f00a:	b11b      	cbz	r3, 800f014 <__sinit+0x14>
 800f00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f010:	f7ff bff0 	b.w	800eff4 <__sinit_lock_release>
 800f014:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f018:	6523      	str	r3, [r4, #80]	; 0x50
 800f01a:	4b13      	ldr	r3, [pc, #76]	; (800f068 <__sinit+0x68>)
 800f01c:	4a13      	ldr	r2, [pc, #76]	; (800f06c <__sinit+0x6c>)
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	62a2      	str	r2, [r4, #40]	; 0x28
 800f022:	42a3      	cmp	r3, r4
 800f024:	bf04      	itt	eq
 800f026:	2301      	moveq	r3, #1
 800f028:	61a3      	streq	r3, [r4, #24]
 800f02a:	4620      	mov	r0, r4
 800f02c:	f000 f820 	bl	800f070 <__sfp>
 800f030:	6060      	str	r0, [r4, #4]
 800f032:	4620      	mov	r0, r4
 800f034:	f000 f81c 	bl	800f070 <__sfp>
 800f038:	60a0      	str	r0, [r4, #8]
 800f03a:	4620      	mov	r0, r4
 800f03c:	f000 f818 	bl	800f070 <__sfp>
 800f040:	2200      	movs	r2, #0
 800f042:	60e0      	str	r0, [r4, #12]
 800f044:	2104      	movs	r1, #4
 800f046:	6860      	ldr	r0, [r4, #4]
 800f048:	f7ff ff82 	bl	800ef50 <std>
 800f04c:	68a0      	ldr	r0, [r4, #8]
 800f04e:	2201      	movs	r2, #1
 800f050:	2109      	movs	r1, #9
 800f052:	f7ff ff7d 	bl	800ef50 <std>
 800f056:	68e0      	ldr	r0, [r4, #12]
 800f058:	2202      	movs	r2, #2
 800f05a:	2112      	movs	r1, #18
 800f05c:	f7ff ff78 	bl	800ef50 <std>
 800f060:	2301      	movs	r3, #1
 800f062:	61a3      	str	r3, [r4, #24]
 800f064:	e7d2      	b.n	800f00c <__sinit+0xc>
 800f066:	bf00      	nop
 800f068:	08031f10 	.word	0x08031f10
 800f06c:	0800ef99 	.word	0x0800ef99

0800f070 <__sfp>:
 800f070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f072:	4607      	mov	r7, r0
 800f074:	f7ff ffac 	bl	800efd0 <__sfp_lock_acquire>
 800f078:	4b1e      	ldr	r3, [pc, #120]	; (800f0f4 <__sfp+0x84>)
 800f07a:	681e      	ldr	r6, [r3, #0]
 800f07c:	69b3      	ldr	r3, [r6, #24]
 800f07e:	b913      	cbnz	r3, 800f086 <__sfp+0x16>
 800f080:	4630      	mov	r0, r6
 800f082:	f7ff ffbd 	bl	800f000 <__sinit>
 800f086:	3648      	adds	r6, #72	; 0x48
 800f088:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f08c:	3b01      	subs	r3, #1
 800f08e:	d503      	bpl.n	800f098 <__sfp+0x28>
 800f090:	6833      	ldr	r3, [r6, #0]
 800f092:	b30b      	cbz	r3, 800f0d8 <__sfp+0x68>
 800f094:	6836      	ldr	r6, [r6, #0]
 800f096:	e7f7      	b.n	800f088 <__sfp+0x18>
 800f098:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f09c:	b9d5      	cbnz	r5, 800f0d4 <__sfp+0x64>
 800f09e:	4b16      	ldr	r3, [pc, #88]	; (800f0f8 <__sfp+0x88>)
 800f0a0:	60e3      	str	r3, [r4, #12]
 800f0a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f0a6:	6665      	str	r5, [r4, #100]	; 0x64
 800f0a8:	f7ff fc2a 	bl	800e900 <__retarget_lock_init_recursive>
 800f0ac:	f7ff ff96 	bl	800efdc <__sfp_lock_release>
 800f0b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f0b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f0b8:	6025      	str	r5, [r4, #0]
 800f0ba:	61a5      	str	r5, [r4, #24]
 800f0bc:	2208      	movs	r2, #8
 800f0be:	4629      	mov	r1, r5
 800f0c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f0c4:	f7fd fb9a 	bl	800c7fc <memset>
 800f0c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f0cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f0d0:	4620      	mov	r0, r4
 800f0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f0d4:	3468      	adds	r4, #104	; 0x68
 800f0d6:	e7d9      	b.n	800f08c <__sfp+0x1c>
 800f0d8:	2104      	movs	r1, #4
 800f0da:	4638      	mov	r0, r7
 800f0dc:	f7ff ff62 	bl	800efa4 <__sfmoreglue>
 800f0e0:	4604      	mov	r4, r0
 800f0e2:	6030      	str	r0, [r6, #0]
 800f0e4:	2800      	cmp	r0, #0
 800f0e6:	d1d5      	bne.n	800f094 <__sfp+0x24>
 800f0e8:	f7ff ff78 	bl	800efdc <__sfp_lock_release>
 800f0ec:	230c      	movs	r3, #12
 800f0ee:	603b      	str	r3, [r7, #0]
 800f0f0:	e7ee      	b.n	800f0d0 <__sfp+0x60>
 800f0f2:	bf00      	nop
 800f0f4:	08031f10 	.word	0x08031f10
 800f0f8:	ffff0001 	.word	0xffff0001

0800f0fc <_fwalk_reent>:
 800f0fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f100:	4606      	mov	r6, r0
 800f102:	4688      	mov	r8, r1
 800f104:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f108:	2700      	movs	r7, #0
 800f10a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f10e:	f1b9 0901 	subs.w	r9, r9, #1
 800f112:	d505      	bpl.n	800f120 <_fwalk_reent+0x24>
 800f114:	6824      	ldr	r4, [r4, #0]
 800f116:	2c00      	cmp	r4, #0
 800f118:	d1f7      	bne.n	800f10a <_fwalk_reent+0xe>
 800f11a:	4638      	mov	r0, r7
 800f11c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f120:	89ab      	ldrh	r3, [r5, #12]
 800f122:	2b01      	cmp	r3, #1
 800f124:	d907      	bls.n	800f136 <_fwalk_reent+0x3a>
 800f126:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f12a:	3301      	adds	r3, #1
 800f12c:	d003      	beq.n	800f136 <_fwalk_reent+0x3a>
 800f12e:	4629      	mov	r1, r5
 800f130:	4630      	mov	r0, r6
 800f132:	47c0      	blx	r8
 800f134:	4307      	orrs	r7, r0
 800f136:	3568      	adds	r5, #104	; 0x68
 800f138:	e7e9      	b.n	800f10e <_fwalk_reent+0x12>

0800f13a <__swhatbuf_r>:
 800f13a:	b570      	push	{r4, r5, r6, lr}
 800f13c:	460e      	mov	r6, r1
 800f13e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f142:	2900      	cmp	r1, #0
 800f144:	b096      	sub	sp, #88	; 0x58
 800f146:	4614      	mov	r4, r2
 800f148:	461d      	mov	r5, r3
 800f14a:	da07      	bge.n	800f15c <__swhatbuf_r+0x22>
 800f14c:	2300      	movs	r3, #0
 800f14e:	602b      	str	r3, [r5, #0]
 800f150:	89b3      	ldrh	r3, [r6, #12]
 800f152:	061a      	lsls	r2, r3, #24
 800f154:	d410      	bmi.n	800f178 <__swhatbuf_r+0x3e>
 800f156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f15a:	e00e      	b.n	800f17a <__swhatbuf_r+0x40>
 800f15c:	466a      	mov	r2, sp
 800f15e:	f000 f8fb 	bl	800f358 <_fstat_r>
 800f162:	2800      	cmp	r0, #0
 800f164:	dbf2      	blt.n	800f14c <__swhatbuf_r+0x12>
 800f166:	9a01      	ldr	r2, [sp, #4]
 800f168:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f16c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f170:	425a      	negs	r2, r3
 800f172:	415a      	adcs	r2, r3
 800f174:	602a      	str	r2, [r5, #0]
 800f176:	e7ee      	b.n	800f156 <__swhatbuf_r+0x1c>
 800f178:	2340      	movs	r3, #64	; 0x40
 800f17a:	2000      	movs	r0, #0
 800f17c:	6023      	str	r3, [r4, #0]
 800f17e:	b016      	add	sp, #88	; 0x58
 800f180:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f184 <__smakebuf_r>:
 800f184:	898b      	ldrh	r3, [r1, #12]
 800f186:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f188:	079d      	lsls	r5, r3, #30
 800f18a:	4606      	mov	r6, r0
 800f18c:	460c      	mov	r4, r1
 800f18e:	d507      	bpl.n	800f1a0 <__smakebuf_r+0x1c>
 800f190:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f194:	6023      	str	r3, [r4, #0]
 800f196:	6123      	str	r3, [r4, #16]
 800f198:	2301      	movs	r3, #1
 800f19a:	6163      	str	r3, [r4, #20]
 800f19c:	b002      	add	sp, #8
 800f19e:	bd70      	pop	{r4, r5, r6, pc}
 800f1a0:	ab01      	add	r3, sp, #4
 800f1a2:	466a      	mov	r2, sp
 800f1a4:	f7ff ffc9 	bl	800f13a <__swhatbuf_r>
 800f1a8:	9900      	ldr	r1, [sp, #0]
 800f1aa:	4605      	mov	r5, r0
 800f1ac:	4630      	mov	r0, r6
 800f1ae:	f7fd fb7d 	bl	800c8ac <_malloc_r>
 800f1b2:	b948      	cbnz	r0, 800f1c8 <__smakebuf_r+0x44>
 800f1b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1b8:	059a      	lsls	r2, r3, #22
 800f1ba:	d4ef      	bmi.n	800f19c <__smakebuf_r+0x18>
 800f1bc:	f023 0303 	bic.w	r3, r3, #3
 800f1c0:	f043 0302 	orr.w	r3, r3, #2
 800f1c4:	81a3      	strh	r3, [r4, #12]
 800f1c6:	e7e3      	b.n	800f190 <__smakebuf_r+0xc>
 800f1c8:	4b0d      	ldr	r3, [pc, #52]	; (800f200 <__smakebuf_r+0x7c>)
 800f1ca:	62b3      	str	r3, [r6, #40]	; 0x28
 800f1cc:	89a3      	ldrh	r3, [r4, #12]
 800f1ce:	6020      	str	r0, [r4, #0]
 800f1d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f1d4:	81a3      	strh	r3, [r4, #12]
 800f1d6:	9b00      	ldr	r3, [sp, #0]
 800f1d8:	6163      	str	r3, [r4, #20]
 800f1da:	9b01      	ldr	r3, [sp, #4]
 800f1dc:	6120      	str	r0, [r4, #16]
 800f1de:	b15b      	cbz	r3, 800f1f8 <__smakebuf_r+0x74>
 800f1e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f1e4:	4630      	mov	r0, r6
 800f1e6:	f000 f8c9 	bl	800f37c <_isatty_r>
 800f1ea:	b128      	cbz	r0, 800f1f8 <__smakebuf_r+0x74>
 800f1ec:	89a3      	ldrh	r3, [r4, #12]
 800f1ee:	f023 0303 	bic.w	r3, r3, #3
 800f1f2:	f043 0301 	orr.w	r3, r3, #1
 800f1f6:	81a3      	strh	r3, [r4, #12]
 800f1f8:	89a0      	ldrh	r0, [r4, #12]
 800f1fa:	4305      	orrs	r5, r0
 800f1fc:	81a5      	strh	r5, [r4, #12]
 800f1fe:	e7cd      	b.n	800f19c <__smakebuf_r+0x18>
 800f200:	0800ef99 	.word	0x0800ef99

0800f204 <_raise_r>:
 800f204:	291f      	cmp	r1, #31
 800f206:	b538      	push	{r3, r4, r5, lr}
 800f208:	4604      	mov	r4, r0
 800f20a:	460d      	mov	r5, r1
 800f20c:	d904      	bls.n	800f218 <_raise_r+0x14>
 800f20e:	2316      	movs	r3, #22
 800f210:	6003      	str	r3, [r0, #0]
 800f212:	f04f 30ff 	mov.w	r0, #4294967295
 800f216:	bd38      	pop	{r3, r4, r5, pc}
 800f218:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f21a:	b112      	cbz	r2, 800f222 <_raise_r+0x1e>
 800f21c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f220:	b94b      	cbnz	r3, 800f236 <_raise_r+0x32>
 800f222:	4620      	mov	r0, r4
 800f224:	f000 f830 	bl	800f288 <_getpid_r>
 800f228:	462a      	mov	r2, r5
 800f22a:	4601      	mov	r1, r0
 800f22c:	4620      	mov	r0, r4
 800f22e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f232:	f000 b817 	b.w	800f264 <_kill_r>
 800f236:	2b01      	cmp	r3, #1
 800f238:	d00a      	beq.n	800f250 <_raise_r+0x4c>
 800f23a:	1c59      	adds	r1, r3, #1
 800f23c:	d103      	bne.n	800f246 <_raise_r+0x42>
 800f23e:	2316      	movs	r3, #22
 800f240:	6003      	str	r3, [r0, #0]
 800f242:	2001      	movs	r0, #1
 800f244:	e7e7      	b.n	800f216 <_raise_r+0x12>
 800f246:	2400      	movs	r4, #0
 800f248:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f24c:	4628      	mov	r0, r5
 800f24e:	4798      	blx	r3
 800f250:	2000      	movs	r0, #0
 800f252:	e7e0      	b.n	800f216 <_raise_r+0x12>

0800f254 <raise>:
 800f254:	4b02      	ldr	r3, [pc, #8]	; (800f260 <raise+0xc>)
 800f256:	4601      	mov	r1, r0
 800f258:	6818      	ldr	r0, [r3, #0]
 800f25a:	f7ff bfd3 	b.w	800f204 <_raise_r>
 800f25e:	bf00      	nop
 800f260:	24000d0c 	.word	0x24000d0c

0800f264 <_kill_r>:
 800f264:	b538      	push	{r3, r4, r5, lr}
 800f266:	4d07      	ldr	r5, [pc, #28]	; (800f284 <_kill_r+0x20>)
 800f268:	2300      	movs	r3, #0
 800f26a:	4604      	mov	r4, r0
 800f26c:	4608      	mov	r0, r1
 800f26e:	4611      	mov	r1, r2
 800f270:	602b      	str	r3, [r5, #0]
 800f272:	f000 f975 	bl	800f560 <_kill>
 800f276:	1c43      	adds	r3, r0, #1
 800f278:	d102      	bne.n	800f280 <_kill_r+0x1c>
 800f27a:	682b      	ldr	r3, [r5, #0]
 800f27c:	b103      	cbz	r3, 800f280 <_kill_r+0x1c>
 800f27e:	6023      	str	r3, [r4, #0]
 800f280:	bd38      	pop	{r3, r4, r5, pc}
 800f282:	bf00      	nop
 800f284:	24004558 	.word	0x24004558

0800f288 <_getpid_r>:
 800f288:	f000 b95a 	b.w	800f540 <_getpid>

0800f28c <__sread>:
 800f28c:	b510      	push	{r4, lr}
 800f28e:	460c      	mov	r4, r1
 800f290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f294:	f000 f894 	bl	800f3c0 <_read_r>
 800f298:	2800      	cmp	r0, #0
 800f29a:	bfab      	itete	ge
 800f29c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f29e:	89a3      	ldrhlt	r3, [r4, #12]
 800f2a0:	181b      	addge	r3, r3, r0
 800f2a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f2a6:	bfac      	ite	ge
 800f2a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800f2aa:	81a3      	strhlt	r3, [r4, #12]
 800f2ac:	bd10      	pop	{r4, pc}

0800f2ae <__swrite>:
 800f2ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2b2:	461f      	mov	r7, r3
 800f2b4:	898b      	ldrh	r3, [r1, #12]
 800f2b6:	05db      	lsls	r3, r3, #23
 800f2b8:	4605      	mov	r5, r0
 800f2ba:	460c      	mov	r4, r1
 800f2bc:	4616      	mov	r6, r2
 800f2be:	d505      	bpl.n	800f2cc <__swrite+0x1e>
 800f2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2c4:	2302      	movs	r3, #2
 800f2c6:	2200      	movs	r2, #0
 800f2c8:	f000 f868 	bl	800f39c <_lseek_r>
 800f2cc:	89a3      	ldrh	r3, [r4, #12]
 800f2ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f2d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f2d6:	81a3      	strh	r3, [r4, #12]
 800f2d8:	4632      	mov	r2, r6
 800f2da:	463b      	mov	r3, r7
 800f2dc:	4628      	mov	r0, r5
 800f2de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e2:	f000 b817 	b.w	800f314 <_write_r>

0800f2e6 <__sseek>:
 800f2e6:	b510      	push	{r4, lr}
 800f2e8:	460c      	mov	r4, r1
 800f2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f2ee:	f000 f855 	bl	800f39c <_lseek_r>
 800f2f2:	1c43      	adds	r3, r0, #1
 800f2f4:	89a3      	ldrh	r3, [r4, #12]
 800f2f6:	bf15      	itete	ne
 800f2f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800f2fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f2fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f302:	81a3      	strheq	r3, [r4, #12]
 800f304:	bf18      	it	ne
 800f306:	81a3      	strhne	r3, [r4, #12]
 800f308:	bd10      	pop	{r4, pc}

0800f30a <__sclose>:
 800f30a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f30e:	f000 b813 	b.w	800f338 <_close_r>
	...

0800f314 <_write_r>:
 800f314:	b538      	push	{r3, r4, r5, lr}
 800f316:	4d07      	ldr	r5, [pc, #28]	; (800f334 <_write_r+0x20>)
 800f318:	4604      	mov	r4, r0
 800f31a:	4608      	mov	r0, r1
 800f31c:	4611      	mov	r1, r2
 800f31e:	2200      	movs	r2, #0
 800f320:	602a      	str	r2, [r5, #0]
 800f322:	461a      	mov	r2, r3
 800f324:	f000 f934 	bl	800f590 <_write>
 800f328:	1c43      	adds	r3, r0, #1
 800f32a:	d102      	bne.n	800f332 <_write_r+0x1e>
 800f32c:	682b      	ldr	r3, [r5, #0]
 800f32e:	b103      	cbz	r3, 800f332 <_write_r+0x1e>
 800f330:	6023      	str	r3, [r4, #0]
 800f332:	bd38      	pop	{r3, r4, r5, pc}
 800f334:	24004558 	.word	0x24004558

0800f338 <_close_r>:
 800f338:	b538      	push	{r3, r4, r5, lr}
 800f33a:	4d06      	ldr	r5, [pc, #24]	; (800f354 <_close_r+0x1c>)
 800f33c:	2300      	movs	r3, #0
 800f33e:	4604      	mov	r4, r0
 800f340:	4608      	mov	r0, r1
 800f342:	602b      	str	r3, [r5, #0]
 800f344:	f000 f8ec 	bl	800f520 <_close>
 800f348:	1c43      	adds	r3, r0, #1
 800f34a:	d102      	bne.n	800f352 <_close_r+0x1a>
 800f34c:	682b      	ldr	r3, [r5, #0]
 800f34e:	b103      	cbz	r3, 800f352 <_close_r+0x1a>
 800f350:	6023      	str	r3, [r4, #0]
 800f352:	bd38      	pop	{r3, r4, r5, pc}
 800f354:	24004558 	.word	0x24004558

0800f358 <_fstat_r>:
 800f358:	b538      	push	{r3, r4, r5, lr}
 800f35a:	4d07      	ldr	r5, [pc, #28]	; (800f378 <_fstat_r+0x20>)
 800f35c:	2300      	movs	r3, #0
 800f35e:	4604      	mov	r4, r0
 800f360:	4608      	mov	r0, r1
 800f362:	4611      	mov	r1, r2
 800f364:	602b      	str	r3, [r5, #0]
 800f366:	f000 f8e3 	bl	800f530 <_fstat>
 800f36a:	1c43      	adds	r3, r0, #1
 800f36c:	d102      	bne.n	800f374 <_fstat_r+0x1c>
 800f36e:	682b      	ldr	r3, [r5, #0]
 800f370:	b103      	cbz	r3, 800f374 <_fstat_r+0x1c>
 800f372:	6023      	str	r3, [r4, #0]
 800f374:	bd38      	pop	{r3, r4, r5, pc}
 800f376:	bf00      	nop
 800f378:	24004558 	.word	0x24004558

0800f37c <_isatty_r>:
 800f37c:	b538      	push	{r3, r4, r5, lr}
 800f37e:	4d06      	ldr	r5, [pc, #24]	; (800f398 <_isatty_r+0x1c>)
 800f380:	2300      	movs	r3, #0
 800f382:	4604      	mov	r4, r0
 800f384:	4608      	mov	r0, r1
 800f386:	602b      	str	r3, [r5, #0]
 800f388:	f000 f8e2 	bl	800f550 <_isatty>
 800f38c:	1c43      	adds	r3, r0, #1
 800f38e:	d102      	bne.n	800f396 <_isatty_r+0x1a>
 800f390:	682b      	ldr	r3, [r5, #0]
 800f392:	b103      	cbz	r3, 800f396 <_isatty_r+0x1a>
 800f394:	6023      	str	r3, [r4, #0]
 800f396:	bd38      	pop	{r3, r4, r5, pc}
 800f398:	24004558 	.word	0x24004558

0800f39c <_lseek_r>:
 800f39c:	b538      	push	{r3, r4, r5, lr}
 800f39e:	4d07      	ldr	r5, [pc, #28]	; (800f3bc <_lseek_r+0x20>)
 800f3a0:	4604      	mov	r4, r0
 800f3a2:	4608      	mov	r0, r1
 800f3a4:	4611      	mov	r1, r2
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	602a      	str	r2, [r5, #0]
 800f3aa:	461a      	mov	r2, r3
 800f3ac:	f000 f8e0 	bl	800f570 <_lseek>
 800f3b0:	1c43      	adds	r3, r0, #1
 800f3b2:	d102      	bne.n	800f3ba <_lseek_r+0x1e>
 800f3b4:	682b      	ldr	r3, [r5, #0]
 800f3b6:	b103      	cbz	r3, 800f3ba <_lseek_r+0x1e>
 800f3b8:	6023      	str	r3, [r4, #0]
 800f3ba:	bd38      	pop	{r3, r4, r5, pc}
 800f3bc:	24004558 	.word	0x24004558

0800f3c0 <_read_r>:
 800f3c0:	b538      	push	{r3, r4, r5, lr}
 800f3c2:	4d07      	ldr	r5, [pc, #28]	; (800f3e0 <_read_r+0x20>)
 800f3c4:	4604      	mov	r4, r0
 800f3c6:	4608      	mov	r0, r1
 800f3c8:	4611      	mov	r1, r2
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	602a      	str	r2, [r5, #0]
 800f3ce:	461a      	mov	r2, r3
 800f3d0:	f000 f8d6 	bl	800f580 <_read>
 800f3d4:	1c43      	adds	r3, r0, #1
 800f3d6:	d102      	bne.n	800f3de <_read_r+0x1e>
 800f3d8:	682b      	ldr	r3, [r5, #0]
 800f3da:	b103      	cbz	r3, 800f3de <_read_r+0x1e>
 800f3dc:	6023      	str	r3, [r4, #0]
 800f3de:	bd38      	pop	{r3, r4, r5, pc}
 800f3e0:	24004558 	.word	0x24004558

0800f3e4 <expf>:
 800f3e4:	ee10 2a10 	vmov	r2, s0
 800f3e8:	b470      	push	{r4, r5, r6}
 800f3ea:	f3c2 530a 	ubfx	r3, r2, #20, #11
 800f3ee:	f240 442a 	movw	r4, #1066	; 0x42a
 800f3f2:	42a3      	cmp	r3, r4
 800f3f4:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 800f3f8:	d92a      	bls.n	800f450 <expf+0x6c>
 800f3fa:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 800f3fe:	d059      	beq.n	800f4b4 <expf+0xd0>
 800f400:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 800f404:	d303      	bcc.n	800f40e <expf+0x2a>
 800f406:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f40a:	bc70      	pop	{r4, r5, r6}
 800f40c:	4770      	bx	lr
 800f40e:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800f4bc <expf+0xd8>
 800f412:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f41a:	dd03      	ble.n	800f424 <expf+0x40>
 800f41c:	bc70      	pop	{r4, r5, r6}
 800f41e:	2000      	movs	r0, #0
 800f420:	f000 b878 	b.w	800f514 <__math_oflowf>
 800f424:	eddf 7a26 	vldr	s15, [pc, #152]	; 800f4c0 <expf+0xdc>
 800f428:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f42c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f430:	d503      	bpl.n	800f43a <expf+0x56>
 800f432:	bc70      	pop	{r4, r5, r6}
 800f434:	2000      	movs	r0, #0
 800f436:	f000 b861 	b.w	800f4fc <__math_uflowf>
 800f43a:	eddf 7a22 	vldr	s15, [pc, #136]	; 800f4c4 <expf+0xe0>
 800f43e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800f442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f446:	d503      	bpl.n	800f450 <expf+0x6c>
 800f448:	bc70      	pop	{r4, r5, r6}
 800f44a:	2000      	movs	r0, #0
 800f44c:	f000 b85c 	b.w	800f508 <__math_may_uflowf>
 800f450:	4b1d      	ldr	r3, [pc, #116]	; (800f4c8 <expf+0xe4>)
 800f452:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800f456:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 800f45a:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 800f45e:	eeb0 7b44 	vmov.f64	d7, d4
 800f462:	eea5 7b06 	vfma.f64	d7, d5, d6
 800f466:	ee17 5a10 	vmov	r5, s14
 800f46a:	ee37 7b44 	vsub.f64	d7, d7, d4
 800f46e:	f005 021f 	and.w	r2, r5, #31
 800f472:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800f476:	e9d2 4600 	ldrd	r4, r6, [r2]
 800f47a:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800f47e:	ed93 4b50 	vldr	d4, [r3, #320]	; 0x140
 800f482:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 800f486:	eea4 0b07 	vfma.f64	d0, d4, d7
 800f48a:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 800f48e:	2300      	movs	r3, #0
 800f490:	1918      	adds	r0, r3, r4
 800f492:	ea4f 32c5 	mov.w	r2, r5, lsl #15
 800f496:	eb42 0106 	adc.w	r1, r2, r6
 800f49a:	eea5 6b07 	vfma.f64	d6, d5, d7
 800f49e:	ee27 5b07 	vmul.f64	d5, d7, d7
 800f4a2:	ec41 0b17 	vmov	d7, r0, r1
 800f4a6:	eea6 0b05 	vfma.f64	d0, d6, d5
 800f4aa:	ee20 0b07 	vmul.f64	d0, d0, d7
 800f4ae:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800f4b2:	e7aa      	b.n	800f40a <expf+0x26>
 800f4b4:	ed9f 0a05 	vldr	s0, [pc, #20]	; 800f4cc <expf+0xe8>
 800f4b8:	e7a7      	b.n	800f40a <expf+0x26>
 800f4ba:	bf00      	nop
 800f4bc:	42b17217 	.word	0x42b17217
 800f4c0:	c2cff1b4 	.word	0xc2cff1b4
 800f4c4:	c2ce8ecf 	.word	0xc2ce8ecf
 800f4c8:	080322f8 	.word	0x080322f8
 800f4cc:	00000000 	.word	0x00000000

0800f4d0 <with_errnof>:
 800f4d0:	b513      	push	{r0, r1, r4, lr}
 800f4d2:	4604      	mov	r4, r0
 800f4d4:	ed8d 0a01 	vstr	s0, [sp, #4]
 800f4d8:	f7fd f950 	bl	800c77c <__errno>
 800f4dc:	ed9d 0a01 	vldr	s0, [sp, #4]
 800f4e0:	6004      	str	r4, [r0, #0]
 800f4e2:	b002      	add	sp, #8
 800f4e4:	bd10      	pop	{r4, pc}

0800f4e6 <xflowf>:
 800f4e6:	b130      	cbz	r0, 800f4f6 <xflowf+0x10>
 800f4e8:	eef1 7a40 	vneg.f32	s15, s0
 800f4ec:	ee27 0a80 	vmul.f32	s0, s15, s0
 800f4f0:	2022      	movs	r0, #34	; 0x22
 800f4f2:	f7ff bfed 	b.w	800f4d0 <with_errnof>
 800f4f6:	eef0 7a40 	vmov.f32	s15, s0
 800f4fa:	e7f7      	b.n	800f4ec <xflowf+0x6>

0800f4fc <__math_uflowf>:
 800f4fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f504 <__math_uflowf+0x8>
 800f500:	f7ff bff1 	b.w	800f4e6 <xflowf>
 800f504:	10000000 	.word	0x10000000

0800f508 <__math_may_uflowf>:
 800f508:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f510 <__math_may_uflowf+0x8>
 800f50c:	f7ff bfeb 	b.w	800f4e6 <xflowf>
 800f510:	1a200000 	.word	0x1a200000

0800f514 <__math_oflowf>:
 800f514:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f51c <__math_oflowf+0x8>
 800f518:	f7ff bfe5 	b.w	800f4e6 <xflowf>
 800f51c:	70000000 	.word	0x70000000

0800f520 <_close>:
 800f520:	4b02      	ldr	r3, [pc, #8]	; (800f52c <_close+0xc>)
 800f522:	2258      	movs	r2, #88	; 0x58
 800f524:	601a      	str	r2, [r3, #0]
 800f526:	f04f 30ff 	mov.w	r0, #4294967295
 800f52a:	4770      	bx	lr
 800f52c:	24004558 	.word	0x24004558

0800f530 <_fstat>:
 800f530:	4b02      	ldr	r3, [pc, #8]	; (800f53c <_fstat+0xc>)
 800f532:	2258      	movs	r2, #88	; 0x58
 800f534:	601a      	str	r2, [r3, #0]
 800f536:	f04f 30ff 	mov.w	r0, #4294967295
 800f53a:	4770      	bx	lr
 800f53c:	24004558 	.word	0x24004558

0800f540 <_getpid>:
 800f540:	4b02      	ldr	r3, [pc, #8]	; (800f54c <_getpid+0xc>)
 800f542:	2258      	movs	r2, #88	; 0x58
 800f544:	601a      	str	r2, [r3, #0]
 800f546:	f04f 30ff 	mov.w	r0, #4294967295
 800f54a:	4770      	bx	lr
 800f54c:	24004558 	.word	0x24004558

0800f550 <_isatty>:
 800f550:	4b02      	ldr	r3, [pc, #8]	; (800f55c <_isatty+0xc>)
 800f552:	2258      	movs	r2, #88	; 0x58
 800f554:	601a      	str	r2, [r3, #0]
 800f556:	2000      	movs	r0, #0
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	24004558 	.word	0x24004558

0800f560 <_kill>:
 800f560:	4b02      	ldr	r3, [pc, #8]	; (800f56c <_kill+0xc>)
 800f562:	2258      	movs	r2, #88	; 0x58
 800f564:	601a      	str	r2, [r3, #0]
 800f566:	f04f 30ff 	mov.w	r0, #4294967295
 800f56a:	4770      	bx	lr
 800f56c:	24004558 	.word	0x24004558

0800f570 <_lseek>:
 800f570:	4b02      	ldr	r3, [pc, #8]	; (800f57c <_lseek+0xc>)
 800f572:	2258      	movs	r2, #88	; 0x58
 800f574:	601a      	str	r2, [r3, #0]
 800f576:	f04f 30ff 	mov.w	r0, #4294967295
 800f57a:	4770      	bx	lr
 800f57c:	24004558 	.word	0x24004558

0800f580 <_read>:
 800f580:	4b02      	ldr	r3, [pc, #8]	; (800f58c <_read+0xc>)
 800f582:	2258      	movs	r2, #88	; 0x58
 800f584:	601a      	str	r2, [r3, #0]
 800f586:	f04f 30ff 	mov.w	r0, #4294967295
 800f58a:	4770      	bx	lr
 800f58c:	24004558 	.word	0x24004558

0800f590 <_write>:
 800f590:	4b02      	ldr	r3, [pc, #8]	; (800f59c <_write+0xc>)
 800f592:	2258      	movs	r2, #88	; 0x58
 800f594:	601a      	str	r2, [r3, #0]
 800f596:	f04f 30ff 	mov.w	r0, #4294967295
 800f59a:	4770      	bx	lr
 800f59c:	24004558 	.word	0x24004558

0800f5a0 <_exit>:
 800f5a0:	e7fe      	b.n	800f5a0 <_exit>
	...

0800f5a4 <_init>:
 800f5a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5a6:	bf00      	nop
 800f5a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5aa:	bc08      	pop	{r3}
 800f5ac:	469e      	mov	lr, r3
 800f5ae:	4770      	bx	lr

0800f5b0 <_fini>:
 800f5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5b2:	bf00      	nop
 800f5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f5b6:	bc08      	pop	{r3}
 800f5b8:	469e      	mov	lr, r3
 800f5ba:	4770      	bx	lr
