

================================================================
== Vitis HLS Report for 'Loop_Loop3_proc'
================================================================
* Date:           Sun Oct 22 02:36:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z2
* Solution:       sol5 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  14.00 ns|  7.006 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.462 us|  0.462 us|   33|   33|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop3   |       32|       32|         2|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    64|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    35|    -|
|Register         |        -|   -|     14|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     14|    99|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     1|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_83_p2   |         +|   0|  0|  13|           5|           1|
    |data_out2_d0        |         +|   0|  0|  39|          32|          32|
    |icmp_ln15_fu_77_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  64|          43|          40|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    |ap_done    |   9|          2|    1|          2|
    |k_fu_34    |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          8|    7|         16|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |ap_CS_fsm          |  3|   0|    3|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |k_fu_34            |  5|   0|    5|          0|
    |zext_ln15_reg_114  |  5|   0|   64|         59|
    +-------------------+---+----+-----+-----------+
    |Total              | 14|   0|   73|         59|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_Loop3_proc|  return value|
|tempA2_address0     |  out|    4|   ap_memory|           tempA2|         array|
|tempA2_ce0          |  out|    1|   ap_memory|           tempA2|         array|
|tempA2_q0           |   in|   32|   ap_memory|           tempA2|         array|
|data_out2_address0  |  out|    4|   ap_memory|        data_out2|         array|
|data_out2_ce0       |  out|    1|   ap_memory|        data_out2|         array|
|data_out2_we0       |  out|    1|   ap_memory|        data_out2|         array|
|data_out2_d0        |  out|   32|   ap_memory|        data_out2|         array|
+--------------------+-----+-----+------------+-----------------+--------------+

