 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sat Dec  3 11:28:56 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[21] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[21] (in)                            0.000      0.000 r
  U85/Y (AND2X1)                       2212691.500
                                                  2212691.500 r
  U86/Y (INVX1)                        709550.250 2922241.750 f
  U40/Y (AND2X1)                       2458052.750
                                                  5380294.500 f
  U41/Y (INVX1)                        -1163317.000
                                                  4216977.500 r
  U42/Y (XNOR2X1)                      5853968.500
                                                  10070946.000 r
  U43/Y (INVX1)                        820423.000 10891369.000 f
  U44/Y (NAND2X1)                      1285551.000
                                                  12176920.000 r
  U81/Y (AND2X1)                       2174588.000
                                                  14351508.000 r
  U82/Y (INVX1)                        715781.000 15067289.000 f
  U112/Y (AND2X1)                      2238231.000
                                                  17305520.000 f
  U55/Y (AND2X1)                       2050284.000
                                                  19355804.000 f
  U56/Y (INVX1)                        -1187548.000
                                                  18168256.000 r
  U115/Y (AND2X1)                      1973392.000
                                                  20141648.000 r
  U69/Y (AND2X1)                       2191164.000
                                                  22332812.000 r
  U70/Y (INVX1)                        710162.000 23042974.000 f
  U120/Y (NAND2X1)                     1285622.000
                                                  24328596.000 r
  U65/Y (AND2X1)                       1818780.000
                                                  26147376.000 r
  U66/Y (INVX1)                        707576.000 26854952.000 f
  U122/Y (NOR2X1)                      1151516.000
                                                  28006468.000 r
  out[0] (out)                            0.000   28006468.000 r
  data arrival time                               28006468.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -28006468.000
  -----------------------------------------------------------
  slack (MET)                                     171993536.000


1
