<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tvm: include/tvm/tir/builtin.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">tvm
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_b4c7d8e826c599ba55146c099a14beb5.html">tvm</a></li><li class="navelem"><a class="el" href="dir_72c2f11201cd7636dc7624de0754daa5.html">tir</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">builtin.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="builtin_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Licensed to the Apache Software Foundation (ASF) under one</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * or more contributor license agreements.  See the NOTICE file</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * distributed with this work for additional information</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * regarding copyright ownership.  The ASF licenses this file</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * to you under the Apache License, Version 2.0 (the</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * &quot;License&quot;); you may not use this file except in compliance</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * with the License.  You may obtain a copy of the License at</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *   http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * software distributed under the License is distributed on an</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * KIND, either express or implied.  See the License for the</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * specific language governing permissions and limitations</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * under the License.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef TVM_TIR_BUILTIN_H_</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define TVM_TIR_BUILTIN_H_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="ir_2op_8h.html">tvm/ir/op.h</a>&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="tir_2expr_8h.html">tvm/tir/expr.h</a>&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacetvm.html">tvm</a> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">namespace </span>tir {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html">   43</a></span>&#160;<span class="keyword">namespace </span>builtin {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae7816fdebd5d56f2145cdf371b756eb4">ret</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a7b555bc5cca2f5e7b26c1037bc0001ce">reinterpret</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a21d1f0395dca5af4a90cdb42c1d1d154">likely</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0e633f53c50e14d7e2fc07636a223309">bitwise_and</a>();</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a5b0f4de023bfe86e9510036028ea1580">bitwise_or</a>();</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0cd2ac37b80c498ded412572146ecc67">bitwise_xor</a>();</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a091ef99dc63f6945588dbb81c968ca15">bitwise_not</a>();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a26472adf05d821f1929cfbc02bc3c231">shift_left</a>();</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#af103ae0715d4ebcbaccd49d2b6a12afe">shift_right</a>();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a322ae63444ed4e5fcf7247aa93f8bb7c">large_uint_imm</a>();</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0c2ebdcec34d7c79dc8480e5dab8547a">q_multiply_shift</a>();</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a700b7018f2c1f1fba8b4e28f264d8bbb">address_of</a>();</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae741e67259cd4b844a8934f2e2704adc">if_then_else</a>();</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aa5b0e90771b35d78b6c07c0054abe023">isnullptr</a>();</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6f53be295396c301082696ca0c113501">isnan</a>();</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a2172690dd21d7fd50a4fd4d696ea7bb2">popcount</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a1e15b04fe89f7899e09e528946aa5bb4">fma</a>();</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a668eaad07b6c46238f2bf758e61b58a5">call_extern</a>();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae2add6e324d391782d367360a68ccf51">call_pure_extern</a>();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a83892dca19e44a96752625c65c38d645">call_llvm_intrin</a>();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a8e3504415c78f3f8fd719a21e5280b38">call_llvm_pure_intrin</a>();</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ac4887bd93ad67619ad290a33e2bdd340">call_spirv_pure_glsl450</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// TODO(tvm-team) revisit the builtins below</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">// some of them can simply become ops with special codegen attr.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span>TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a543f1fc334d2bc830add972895a03f17">prefetch</a>();</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a3e84c73dbbcf7f97008ac84c169feae9">tvm_access_ptr</a>();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6aeb24a28d19cdc60e4e1fa7b420d7fd">tvm_static_handle</a>();</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a21c2ad8b095dcbefa786394981ea0b71">tvm_context_id</a>();</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ab424ca353ceedd88a95fc37eeb9628a9">tvm_tuple</a>();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a23003bd9331efaa58d8420529ea96c0b">tvm_struct_get</a>();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6df03eca1d9cc14d0db6cdd39120a867">tvm_struct_set</a>();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#af5125377c482e5b34bf8710b7b3dc1e6">lookup_param</a>();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a92624d2aa5c435cd7a0ea8efb698a115">tvm_throw_last_error</a>();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a15c5e0e0478e0ebff91690f60992cf3f">tvm_stack_alloca</a>();</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#abd540cb73407771ecfb4f78722ce5a1b">tvm_stack_make_shape</a>();</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a28f99e6dd767482765b854ee9fc71f2c">tvm_stack_make_array</a>();</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a2c13c6e4b2f92e17f357665f9f11736c">tvm_call_packed</a>();</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a1e35988d61914016c49d3cf8a5af3f54">tvm_call_cpacked</a>();</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ac54288cc9f1fee8c26db9bd87ac320ee">tvm_call_trace_packed</a>();</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a23897d81faa46ac29ab0d6d8fc618707">tvm_check_return</a>();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6be181be34fba13d129aadc6c9a23f73">tvm_thread_context</a>();</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0117a4a76af962576a6a3bbf32f97b36">tvm_call_packed_lowered</a>();</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a3131992ea9acd964fb7d3ca782d74805">tvm_call_cpacked_lowered</a>();</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aa6e23eac98abb8378b9837011a5c04b5">tvm_call_trace_packed_lowered</a>();</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a925a45e5bb05e0cbf2daf2ffdbdcf53a">tvm_storage_sync</a>();</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aca44a85c87273dfab1731421f4edd2bf">tvm_warp_shuffle</a>();</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae0470bd69bb03047aae4cb52e1e6e337">tvm_warp_shuffle_up</a>();</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#af6d1c48570e10287683d58f22e4de98f">tvm_warp_shuffle_down</a>();</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#afc4086a245ded9076de226ae802ced32">tvm_warp_activemask</a>();</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ac8e7bc86b8fa81453291ae5299062001">tvm_global_barrier_kinit</a>();</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aa1d19e758595200998a4e1ea39767b6b">tvm_thread_allreduce</a>();</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// TODO(tvm-team) TensorCore specific intrinsics should be directly registered under</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">//                cuda. namespace and used through op.</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span>TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a93b4dd000c31a1d35f493786380d108d">tvm_load_matrix_sync</a>();</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0cbd267877168afd5bbea35f0e5d70fe">tvm_mma_sync</a>();</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a8d5e173f1a16740172a9ad6f2aa85a08">tvm_bmma_sync</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a616992eb291d701cac42c670d83c206c">tvm_fill_fragment</a>();</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#afc81da8cbcd7f34ec5e1e80d837ca265">tvm_store_matrix_sync</a>();</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad99599849e8572bcd46e22636f908fca">ptx_mma</a>();</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a3343bb32988cda13d3050e8fc2a75a78">ptx_mma_sp</a>();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae79143f4df15683d7ee25c0b958e2189">ptx_ldmatrix</a>();</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a7eaa1b0b7d7cb550f6a7eaf5efe8d493">ptx_cp_async</a>();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a21346695611f032cadc3fad6615fe63b">ptx_commit_group</a>();</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aed0dcc804c2d1b939969c9e48aa448f9">ptx_wait_group</a>();</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a772fb68f083e71e635c50bb503903f22">mma_store</a>();</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a307667c449c54cef747d781771f79bab">mma_fill</a>();</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">// TODO(tvm-team) replace the usage of the vector operations by Shuffle.</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span>TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a45bf65ca7ca01d2016e0b609117d7e25">vectorhigh</a>();</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a7ed64a9fb0a7f575fc63e1e0395e96a6">vectorlow</a>();</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a30dff65bc2c142b57fae7f60e378ff43">vectorcombine</a>();</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ab4a648f6e7451af295688f243a215cd7">atomic_add</a>();</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a9603510b7eff067c253eb340310c2996">nd_mem_alloc_with_scope</a>();</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6ea87b06a1eb1050b7503ef6cc1bab34">texture2d_store</a>();</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ae52feb3e7828262a1b8a31062642ae36">texture2d_load</a>();</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#afd453e860a10562ac2692473edde6707">dma_copy</a>();</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a13aefe6686345fee7d4a1633dd059806">dma_wait</a>();</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a0b3d8f41abba4b7dd4a9af8ec2f9acba">assume</a>();</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a77a72a2e21fe0ea2118479924b4fb877">undef</a>();</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#aa63c16281d1010a82a06eb771268b4e2">start_profile_intrinsic</a>();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;TVM_DLL <span class="keyword">const</span> <a class="code" href="classtvm_1_1Op.html">Op</a>&amp; <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#a6c57e9701977267ff96d514bd3c2a5e6">end_profile_intrinsic</a>();</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1c">  754</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1c">TVMStructFieldKind</a> : <span class="keywordtype">int</span> {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">// array head address</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0b8af30aa268164148d5bfe1d8c2ba54">  756</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0b8af30aa268164148d5bfe1d8c2ba54">kArrAddr</a>,</div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9076fb1a58386bac2e0f1fdae9cab844">  757</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9076fb1a58386bac2e0f1fdae9cab844">kArrData</a>,</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca57f69fd3d141caaa7e2e72fda7d6a1da">  758</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca57f69fd3d141caaa7e2e72fda7d6a1da">kArrShape</a>,</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca96e7b6492b5b174219cf60e19af0857c">  759</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca96e7b6492b5b174219cf60e19af0857c">kArrStrides</a>,</div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cad28cfc7b69fd8745e12a4f0024d6942a">  760</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cad28cfc7b69fd8745e12a4f0024d6942a">kArrNDim</a>,</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca5ce842cabb26975681dd561c5132af1b">  761</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca5ce842cabb26975681dd561c5132af1b">kArrTypeCode</a>,</div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca344dc1f419339b81024d4d3628083a1e">  762</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca344dc1f419339b81024d4d3628083a1e">kArrTypeBits</a>,</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0c960782c20a4f16cfe203c516760b00">  763</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0c960782c20a4f16cfe203c516760b00">kArrTypeLanes</a>,</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cafdb925cdf50f17a2b96c7ac4faefa1fb">  764</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cafdb925cdf50f17a2b96c7ac4faefa1fb">kArrByteOffset</a>,</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9539d6f9103aa0c177cd8cee72c39d74">  765</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9539d6f9103aa0c177cd8cee72c39d74">kArrDeviceId</a>,</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cabf798b873c868b7d77ced30c9907037d">  766</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cabf798b873c868b7d77ced30c9907037d">kArrDeviceType</a>,</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca4d4a5d54434514fd8b0ce57160059c92">  767</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca4d4a5d54434514fd8b0ce57160059c92">kArrKindBound_</a>,</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="comment">// TVMValue field</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca779c07403e11f671e936ec2813ce2304">  769</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca779c07403e11f671e936ec2813ce2304">kTVMValueContent</a>,</div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1caa73457ed97931251f1762cb319adc858">  770</a></span>&#160;  <a class="code" href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1caa73457ed97931251f1762cb319adc858">kTVMValueKindBound_</a></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;};</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}  <span class="comment">// namespace builtin</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;}  <span class="comment">// namespace tir</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;}  <span class="comment">// namespace tvm</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#endif  // TVM_TIR_BUILTIN_H_</span></div><div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca9539d6f9103aa0c177cd8cee72c39d74"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9539d6f9103aa0c177cd8cee72c39d74">tvm::tir::builtin::kArrDeviceId</a></div><div class="ttdef"><b>Definition:</b> builtin.h:765</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1cad28cfc7b69fd8745e12a4f0024d6942a"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cad28cfc7b69fd8745e12a4f0024d6942a">tvm::tir::builtin::kArrNDim</a></div><div class="ttdef"><b>Definition:</b> builtin.h:760</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca0b8af30aa268164148d5bfe1d8c2ba54"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0b8af30aa268164148d5bfe1d8c2ba54">tvm::tir::builtin::kArrAddr</a></div><div class="ttdef"><b>Definition:</b> builtin.h:756</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a925a45e5bb05e0cbf2daf2ffdbdcf53a"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a925a45e5bb05e0cbf2daf2ffdbdcf53a">tvm::tir::builtin::tvm_storage_sync</a></div><div class="ttdeci">const Op &amp; tvm_storage_sync()</div><div class="ttdoc">See pseudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a15c5e0e0478e0ebff91690f60992cf3f"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a15c5e0e0478e0ebff91690f60992cf3f">tvm::tir::builtin::tvm_stack_alloca</a></div><div class="ttdeci">const Op &amp; tvm_stack_alloca()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aa1d19e758595200998a4e1ea39767b6b"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aa1d19e758595200998a4e1ea39767b6b">tvm::tir::builtin::tvm_thread_allreduce</a></div><div class="ttdeci">const Op &amp; tvm_thread_allreduce()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a1e35988d61914016c49d3cf8a5af3f54"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a1e35988d61914016c49d3cf8a5af3f54">tvm::tir::builtin::tvm_call_cpacked</a></div><div class="ttdeci">const Op &amp; tvm_call_cpacked()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aca44a85c87273dfab1731421f4edd2bf"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aca44a85c87273dfab1731421f4edd2bf">tvm::tir::builtin::tvm_warp_shuffle</a></div><div class="ttdeci">const Op &amp; tvm_warp_shuffle()</div><div class="ttdoc">See pseudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6ea87b06a1eb1050b7503ef6cc1bab34"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6ea87b06a1eb1050b7503ef6cc1bab34">tvm::tir::builtin::texture2d_store</a></div><div class="ttdeci">const Op &amp; texture2d_store()</div><div class="ttdoc">Store to texture 2d memory. </div></div>
<div class="ttc" id="namespacetvm_html"><div class="ttname"><a href="namespacetvm.html">tvm</a></div><div class="ttdoc">runtime implementation for LibTorch/TorchScript. </div><div class="ttdef"><b>Definition:</b> analyzer.h:36</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a83892dca19e44a96752625c65c38d645"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a83892dca19e44a96752625c65c38d645">tvm::tir::builtin::call_llvm_intrin</a></div><div class="ttdeci">const Op &amp; call_llvm_intrin()</div><div class="ttdoc">Call an LLVM intrinsic with a given intrinsic id and signature from the types of args in the runtime ...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a772fb68f083e71e635c50bb503903f22"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a772fb68f083e71e635c50bb503903f22">tvm::tir::builtin::mma_store</a></div><div class="ttdeci">const Op &amp; mma_store()</div><div class="ttdoc">tvm intrinsic for storing the result of PTX MMA into a destination pointer. For example, if each thread in a warp of size 32 has 4 elements from the result of m16xn8xk16 MMA in its registers, this intrinsic can be used to store the result in a 16x8 region in shared or global memory. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1cabf798b873c868b7d77ced30c9907037d"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cabf798b873c868b7d77ced30c9907037d">tvm::tir::builtin::kArrDeviceType</a></div><div class="ttdef"><b>Definition:</b> builtin.h:766</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a1e15b04fe89f7899e09e528946aa5bb4"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a1e15b04fe89f7899e09e528946aa5bb4">tvm::tir::builtin::fma</a></div><div class="ttdeci">const Op &amp; fma()</div><div class="ttdoc">Fused multiply add. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a8e3504415c78f3f8fd719a21e5280b38"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a8e3504415c78f3f8fd719a21e5280b38">tvm::tir::builtin::call_llvm_pure_intrin</a></div><div class="ttdeci">const Op &amp; call_llvm_pure_intrin()</div><div class="ttdoc">Call an LLVM pure intrinsic with a given intrinsic id and signature from the types of args in the run...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a77a72a2e21fe0ea2118479924b4fb877"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a77a72a2e21fe0ea2118479924b4fb877">tvm::tir::builtin::undef</a></div><div class="ttdeci">const Op &amp; undef()</div><div class="ttdoc">Returns an initialized but arbitrary value. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ab4a648f6e7451af295688f243a215cd7"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ab4a648f6e7451af295688f243a215cd7">tvm::tir::builtin::atomic_add</a></div><div class="ttdeci">const Op &amp; atomic_add()</div><div class="ttdoc">atomic add instruction, corresponding e.g. to atomicAdd in CUDA </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ac8e7bc86b8fa81453291ae5299062001"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ac8e7bc86b8fa81453291ae5299062001">tvm::tir::builtin::tvm_global_barrier_kinit</a></div><div class="ttdeci">const Op &amp; tvm_global_barrier_kinit()</div><div class="ttdoc">Initialize the global barrier. Call this at beginning of kernel that need global barrier. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a3131992ea9acd964fb7d3ca782d74805"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a3131992ea9acd964fb7d3ca782d74805">tvm::tir::builtin::tvm_call_cpacked_lowered</a></div><div class="ttdeci">const Op &amp; tvm_call_cpacked_lowered()</div><div class="ttdoc">Lowered version of call c-packed, the space of value and type codes are explicitly allocated...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a30dff65bc2c142b57fae7f60e378ff43"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a30dff65bc2c142b57fae7f60e378ff43">tvm::tir::builtin::vectorcombine</a></div><div class="ttdeci">const Op &amp; vectorcombine()</div><div class="ttdoc">Concat two vectors. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae0470bd69bb03047aae4cb52e1e6e337"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae0470bd69bb03047aae4cb52e1e6e337">tvm::tir::builtin::tvm_warp_shuffle_up</a></div><div class="ttdeci">const Op &amp; tvm_warp_shuffle_up()</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ac54288cc9f1fee8c26db9bd87ac320ee"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ac54288cc9f1fee8c26db9bd87ac320ee">tvm::tir::builtin::tvm_call_trace_packed</a></div><div class="ttdeci">const Op &amp; tvm_call_trace_packed()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_afc81da8cbcd7f34ec5e1e80d837ca265"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#afc81da8cbcd7f34ec5e1e80d837ca265">tvm::tir::builtin::tvm_store_matrix_sync</a></div><div class="ttdeci">const Op &amp; tvm_store_matrix_sync()</div><div class="ttdoc">tvm intrinsic for tensor core store operators. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca96e7b6492b5b174219cf60e19af0857c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca96e7b6492b5b174219cf60e19af0857c">tvm::tir::builtin::kArrStrides</a></div><div class="ttdef"><b>Definition:</b> builtin.h:759</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ac4887bd93ad67619ad290a33e2bdd340"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ac4887bd93ad67619ad290a33e2bdd340">tvm::tir::builtin::call_spirv_pure_glsl450</a></div><div class="ttdeci">const Op &amp; call_spirv_pure_glsl450()</div><div class="ttdoc">Call an SPIRV pure GLSL450 intrinsic. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6be181be34fba13d129aadc6c9a23f73"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6be181be34fba13d129aadc6c9a23f73">tvm::tir::builtin::tvm_thread_context</a></div><div class="ttdeci">const Op &amp; tvm_thread_context()</div><div class="ttdoc">See pesudo code Mark the content as thread local context, can get optimized by only call the call onc...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a700b7018f2c1f1fba8b4e28f264d8bbb"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a700b7018f2c1f1fba8b4e28f264d8bbb">tvm::tir::builtin::address_of</a></div><div class="ttdeci">const Op &amp; address_of()</div><div class="ttdoc">Returns the address of an element in the buffer (see pseudocode below). </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a091ef99dc63f6945588dbb81c968ca15"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a091ef99dc63f6945588dbb81c968ca15">tvm::tir::builtin::bitwise_not</a></div><div class="ttdeci">const Op &amp; bitwise_not()</div><div class="ttdoc">Bitwise not operator. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1cafdb925cdf50f17a2b96c7ac4faefa1fb"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1cafdb925cdf50f17a2b96c7ac4faefa1fb">tvm::tir::builtin::kArrByteOffset</a></div><div class="ttdef"><b>Definition:</b> builtin.h:764</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0c2ebdcec34d7c79dc8480e5dab8547a"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0c2ebdcec34d7c79dc8480e5dab8547a">tvm::tir::builtin::q_multiply_shift</a></div><div class="ttdeci">const Op &amp; q_multiply_shift()</div><div class="ttdoc">Execute a multiplication between two Q-numbers x and y followed by a right shift s The default roundi...</div></div>
<div class="ttc" id="ir_2op_8h_html"><div class="ttname"><a href="ir_2op_8h.html">op.h</a></div><div class="ttdoc">Primitive operators(builtin intrinsics) and registry for them. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a7ed64a9fb0a7f575fc63e1e0395e96a6"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a7ed64a9fb0a7f575fc63e1e0395e96a6">tvm::tir::builtin::vectorlow</a></div><div class="ttdeci">const Op &amp; vectorlow()</div><div class="ttdoc">Get the low-level half of the vector. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0cbd267877168afd5bbea35f0e5d70fe"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0cbd267877168afd5bbea35f0e5d70fe">tvm::tir::builtin::tvm_mma_sync</a></div><div class="ttdeci">const Op &amp; tvm_mma_sync()</div><div class="ttdoc">tvm intrinsic for tensor core mma_sync operators. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca344dc1f419339b81024d4d3628083a1e"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca344dc1f419339b81024d4d3628083a1e">tvm::tir::builtin::kArrTypeBits</a></div><div class="ttdef"><b>Definition:</b> builtin.h:762</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a7b555bc5cca2f5e7b26c1037bc0001ce"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a7b555bc5cca2f5e7b26c1037bc0001ce">tvm::tir::builtin::reinterpret</a></div><div class="ttdeci">const Op &amp; reinterpret()</div><div class="ttdoc">Reinterpret the value using the target type. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae79143f4df15683d7ee25c0b958e2189"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae79143f4df15683d7ee25c0b958e2189">tvm::tir::builtin::ptx_ldmatrix</a></div><div class="ttdeci">const Op &amp; ptx_ldmatrix()</div><div class="ttdoc">tvm intrinsic for ptx load matrix from shared memory. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae2add6e324d391782d367360a68ccf51"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae2add6e324d391782d367360a68ccf51">tvm::tir::builtin::call_pure_extern</a></div><div class="ttdeci">const Op &amp; call_pure_extern()</div><div class="ttdoc">Call an pure extern C function with given name and signature from the types of args in the runtime en...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae52feb3e7828262a1b8a31062642ae36"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae52feb3e7828262a1b8a31062642ae36">tvm::tir::builtin::texture2d_load</a></div><div class="ttdeci">const Op &amp; texture2d_load()</div><div class="ttdoc">Load from texture 2d memory. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a2172690dd21d7fd50a4fd4d696ea7bb2"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a2172690dd21d7fd50a4fd4d696ea7bb2">tvm::tir::builtin::popcount</a></div><div class="ttdeci">const Op &amp; popcount()</div><div class="ttdoc">Popcount. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca0c960782c20a4f16cfe203c516760b00"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca0c960782c20a4f16cfe203c516760b00">tvm::tir::builtin::kArrTypeLanes</a></div><div class="ttdef"><b>Definition:</b> builtin.h:763</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a2c13c6e4b2f92e17f357665f9f11736c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a2c13c6e4b2f92e17f357665f9f11736c">tvm::tir::builtin::tvm_call_packed</a></div><div class="ttdeci">const Op &amp; tvm_call_packed()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="tir_2expr_8h_html"><div class="ttname"><a href="tir_2expr_8h.html">expr.h</a></div><div class="ttdoc">TIR expressions. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca4d4a5d54434514fd8b0ce57160059c92"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca4d4a5d54434514fd8b0ce57160059c92">tvm::tir::builtin::kArrKindBound_</a></div><div class="ttdef"><b>Definition:</b> builtin.h:767</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a21d1f0395dca5af4a90cdb42c1d1d154"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a21d1f0395dca5af4a90cdb42c1d1d154">tvm::tir::builtin::likely</a></div><div class="ttdeci">const Op &amp; likely()</div><div class="ttdoc">Marks a condition is likely going to happen. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a23003bd9331efaa58d8420529ea96c0b"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a23003bd9331efaa58d8420529ea96c0b">tvm::tir::builtin::tvm_struct_get</a></div><div class="ttdeci">const Op &amp; tvm_struct_get()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca779c07403e11f671e936ec2813ce2304"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca779c07403e11f671e936ec2813ce2304">tvm::tir::builtin::kTVMValueContent</a></div><div class="ttdef"><b>Definition:</b> builtin.h:769</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a13aefe6686345fee7d4a1633dd059806"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a13aefe6686345fee7d4a1633dd059806">tvm::tir::builtin::dma_wait</a></div><div class="ttdeci">const Op &amp; dma_wait()</div><div class="ttdoc">Wait until the number of DMAs in flight is less than or equal to some maximum. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a28f99e6dd767482765b854ee9fc71f2c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a28f99e6dd767482765b854ee9fc71f2c">tvm::tir::builtin::tvm_stack_make_array</a></div><div class="ttdeci">const Op &amp; tvm_stack_make_array()</div><div class="ttdoc">Allocate a NDArray(DLTensor) on stack, return the handle. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a543f1fc334d2bc830add972895a03f17"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a543f1fc334d2bc830add972895a03f17">tvm::tir::builtin::prefetch</a></div><div class="ttdeci">const Op &amp; prefetch()</div><div class="ttdoc">Prefetch a cacheline. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a92624d2aa5c435cd7a0ea8efb698a115"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a92624d2aa5c435cd7a0ea8efb698a115">tvm::tir::builtin::tvm_throw_last_error</a></div><div class="ttdeci">const Op &amp; tvm_throw_last_error()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a93b4dd000c31a1d35f493786380d108d"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a93b4dd000c31a1d35f493786380d108d">tvm::tir::builtin::tvm_load_matrix_sync</a></div><div class="ttdeci">const Op &amp; tvm_load_matrix_sync()</div><div class="ttdoc">tvm intrinsic for tensor core load operators. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a3e84c73dbbcf7f97008ac84c169feae9"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a3e84c73dbbcf7f97008ac84c169feae9">tvm::tir::builtin::tvm_access_ptr</a></div><div class="ttdeci">const Op &amp; tvm_access_ptr()</div><div class="ttdoc">Get head access address with memory access pattern info. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad99599849e8572bcd46e22636f908fca"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad99599849e8572bcd46e22636f908fca">tvm::tir::builtin::ptx_mma</a></div><div class="ttdeci">const Op &amp; ptx_mma()</div><div class="ttdoc">tvm intrinsic for ptx tensor core mma instructions. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6c57e9701977267ff96d514bd3c2a5e6"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6c57e9701977267ff96d514bd3c2a5e6">tvm::tir::builtin::end_profile_intrinsic</a></div><div class="ttdeci">const Op &amp; end_profile_intrinsic()</div><div class="ttdoc">Profiling intrinsic. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_abd540cb73407771ecfb4f78722ce5a1b"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#abd540cb73407771ecfb4f78722ce5a1b">tvm::tir::builtin::tvm_stack_make_shape</a></div><div class="ttdeci">const Op &amp; tvm_stack_make_shape()</div><div class="ttdoc">Allocate a shape tuple on stack, return the handle. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae741e67259cd4b844a8934f2e2704adc"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae741e67259cd4b844a8934f2e2704adc">tvm::tir::builtin::if_then_else</a></div><div class="ttdeci">const Op &amp; if_then_else()</div><div class="ttdoc">Same as select, used for unsafe memory access. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1caa73457ed97931251f1762cb319adc858"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1caa73457ed97931251f1762cb319adc858">tvm::tir::builtin::kTVMValueKindBound_</a></div><div class="ttdef"><b>Definition:</b> builtin.h:770</div></div>
<div class="ttc" id="classtvm_1_1Op_html"><div class="ttname"><a href="classtvm_1_1Op.html">tvm::Op</a></div><div class="ttdoc">Managed reference class to OpNode. </div><div class="ttdef"><b>Definition:</b> op.h:165</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a7eaa1b0b7d7cb550f6a7eaf5efe8d493"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a7eaa1b0b7d7cb550f6a7eaf5efe8d493">tvm::tir::builtin::ptx_cp_async</a></div><div class="ttdeci">const Op &amp; ptx_cp_async()</div><div class="ttdoc">tvm intrinsics for ptx async copy from global to shared memory </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca57f69fd3d141caaa7e2e72fda7d6a1da"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca57f69fd3d141caaa7e2e72fda7d6a1da">tvm::tir::builtin::kArrShape</a></div><div class="ttdef"><b>Definition:</b> builtin.h:758</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a3343bb32988cda13d3050e8fc2a75a78"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a3343bb32988cda13d3050e8fc2a75a78">tvm::tir::builtin::ptx_mma_sp</a></div><div class="ttdeci">const Op &amp; ptx_mma_sp()</div><div class="ttdoc">tvm intrinsic for sparse tensor core ptx instructions. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_afc4086a245ded9076de226ae802ced32"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#afc4086a245ded9076de226ae802ced32">tvm::tir::builtin::tvm_warp_activemask</a></div><div class="ttdeci">const Op &amp; tvm_warp_activemask()</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a668eaad07b6c46238f2bf758e61b58a5"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a668eaad07b6c46238f2bf758e61b58a5">tvm::tir::builtin::call_extern</a></div><div class="ttdeci">const Op &amp; call_extern()</div><div class="ttdoc">Call an extern C function with given name and signature from the types of args in the runtime environ...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_af103ae0715d4ebcbaccd49d2b6a12afe"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#af103ae0715d4ebcbaccd49d2b6a12afe">tvm::tir::builtin::shift_right</a></div><div class="ttdeci">const Op &amp; shift_right()</div><div class="ttdoc">Right shift. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6df03eca1d9cc14d0db6cdd39120a867"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6df03eca1d9cc14d0db6cdd39120a867">tvm::tir::builtin::tvm_struct_set</a></div><div class="ttdeci">const Op &amp; tvm_struct_set()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ab424ca353ceedd88a95fc37eeb9628a9"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ab424ca353ceedd88a95fc37eeb9628a9">tvm::tir::builtin::tvm_tuple</a></div><div class="ttdeci">const Op &amp; tvm_tuple()</div><div class="ttdoc">tvm_tuple is not an actual function and cannot codegen. It is used to represent tuple structure in va...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a8d5e173f1a16740172a9ad6f2aa85a08"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a8d5e173f1a16740172a9ad6f2aa85a08">tvm::tir::builtin::tvm_bmma_sync</a></div><div class="ttdeci">const Op &amp; tvm_bmma_sync()</div><div class="ttdoc">tvm intrinsic for tensor core bmma_sync operators. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_af5125377c482e5b34bf8710b7b3dc1e6"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#af5125377c482e5b34bf8710b7b3dc1e6">tvm::tir::builtin::lookup_param</a></div><div class="ttdeci">const Op &amp; lookup_param()</div><div class="ttdoc">See pseudo code Type lookup_param(String param_name) { return __tvm_param__param_name; }...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0cd2ac37b80c498ded412572146ecc67"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0cd2ac37b80c498ded412572146ecc67">tvm::tir::builtin::bitwise_xor</a></div><div class="ttdeci">const Op &amp; bitwise_xor()</div><div class="ttdoc">Bitwise xor operator. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6aeb24a28d19cdc60e4e1fa7b420d7fd"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6aeb24a28d19cdc60e4e1fa7b420d7fd">tvm::tir::builtin::tvm_static_handle</a></div><div class="ttdeci">const Op &amp; tvm_static_handle()</div><div class="ttdoc">Create a function local static handle that iniitalizes to nullptr. can be used to cache function loca...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_afd453e860a10562ac2692473edde6707"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#afd453e860a10562ac2692473edde6707">tvm::tir::builtin::dma_copy</a></div><div class="ttdeci">const Op &amp; dma_copy()</div><div class="ttdoc">Initiate a non-blocking DMA copy from source to destination. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a23897d81faa46ac29ab0d6d8fc618707"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a23897d81faa46ac29ab0d6d8fc618707">tvm::tir::builtin::tvm_check_return</a></div><div class="ttdeci">const Op &amp; tvm_check_return()</div><div class="ttdoc">Checks the return value of another call is correct or returns a given value. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0b3d8f41abba4b7dd4a9af8ec2f9acba"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0b3d8f41abba4b7dd4a9af8ec2f9acba">tvm::tir::builtin::assume</a></div><div class="ttdeci">const Op &amp; assume()</div><div class="ttdoc">Provide a true statement that can be used for simplifications. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1c">tvm::tir::builtin::TVMStructFieldKind</a></div><div class="ttdeci">TVMStructFieldKind</div><div class="ttdoc">The kind of structure field info used in intrinsic. </div><div class="ttdef"><b>Definition:</b> builtin.h:754</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0e633f53c50e14d7e2fc07636a223309"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0e633f53c50e14d7e2fc07636a223309">tvm::tir::builtin::bitwise_and</a></div><div class="ttdeci">const Op &amp; bitwise_and()</div><div class="ttdoc">Bitwise and operator. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a6f53be295396c301082696ca0c113501"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a6f53be295396c301082696ca0c113501">tvm::tir::builtin::isnan</a></div><div class="ttdeci">const Op &amp; isnan()</div><div class="ttdoc">Check if value is nan. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aa63c16281d1010a82a06eb771268b4e2"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aa63c16281d1010a82a06eb771268b4e2">tvm::tir::builtin::start_profile_intrinsic</a></div><div class="ttdeci">const Op &amp; start_profile_intrinsic()</div><div class="ttdoc">Profiling intrinsic. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a21346695611f032cadc3fad6615fe63b"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a21346695611f032cadc3fad6615fe63b">tvm::tir::builtin::ptx_commit_group</a></div><div class="ttdeci">const Op &amp; ptx_commit_group()</div><div class="ttdoc">tvm intrinsics for ptx async copy commit and wait. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_af6d1c48570e10287683d58f22e4de98f"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#af6d1c48570e10287683d58f22e4de98f">tvm::tir::builtin::tvm_warp_shuffle_down</a></div><div class="ttdeci">const Op &amp; tvm_warp_shuffle_down()</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a5b0f4de023bfe86e9510036028ea1580"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a5b0f4de023bfe86e9510036028ea1580">tvm::tir::builtin::bitwise_or</a></div><div class="ttdeci">const Op &amp; bitwise_or()</div><div class="ttdoc">Bitwise or operator. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a616992eb291d701cac42c670d83c206c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a616992eb291d701cac42c670d83c206c">tvm::tir::builtin::tvm_fill_fragment</a></div><div class="ttdeci">const Op &amp; tvm_fill_fragment()</div><div class="ttdoc">tvm intrinsic for tensor core fill_fragment operators. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ae7816fdebd5d56f2145cdf371b756eb4"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ae7816fdebd5d56f2145cdf371b756eb4">tvm::tir::builtin::ret</a></div><div class="ttdeci">const Op &amp; ret()</div><div class="ttdoc">Return value. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a45bf65ca7ca01d2016e0b609117d7e25"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a45bf65ca7ca01d2016e0b609117d7e25">tvm::tir::builtin::vectorhigh</a></div><div class="ttdeci">const Op &amp; vectorhigh()</div><div class="ttdoc">Get the high level half of the vector. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a0117a4a76af962576a6a3bbf32f97b36"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a0117a4a76af962576a6a3bbf32f97b36">tvm::tir::builtin::tvm_call_packed_lowered</a></div><div class="ttdeci">const Op &amp; tvm_call_packed_lowered()</div><div class="ttdoc">Lowered version of call packed, the space of value and type codes are explicitly allocated. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a322ae63444ed4e5fcf7247aa93f8bb7c"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a322ae63444ed4e5fcf7247aa93f8bb7c">tvm::tir::builtin::large_uint_imm</a></div><div class="ttdeci">const Op &amp; large_uint_imm()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a307667c449c54cef747d781771f79bab"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a307667c449c54cef747d781771f79bab">tvm::tir::builtin::mma_fill</a></div><div class="ttdeci">const Op &amp; mma_fill()</div><div class="ttdoc">tvm intrinsic for zero-initalizing an MMA accumulation registor. For example, if each thread in a war...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a21c2ad8b095dcbefa786394981ea0b71"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a21c2ad8b095dcbefa786394981ea0b71">tvm::tir::builtin::tvm_context_id</a></div><div class="ttdeci">const Op &amp; tvm_context_id()</div><div class="ttdoc">Return a unique context id, used for hint of workspace separation. Different context id ganrantees no...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca9076fb1a58386bac2e0f1fdae9cab844"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca9076fb1a58386bac2e0f1fdae9cab844">tvm::tir::builtin::kArrData</a></div><div class="ttdef"><b>Definition:</b> builtin.h:757</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a26472adf05d821f1929cfbc02bc3c231"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a26472adf05d821f1929cfbc02bc3c231">tvm::tir::builtin::shift_left</a></div><div class="ttdeci">const Op &amp; shift_left()</div><div class="ttdoc">Left shift. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_a9603510b7eff067c253eb340310c2996"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#a9603510b7eff067c253eb340310c2996">tvm::tir::builtin::nd_mem_alloc_with_scope</a></div><div class="ttdeci">const Op &amp; nd_mem_alloc_with_scope()</div><div class="ttdoc">Create an Nd memory allocation with storage scope. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_ad3b90c881b67ebe8e8fe68f14143bb1ca5ce842cabb26975681dd561c5132af1b"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#ad3b90c881b67ebe8e8fe68f14143bb1ca5ce842cabb26975681dd561c5132af1b">tvm::tir::builtin::kArrTypeCode</a></div><div class="ttdef"><b>Definition:</b> builtin.h:761</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aa6e23eac98abb8378b9837011a5c04b5"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aa6e23eac98abb8378b9837011a5c04b5">tvm::tir::builtin::tvm_call_trace_packed_lowered</a></div><div class="ttdeci">const Op &amp; tvm_call_trace_packed_lowered()</div><div class="ttdoc">Lowered version of trace intrinsic, the space of value and type codes are explicitly allocated...</div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aa5b0e90771b35d78b6c07c0054abe023"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aa5b0e90771b35d78b6c07c0054abe023">tvm::tir::builtin::isnullptr</a></div><div class="ttdeci">const Op &amp; isnullptr()</div><div class="ttdoc">See pesudo code. </div></div>
<div class="ttc" id="namespacetvm_1_1tir_1_1builtin_html_aed0dcc804c2d1b939969c9e48aa448f9"><div class="ttname"><a href="namespacetvm_1_1tir_1_1builtin.html#aed0dcc804c2d1b939969c9e48aa448f9">tvm::tir::builtin::ptx_wait_group</a></div><div class="ttdeci">const Op &amp; ptx_wait_group()</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
