Assuming default device id 0.
CUDA Device Id  : 0
CUDA Device Name: Quadro 600
CUDA Compute Capability: 2.1

Id        = 164
Domain    = domain_a (160)
Name      = sm_cta_launched
Shortdesc = sm cta launched
Longdesc  = Number of thread blocks launched on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 100 (0x64) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 50440c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50440c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 50440c, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0xe[0m }
(w) register: 50440c, value: 0000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0xe[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000026, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000026, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 50440c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504c0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 50440c, value: 0000000e, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0xe[0m }
(r) register: 504c0c, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 50440c, value: 8000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0xe[0m | [0;36mENABLE[0m }
(w) register: 504c0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 50440c, value: 8000000e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0xe[0m | [0;36mENABLE[0m }
(w) register: 504c0c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mUNK400[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000064, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x64[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;31mFAIL (00 != 64)[m
Trace of 'sm_cta_launched' saved in the file 'sm_cta_launched.trace'

Id        = 165
Domain    = domain_a (160)
Name      = l1_local_load_hit
Shortdesc = l1 local load hit
Longdesc  = Number of cache lines that hit in L1 cache for local memory load accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_local_load_hit' saved in the file 'l1_local_load_hit.trace'

Id        = 166
Domain    = domain_a (160)
Name      = l1_local_load_miss
Shortdesc = l1 local load miss
Longdesc  = Number of cache lines that miss in L1 cache for local memory load accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_local_load_miss' saved in the file 'l1_local_load_miss.trace'

Id        = 167
Domain    = domain_a (160)
Name      = l1_local_store_hit
Shortdesc = l1 local store hit
Longdesc  = Number of cache lines that hit in L1 cache for local memory store accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_local_store_hit' saved in the file 'l1_local_store_hit.trace'

Id        = 168
Domain    = domain_a (160)
Name      = l1_local_store_miss
Shortdesc = l1 local store miss
Longdesc  = Number of cache lines that miss in L1 cache for local memory store accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000003, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000003, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_local_store_miss' saved in the file 'l1_local_store_miss.trace'

Id        = 169
Domain    = domain_a (160)
Name      = l1_global_load_hit
Shortdesc = l1 global load hit
Longdesc  = Number of cache lines that hit in L1 cache for global memory load accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_global_load_hit' saved in the file 'l1_global_load_hit.trace'

Id        = 170
Domain    = domain_a (160)
Name      = l1_global_load_miss
Shortdesc = l1 global load miss
Longdesc  = Number of cache lines that miss in L1 cache for global memory load accesses. In case of perfect coalescing this increments by 1, 2, and 4 for 32, 64 and 128 bit accesses by a warp respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 1574 (0x626) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000006, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x6[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000006, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x6[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000626, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x626[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;31mFAIL (00 != 626)[m
Trace of 'l1_global_load_miss' saved in the file 'l1_global_load_miss.trace'

Id        = 171
Domain    = domain_a (160)
Name      = uncached_global_load_transaction
Shortdesc = uncached global load transaction
Longdesc  = Number of uncached global load transactions. Increments by 1 per transaction. Transaction can be 32/64/96/128B.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000001, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x1[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'uncached_global_load_transaction' saved in the file 'uncached_global_load_transaction.trace'

Id        = 172
Domain    = domain_a (160)
Name      = global_store_transaction
Shortdesc = global store transaction
Longdesc  = Number of global store transactions. Increments by 1 per transaction. Transaction can be 32/64/96/128B.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 784 (0x310) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000003, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000003, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x3[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000310, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x310[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;31mFAIL (00 != 310)[m
Trace of 'global_store_transaction' saved in the file 'global_store_transaction.trace'

Id        = 176
Domain    = domain_a (160)
Name      = l1_shared_bank_conflict
Shortdesc = shared bank conflict
Longdesc  = Number of shared bank conflicts caused due to addresses for two or more shared memory requests fall in the same memory bank. Increments by N-1 and 2*(N-1) for a N-way conflict for 32 bit and 64bit shared memory accesses respectively.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000002, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x2[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x6[0m | [0;36mENABLE[0m }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x6[0m | [0;36mENABLE[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5044a8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 5044a8, value: 80000006, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x6[0m | [0;36mENABLE[0m }
(r) register: 504ca8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x6[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 5044a8, value: 80000006, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0x6[0m | [0;36mENABLE[0m }
(w) register: 504ca8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mL1[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 18008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method1' : [1;32mPASS[m
Trace of 'l1_shared_bank_conflict' saved in the file 'l1_shared_bank_conflict.trace'

Id        = 160
Domain    = domain_a (160)
Name      = tex0_cache_sector_queries
Shortdesc = tex0 cache sector queries
Longdesc  = Number of texture cache requests. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 00000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 00000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 5042c8, value: 00000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xe[0m | [0;32m1[0m = [0;33m0xf[0m | [0;32m2[0m = [0;33m0x10[0m | [0;32m3[0m = [0;33m0x11[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0x12[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xe[0m | [0;32m1[0m = [0;33m0xf[0m | [0;32m2[0m = [0;33m0x10[0m | [0;32m3[0m = [0;33m0x11[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0x12[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 00000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000003, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method4' : [1;32mPASS[m
Trace of 'tex0_cache_sector_queries' saved in the file 'tex0_cache_sector_queries.trace'

Id        = 161
Domain    = domain_a (160)
Name      = tex0_cache_sector_misses
Shortdesc = tex0 cache sector misses
Longdesc  = Number of texture cache misses. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000003, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;33m0xb[0m | [0;32m2[0m = [0;33m0xc[0m | [0;32m3[0m = [0;33m0xd[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0xe[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;33m0xb[0m | [0;32m2[0m = [0;33m0xc[0m | [0;32m3[0m = [0;33m0xd[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0xe[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000003, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000003, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method4' : [1;32mPASS[m
Trace of 'tex0_cache_sector_misses' saved in the file 'tex0_cache_sector_misses.trace'

Id        = 162
Domain    = domain_a (160)
Name      = tex1_cache_sector_queries
Shortdesc = tex1 cache sector queries
Longdesc  = Number of texture cache 1 requests. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000003, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xe[0m | [0;32m1[0m = [0;33m0xf[0m | [0;32m2[0m = [0;33m0x10[0m | [0;32m3[0m = [0;33m0x11[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0x12[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 11100f0e, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xe[0m | [0;32m1[0m = [0;33m0xf[0m | [0;32m2[0m = [0;33m0x10[0m | [0;32m3[0m = [0;33m0x11[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef1200ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0x12[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000005, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method4' : [1;32mPASS[m
Trace of 'tex1_cache_sector_queries' saved in the file 'tex1_cache_sector_queries.trace'

Id        = 163
Domain    = domain_a (160)
Name      = tex1_cache_sector_misses
Shortdesc = tex1 cache sector misses
Longdesc  = Number of texture cache 1 misses. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 0 (0x00) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000005, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x5[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;33m0xb[0m | [0;32m2[0m = [0;33m0xc[0m | [0;32m3[0m = [0;33m0xd[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0xe[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B6[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180048, value: 0d0c0b0a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa[0m | [0;32m1[0m = [0;33m0xb[0m | [0;32m2[0m = [0;33m0xc[0m | [0;32m3[0m = [0;33m0xd[0m }
(w) register: 18004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: ef0e00ef, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xef[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0xe[0m | [0;32m3[0m = [0;33m0xef[0m }
(w) register: 180054, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 5042c0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 5042c8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 5042c0, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(r) register: 5042c8, value: 80000004, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(r) register: 504ac0, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(r) register: 504ac8, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 5042c0, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0x4[0m | [0;32mSEL_D[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 5042c8, value: 80000004, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 504ac0, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m.[0;32mPM_MUX_C_D[0m => { [0;32mSEL_C[0m = [0;33m0[0m | [0;32mSEL_D[0m = [0;33m0[0m }
(w) register: 504ac8, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0x1[0m].[0;32mTEX[0m+[0;1;31m0xc8[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 180080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method4' : [1;32mPASS[m
Trace of 'tex1_cache_sector_misses' saved in the file 'tex1_cache_sector_misses.trace'

Id        = 242
Domain    = domain_a (160)
Name      = elapsed_cycles_sm
Shortdesc = elapsed_cycles_sm
Longdesc  = Elapsed clocks
Category  = CUPTI_EVENT_CATEGORY_INSTRUCTION
Value     = 21373 (0x537d) 
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 180100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 180040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 180054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 180058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 18005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(w) register: 18006c, value: 000000cd, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0xcd[0m
(r) register: 180070, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 180070, value: 0000537d, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mCTR_CYCLES[0m[[0;33m0[0m] => [0;33m0x537d[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1800a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mGPC_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Trace of 'elapsed_cycles_sm' saved in the file 'elapsed_cycles_sm.trace'

Id        = 233
Domain    = domain_b (167)
Name      = fb0_subp0_read_sectors
Shortdesc = fb0 subp0 read sectors
Longdesc  = Number of DRAM read requests to sub partition 0 of DARM partition 0, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3296 (0xce0) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000110, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000110, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x14[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x14[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000110, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000ce0, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xce0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != ce0)[m
Trace of 'fb0_subp0_read_sectors' saved in the file 'fb0_subp0_read_sectors.trace'

Id        = 234
Domain    = domain_b (167)
Name      = fb0_subp1_read_sectors
Shortdesc = fb0 subp1 read sectors
Longdesc  = Number of DRAM read requests to sub partition 1 of DARM partition 0, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3280 (0xcd0) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x14[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000014, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x14[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000cd0, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xcd0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != cd0)[m
Trace of 'fb0_subp1_read_sectors' saved in the file 'fb0_subp1_read_sectors.trace'

Id        = 235
Domain    = domain_b (167)
Name      = fb0_subp0_write_sectors
Shortdesc = fb0 subp0 write sectors
Longdesc  = Number of DRAM write requests to sub partition 0 of DARM partition 0, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1568 (0x620) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x15[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x15[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000620, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x620[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 620)[m
Trace of 'fb0_subp0_write_sectors' saved in the file 'fb0_subp0_write_sectors.trace'

Id        = 236
Domain    = domain_b (167)
Name      = fb0_subp1_write_sectors
Shortdesc = fb0 subp1 write sectors
Longdesc  = Number of DRAM write requests to sub partition 1 of DARM partition 0, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1560 (0x618) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x15[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000015, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x15[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 110100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(r) register: 110100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 110100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000618, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x618[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 618)[m
Trace of 'fb0_subp1_write_sectors' saved in the file 'fb0_subp1_write_sectors.trace'

Id        = 201
Domain    = domain_b (167)
Name      = fb1_subp0_read_sectors
Shortdesc = fb1 subp0 read sectors
Longdesc  = Number of DRAM read requests to sub partition 0 of DARM partition 1, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3292 (0xcdc) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000110, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000110, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000110, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000cdc, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xcdc[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != cdc)[m
Trace of 'fb1_subp0_read_sectors' saved in the file 'fb1_subp0_read_sectors.trace'

Id        = 202
Domain    = domain_b (167)
Name      = fb1_subp1_read_sectors
Shortdesc = fb1 subp1 read sectors
Longdesc  = Number of DRAM read requests to sub partition 1 of DARM partition 1, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3284 (0xcd4) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000020, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x20[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000cd4, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xcd4[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != cd4)[m
Trace of 'fb1_subp1_read_sectors' saved in the file 'fb1_subp1_read_sectors.trace'

Id        = 203
Domain    = domain_b (167)
Name      = fb1_subp0_write_sectors
Shortdesc = fb1 subp0 write sectors
Longdesc  = Number of DRAM write requests to sub partition 0 of DARM partition 1, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1562 (0x61a) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x21[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x21[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000111, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 0000061a, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x61a[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 61a)[m
Trace of 'fb1_subp0_write_sectors' saved in the file 'fb1_subp0_write_sectors.trace'

Id        = 204
Domain    = domain_b (167)
Name      = fb1_subp1_write_sectors
Shortdesc = fb1 subp1 write sectors
Longdesc  = Number of DRAM write requests to sub partition 1 of DARM partition 1, increments by 1 for 32 byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1560 (0x618) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000111, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x21[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000021, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x21[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 111100, value: 00000000, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(r) register: 111100, value: 00000121, mask: 00000000 ==> [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 111100, value: 00000121, mask: ffffffff <== [0;32mPBFB[0m[[0;33m0x1[0m]+[0;1;31m0x100[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000618, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x618[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 618)[m
Trace of 'fb1_subp1_write_sectors' saved in the file 'fb1_subp1_write_sectors.trace'

Id        = 209
Domain    = domain_b (167)
Name      = l2_subp0_write_sector_misses
Shortdesc = l2 subp0 write sector misses
Longdesc  = Number of write misses in slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3128 (0xc38) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c0, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c0, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x4[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x4[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700c0, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000c38, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xc38[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != c38)[m
Trace of 'l2_subp0_write_sector_misses' saved in the file 'l2_subp0_write_sector_misses.trace'

Id        = 210
Domain    = domain_b (167)
Name      = l2_subp1_write_sector_misses
Shortdesc = l2 subp1 write sector misses
Longdesc  = Number of write misses in slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3122 (0xc32) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700c1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x4[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x4[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700d1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 00000c32, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0xc32[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != c32)[m
Trace of 'l2_subp1_write_sector_misses' saved in the file 'l2_subp1_write_sector_misses.trace'

Id        = 211
Domain    = domain_b (167)
Name      = l2_subp0_read_sector_misses
Shortdesc = l2 subp0 read sector misses
Longdesc  = Number of read misses in slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6568 (0x19a8) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700d1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700c1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700c1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 000019a8, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x19a8[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 19a8)[m
Trace of 'l2_subp0_read_sector_misses' saved in the file 'l2_subp0_read_sector_misses.trace'

Id        = 212
Domain    = domain_b (167)
Name      = l2_subp1_read_sector_misses
Shortdesc = l2 subp1 read sector misses
Longdesc  = Number of read misses in slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6576 (0x19b0) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700c1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0040, value: 00000005, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x5[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 0000aaaa, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xaaaa[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700d1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 000700d1, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a008c, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a008c, value: 000019b0, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_PRE[0m[[0;33m0[0m] => [0;33m0x19b0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method2' : [1;31mFAIL (00 != 19b0)[m
Trace of 'l2_subp1_read_sector_misses' saved in the file 'l2_subp1_read_sector_misses.trace'

Id        = 213
Domain    = domain_b (167)
Name      = l2_subp0_write_sector_queries
Shortdesc = l2 subp0 write sector queries
Longdesc  = Number of write requests from L1 to slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3128 (0xc38) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 000700d1, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071001, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000c38, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0xc38[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != c38)[m
Trace of 'l2_subp0_write_sector_queries' saved in the file 'l2_subp0_write_sector_queries.trace'

Id        = 214
Domain    = domain_b (167)
Name      = l2_subp1_write_sector_queries
Shortdesc = l2 subp1 write sector queries
Longdesc  = Number of write requests from L1 to slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3122 (0xc32) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071001, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013012, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071217, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000c32, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0xc32[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != c32)[m
Trace of 'l2_subp1_write_sector_queries' saved in the file 'l2_subp1_write_sector_queries.trace'

Id        = 215
Domain    = domain_b (167)
Name      = l2_subp0_read_sector_queries
Shortdesc = l2 subp0 read sector queries
Longdesc  = Number of read requests from L1 to slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6248 (0x1868) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071217, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071001, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071001, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00001868, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0x1868[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != 1868)[m
Trace of 'l2_subp0_read_sector_queries' saved in the file 'l2_subp0_read_sector_queries.trace'

Id        = 216
Domain    = domain_b (167)
Name      = l2_subp1_read_sector_queries
Shortdesc = l2 subp1 read sector queries
Longdesc  = Number of read requests from L1 to slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6256 (0x1870) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071001, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071217, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071217, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00001870, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0x1870[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != 1870)[m
Trace of 'l2_subp1_read_sector_queries' saved in the file 'l2_subp1_read_sector_queries.trace'

Id        = 217
Domain    = domain_b (167)
Name      = l2_subp0_read_tex_sector_queries
Shortdesc = l2 subp0 read tex sector queries
Longdesc  = Number of read requests from Texture cache to slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071217, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070c01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp0_read_tex_sector_queries' saved in the file 'l2_subp0_read_tex_sector_queries.trace'

Id        = 218
Domain    = domain_b (167)
Name      = l2_subp1_read_tex_sector_queries
Shortdesc = l2 subp1 read tex sector queries
Longdesc  = Number of read requests from Texture cache to slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070c01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00013013, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x30[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp1_read_tex_sector_queries' saved in the file 'l2_subp1_read_tex_sector_queries.trace'

Id        = 223
Domain    = domain_b (167)
Name      = l2_subp0_read_hit_sectors
Shortdesc = l2_subp0_read_hit_sectors
Longdesc  = Number of read requests from L1 that hit in slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071003, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071003, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071003, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071003, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071003, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp0_read_hit_sectors' saved in the file 'l2_subp0_read_hit_sectors.trace'

Id        = 224
Domain    = domain_b (167)
Name      = l2_subp1_read_hit_sectors
Shortdesc = l2_subp1_read_hit_sectors
Longdesc  = Number of read requests from L1 that hit in slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071003, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071219, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071219, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071219, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071219, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00071219, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp1_read_hit_sectors' saved in the file 'l2_subp1_read_hit_sectors.trace'

Id        = 225
Domain    = domain_b (167)
Name      = l2_subp0_read_tex_hit_sectors
Shortdesc = l2_subp0_read_tex_hit_sectors
Longdesc  = Number of read requests from Texture cache that hit in slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00071219, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c03, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c03, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070c03, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c03, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070c03, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp0_read_tex_hit_sectors' saved in the file 'l2_subp0_read_tex_hit_sectors.trace'

Id        = 226
Domain    = domain_b (167)
Name      = l2_subp1_read_tex_hit_sectors
Shortdesc = l2_subp1_read_tex_hit_sectors
Longdesc  = Number of read requests from Texture cache that hit in slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070c03, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e19, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e19, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 01301307, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x30[0m | [0;32m3[0m = [0;33m0x1[0m }
(w) register: 1a0054, value: 00008000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8000[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e19, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e19, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e19, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp1_read_tex_hit_sectors' saved in the file 'l2_subp1_read_tex_hit_sectors.trace'

Id        = 243
Domain    = domain_b (167)
Name      = l2_subp0_read_sysmem_sector_queries
Shortdesc = l2_subp0_read_sysmem_sector_queries
Longdesc  = Number of system memory read requests to slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e19, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp0_read_sysmem_sector_queries' saved in the file 'l2_subp0_read_sysmem_sector_queries.trace'

Id        = 244
Domain    = domain_b (167)
Name      = l2_subp1_read_sysmem_sector_queries
Shortdesc = l2_subp1_read_sysmem_sector_queries
Longdesc  = Number of system memory read requests to slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001130d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x13[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp1_read_sysmem_sector_queries' saved in the file 'l2_subp1_read_sysmem_sector_queries.trace'

Id        = 245
Domain    = domain_b (167)
Name      = l2_subp0_write_sysmem_sector_queries
Shortdesc = l2_subp0_write_sysmem_sector_queries
Longdesc  = Number of system memory write requests to slice 0 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x12[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x12[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp0_write_sysmem_sector_queries' saved in the file 'l2_subp0_write_sysmem_sector_queries.trace'

Id        = 246
Domain    = domain_b (167)
Name      = l2_subp1_write_sysmem_sector_queries
Shortdesc = l2_subp1_write_sysmem_sector_queries
Longdesc  = Number of system memory write requests to slice 1 of L2 cache. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x12[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 0001120d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xd[0m | [0;32m1[0m = [0;33m0x12[0m | [0;32m2[0m = [0;33m0x1[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008080, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8080[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;32mPASS[m
Trace of 'l2_subp1_write_sysmem_sector_queries' saved in the file 'l2_subp1_write_sysmem_sector_queries.trace'

Id        = 247
Domain    = domain_b (167)
Name      = l2_subp0_total_read_sector_queries
Shortdesc = l2_subp0_total_read_sector_queries
Longdesc  = Total read requests to slice 0 of L2 cache. This includes requests from  L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6276 (0x1884) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00001884, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0x1884[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != 1884)[m
Trace of 'l2_subp0_total_read_sector_queries' saved in the file 'l2_subp0_total_read_sector_queries.trace'

Id        = 248
Domain    = domain_b (167)
Name      = l2_subp1_total_read_sector_queries
Shortdesc = l2_subp1_total_read_sector_queries
Longdesc  = Total read requests to slice 1 of L2 cache. This includes requests from  L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 6281 (0x1889) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000113, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x13[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00001889, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0x1889[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != 1889)[m
Trace of 'l2_subp1_total_read_sector_queries' saved in the file 'l2_subp1_total_read_sector_queries.trace'

Id        = 249
Domain    = domain_b (167)
Name      = l2_subp0_total_write_sector_queries
Shortdesc = l2_subp0_total_write_sector_queries
Longdesc  = Total write requests to slice 0 of L2 cache. This includes requests from  L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3128 (0xc38) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e01, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000c38, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0xc38[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != c38)[m
Trace of 'l2_subp0_total_write_sector_queries' saved in the file 'l2_subp0_total_write_sector_queries.trace'

Id        = 250
Domain    = domain_b (167)
Name      = l2_subp1_total_write_sector_queries
Shortdesc = l2_subp1_total_write_sector_queries
Longdesc  = Total write requests to slice 1 of L2 cache. This includes requests from  L1, Texture cache, system memory. This increments by 1 for each 32-byte access.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 3122 (0xc32) 
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022548, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mHW_PART_DISABLE_MASK[0m => [0;33m0[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(r) register: 022438, value: 00000000, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0[0m
(r) register: 022438, value: 00000001, mask: 00000000 ==> [0;32mPUNITS[0m.[0;32mDESIGN_PART_COUNT[0m => [0;33m0x1[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(w) register: 1a0100, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mFILTER[0m[[0;33m0[0m] => { [0;32mSRC_MASK[0m = [0;33m0[0m }
(w) register: 1b4050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x50[0m
(w) register: 1b4054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x54[0m
(w) register: 1b4058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x58[0m
(w) register: 1b4000, value: 00000004, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4000, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0[0m
(w) register: 1b4020, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x20[0m
(w) register: 1b4040, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x40[0m
(w) register: 1b4028, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x28[0m
(w) register: 1b4048, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x48[0m
(w) register: 1b4024, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x24[0m
(w) register: 1b4044, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x44[0m
(w) register: 1b4008, value: 00000701, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x8[0m
(w) register: 1b4104, value: ffffffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mMAIN[0m+[0;1;31m0x104[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e01, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 00040002, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mSIMPLE[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0040, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0044, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mPRE_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0048, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a004c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0058, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a005c, value: 00000000, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTOP_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a009c, value: 0004000a, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTRL[0m[[0;33m0[0m] => { [0;32mMODE[0m = [0;35mQUAD[0m | [0;32mCTR_MODE[0m = [0;35mEVENT_B4[0m | [0;32mEVENT_CTR_PERIOD[0m = [0;35mONE[0m | [0;32mEVENT_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mFLAG_IMPORT_MODE[0m = [0;35mCONTINUOUS[0m | [0;32mUNK9[0m = [0;33m0[0m | [0;32mUNK18[0m = [0;33m0x1[0m | [0;32mPERIODIC_PERIOD[0m = [0;35mDISABLED[0m | [0;32mQUAD_STATE[0m = [0;35mEMPTY[0m | [0;32mUNK26[0m = [0;33m0[0m | [0;32mSINGLE_STATE[0m = [0;35mINACTIVE[0m }
(w) register: 1a0048, value: 2f2e2d2c, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2c[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2e[0m | [0;32m3[0m = [0;33m0x2f[0m }
(w) register: 1a004c, value: 0000ffff, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSTART_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0xffff[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(w) register: 1a0050, value: 00000112, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_SRC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x12[0m | [0;32m1[0m = [0;33m0x1[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 1a0054, value: 00008888, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mEVENT_OP[0m[[0;33m0[0m] => { [0;32mFUNC[0m = [0;33m0x8888[0m | [0;32mARG3[0m = [0;35mSRC[0m | [0;32mARG2[0m = [0;35mSRC2[0m | [0;32mARG3_SRC[0m = [0;35mSRC3[0m }
(r) register: 1410dc, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 1410dc, value: 212b000e, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m].[0;32mSUBP[0m[[0;33m0[0m].[0;32mCOMP[0m+[0;1;31m0x1c[0m
(r) register: 140028, value: 00000000, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(r) register: 140028, value: 00070e17, mask: 00000000 ==> [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 140028, value: 00070e17, mask: ffffffff <== [0;32mPMFB[0m[[0;33m0[0m]+[0;1;31m0x28[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(w) register: 1a006c, value: 0000004d, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mSWAP_SRC[0m[[0;33m0[0m] => [0;33m0x4d[0m
(r) register: 1a0080, value: 00000000, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0[0m
(r) register: 1a0080, value: 00000c32, mask: 00000000 ==> [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mCTR_EVENT[0m[[0;33m0[0m] => [0;33m0xc32[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
(w) register: 1a00a0, value: 00000001, mask: ffffffff <== [0;32mPCOUNTER[0m.[0;32mPART_DOM[0m[[0;33m0[0m].[0;32mQUAD_ACK_TRIGGER[0m[[0;33m0[0m] => [0;33m0x1[0m
Unit test using method 'method3' : [1;31mFAIL (00 != c32)[m
Trace of 'l2_subp1_total_write_sector_queries' saved in the file 'l2_subp1_total_write_sector_queries.trace'

Id        = 300
Domain    = domain_c (220)
Name      = gld_inst_8bit
Shortdesc = gld_inst_8bit
Longdesc  = Total number of 8-bit global load instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gld_inst_8bit' saved in the file 'gld_inst_8bit.trace'

Id        = 301
Domain    = domain_c (220)
Name      = gld_inst_16bit
Shortdesc = gld_inst_16bit
Longdesc  = Total number of 16-bit global load instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gld_inst_16bit' saved in the file 'gld_inst_16bit.trace'

Id        = 302
Domain    = domain_c (220)
Name      = gld_inst_32bit
Shortdesc = gld_inst_32bit
Longdesc  = Total number of 32-bit global load instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 49664 (0xc200) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 0000c200, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0xc200[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != c200)[m
Trace of 'gld_inst_32bit' saved in the file 'gld_inst_32bit.trace'

Id        = 303
Domain    = domain_c (220)
Name      = gld_inst_64bit
Shortdesc = gld_inst_64bit
Longdesc  = Total number of 64-bit global load instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gld_inst_64bit' saved in the file 'gld_inst_64bit.trace'

Id        = 304
Domain    = domain_c (220)
Name      = gld_inst_128bit
Shortdesc = gld_inst_128bit
Longdesc  = Total number of 128-bit global load instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gld_inst_128bit' saved in the file 'gld_inst_128bit.trace'

Id        = 305
Domain    = domain_c (220)
Name      = gst_inst_8bit
Shortdesc = gst_inst_8bit
Longdesc  = Total number of 8-bit global store instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gst_inst_8bit' saved in the file 'gst_inst_8bit.trace'

Id        = 306
Domain    = domain_c (220)
Name      = gst_inst_16bit
Shortdesc = gst_inst_16bit
Longdesc  = Total number of 16-bit global store instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gst_inst_16bit' saved in the file 'gst_inst_16bit.trace'

Id        = 307
Domain    = domain_c (220)
Name      = gst_inst_32bit
Shortdesc = gst_inst_32bit
Longdesc  = Total number of 32-bit global store instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 24912 (0x6150) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00006150, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x6150[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 6150)[m
Trace of 'gst_inst_32bit' saved in the file 'gst_inst_32bit.trace'

Id        = 308
Domain    = domain_c (220)
Name      = gst_inst_64bit
Shortdesc = gst_inst_64bit
Longdesc  = Total number of 64-bit global store instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gst_inst_64bit' saved in the file 'gst_inst_64bit.trace'

Id        = 309
Domain    = domain_c (220)
Name      = gst_inst_128bit
Shortdesc = gst_inst_128bit
Longdesc  = Total number of 128-bit global store instructions that are executed by all the threads across all thread blocks.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000002, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gst_inst_128bit' saved in the file 'gst_inst_128bit.trace'

Id        = 0
Domain    = domain_d (169)
Name      = local_load
Shortdesc = local load
Longdesc  = Number of executed load instructions where state space is specified as local, increments per warp on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'local_load' saved in the file 'local_load.trace'

Id        = 1
Domain    = domain_d (169)
Name      = local_store
Shortdesc = local store
Longdesc  = Number of executed store instructions where state space is specified as local, increments per warp on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'local_store' saved in the file 'local_store.trace'

Id        = 2
Domain    = domain_d (169)
Name      = gld_request
Shortdesc = gld request
Longdesc  = Number of executed load instructions where the state space is not specified and hence generic addressing is used, increments per warp on a multiprocessor. It can include the load operations from global,local and share state space.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1590 (0x636) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000636, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x636[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 636)[m
Trace of 'gld_request' saved in the file 'gld_request.trace'

Id        = 3
Domain    = domain_d (169)
Name      = gst_request
Shortdesc = gst request
Longdesc  = Number of executed store instructions where the state space is not specified and hence generic addressing is used, increments per warp on a multiprocessor. It can include the store operations to global,local and share state space.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 784 (0x310) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000060, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000060, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000310, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x310[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 310)[m
Trace of 'gst_request' saved in the file 'gst_request.trace'

Id        = 4
Domain    = domain_d (169)
Name      = shared_load
Shortdesc = shared load
Longdesc  = Number of executed load instructions where state space is specified as shared, increments per warp on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'shared_load' saved in the file 'shared_load.trace'

Id        = 5
Domain    = domain_d (169)
Name      = shared_store
Shortdesc = shared store
Longdesc  = Number of executed store instructions where state space is specified as shared, increments per warp on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000064, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x64[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'shared_store' saved in the file 'shared_store.trace'

Id        = 6
Domain    = domain_d (169)
Name      = branch
Shortdesc = branch
Longdesc  = Number of branch instructions executed per warp on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 1568 (0x620) 
(w) register: 504604, value: 00001a1a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1a[0m | [0;32m1[0m = [0;33m0x1a[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00001a1a, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1a[0m | [0;32m1[0m = [0;33m0x1a[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 504674, value: 000005a2, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x5a2[0m
(w) register: 504678, value: 0000003f, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0x3f[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 620)[m
Trace of 'branch' saved in the file 'branch.trace'

Id        = 10
Domain    = domain_d (169)
Name      = divergent_branch
Shortdesc = divergent branch
Longdesc  = Number of divergent branches within a warp. This counter will be incremented by one if at least one thread in a warp diverges (that is, follows a different execution path) via a conditional branch.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00001919, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x19[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000031, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00001919, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x19[0m | [0;32m1[0m = [0;33m0x19[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000031, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'divergent_branch' saved in the file 'divergent_branch.trace'

Id        = 37
Domain    = domain_d (169)
Name      = warps_launched
Shortdesc = warps launched
Longdesc  = Number of warps launched on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 784 (0x310) 
(w) register: 504604, value: 00000026, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000026, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000310, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x310[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 310)[m
Trace of 'warps_launched' saved in the file 'warps_launched.trace'

Id        = 38
Domain    = domain_d (169)
Name      = threads_launched
Shortdesc = threads launched
Longdesc  = Number of threads launched on a multiprocessor.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 25344 (0x6300) 
(w) register: 504604, value: 26262626, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0x26[0m | [0;32m2[0m = [0;33m0x26[0m | [0;32m3[0m = [0;33m0x26[0m }
(w) register: 504608, value: 00002626, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0x26[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000021, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000032, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000043, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000054, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000065, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 26262626, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0x26[0m | [0;32m2[0m = [0;33m0x26[0m | [0;32m3[0m = [0;33m0x26[0m }
(w) register: 504608, value: 00002626, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x26[0m | [0;32m1[0m = [0;33m0x26[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000021, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000032, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000043, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000054, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000065, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000318, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x318[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 6300)[m
Trace of 'threads_launched' saved in the file 'threads_launched.trace'

Id        = 52
Domain    = domain_d (169)
Name      = active_warps
Shortdesc = active warps
Longdesc  = Accumulated number of active warps per cycle. For every cycle it increments by the number of active warps in the cycle which can be in the range 0 to 48.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 816377 (0xc74f9) 
(w) register: 504604, value: 24242424, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x24[0m | [0;32m1[0m = [0;33m0x24[0m | [0;32m2[0m = [0;33m0x24[0m | [0;32m3[0m = [0;33m0x24[0m }
(w) register: 504608, value: 00002424, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x24[0m | [0;32m1[0m = [0;33m0x24[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000021, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000032, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000043, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000054, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000065, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 24242424, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x24[0m | [0;32m1[0m = [0;33m0x24[0m | [0;32m2[0m = [0;33m0x24[0m | [0;32m3[0m = [0;33m0x24[0m }
(w) register: 504608, value: 00002424, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0x24[0m | [0;32m1[0m = [0;33m0x24[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000021, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000032, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000043, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000054, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000065, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 0000135d, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x135d[0m
(w) register: 504678, value: 00001b1a, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0x1b1a[0m
(w) register: 50467c, value: 00001a8a, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0x1a8a[0m
(w) register: 504680, value: 00002332, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0x2332[0m
(w) register: 504684, value: 00001a7f, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0x1a7f[0m
(w) register: 504688, value: 000047fe, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x47fe[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != c74f9)[m
Trace of 'active_warps' saved in the file 'active_warps.trace'

Id        = 15
Domain    = domain_d (169)
Name      = active_cycles
Shortdesc = active cycles
Longdesc  = Number of cycles a multiprocessor has at least one active warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 20499 (0x5013) 
(w) register: 504604, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x11[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x11[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00005013, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x5013[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 5013)[m
Trace of 'active_cycles' saved in the file 'active_cycles.trace'

Id        = 181
Domain    = domain_d (169)
Name      = prof_trigger_00
Shortdesc = prof trigger 00
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_00' saved in the file 'prof_trigger_00.trace'

Id        = 182
Domain    = domain_d (169)
Name      = prof_trigger_01
Shortdesc = prof trigger 01
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_01' saved in the file 'prof_trigger_01.trace'

Id        = 183
Domain    = domain_d (169)
Name      = prof_trigger_02
Shortdesc = prof trigger 02
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_02' saved in the file 'prof_trigger_02.trace'

Id        = 184
Domain    = domain_d (169)
Name      = prof_trigger_03
Shortdesc = prof trigger 03
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_03' saved in the file 'prof_trigger_03.trace'

Id        = 185
Domain    = domain_d (169)
Name      = prof_trigger_04
Shortdesc = prof trigger 04
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_04' saved in the file 'prof_trigger_04.trace'

Id        = 186
Domain    = domain_d (169)
Name      = prof_trigger_05
Shortdesc = prof trigger 05
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_05' saved in the file 'prof_trigger_05.trace'

Id        = 187
Domain    = domain_d (169)
Name      = prof_trigger_06
Shortdesc = prof trigger 06
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000060, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000060, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x6[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_06' saved in the file 'prof_trigger_06.trace'

Id        = 188
Domain    = domain_d (169)
Name      = prof_trigger_07
Shortdesc = prof trigger 07
Longdesc  = User profiled generic trigger that can be inserted in any place of the code to collect the related information. Increments per warp.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000070, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000001, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x1[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000070, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x7[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'prof_trigger_07' saved in the file 'prof_trigger_07.trace'

Id        = 26
Domain    = domain_d (169)
Name      = inst_executed
Shortdesc = instructions executed
Longdesc  = Number of instructions executed, do not include replays.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 17248 (0x4360) 
(w) register: 504604, value: 002d2d2d, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2d[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2d[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 002d2d2d, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x2d[0m | [0;32m1[0m = [0;33m0x2d[0m | [0;32m2[0m = [0;33m0x2d[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504674, value: 00001544, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x1544[0m
(w) register: 504678, value: 000010bc, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0x10bc[0m
(w) register: 50467c, value: 00000329, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0x329[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 4360)[m
Trace of 'inst_executed' saved in the file 'inst_executed.trace'

Id        = 45
Domain    = domain_d (169)
Name      = thread_inst_executed_0
Shortdesc = thread inst executed_0
Longdesc  = Number of instructions executed by all threads, does not include replays. For each instruction it increments by the number of threads in the warp that execute the instruction in pipeline 0.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 214848 (0x34740) 
(w) register: 504604, value: a3a3a3a3, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa3[0m | [0;32m1[0m = [0;33m0xa3[0m | [0;32m2[0m = [0;33m0xa3[0m | [0;32m3[0m = [0;33m0xa3[0m }
(w) register: 504608, value: 0000a3a3, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa3[0m | [0;32m1[0m = [0;33m0xa3[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: a3a3a3a3, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa3[0m | [0;32m1[0m = [0;33m0xa3[0m | [0;32m2[0m = [0;33m0xa3[0m | [0;32m3[0m = [0;33m0xa3[0m }
(w) register: 504608, value: 0000a3a3, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa3[0m | [0;32m1[0m = [0;33m0xa3[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00001a3a, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x1a3a[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 34740)[m
Trace of 'thread_inst_executed_0' saved in the file 'thread_inst_executed_0.trace'

Id        = 46
Domain    = domain_d (169)
Name      = thread_inst_executed_2
Shortdesc = thread inst executed_2
Longdesc  = Number of instructions executed by all threads, does not include replays. For each instruction it increments by the number of threads in the warp that execute the instruction in pipeline 2.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 63360 (0xf780) 
(w) register: 504604, value: a4a4a4a4, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa4[0m | [0;32m1[0m = [0;33m0xa4[0m | [0;32m2[0m = [0;33m0xa4[0m | [0;32m3[0m = [0;33m0xa4[0m }
(w) register: 504608, value: 0000a4a4, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa4[0m | [0;32m1[0m = [0;33m0xa4[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: a4a4a4a4, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa4[0m | [0;32m1[0m = [0;33m0xa4[0m | [0;32m2[0m = [0;33m0xa4[0m | [0;32m3[0m = [0;33m0xa4[0m }
(w) register: 504608, value: 0000a4a4, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa4[0m | [0;32m1[0m = [0;33m0xa4[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 000007bc, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x7bc[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != f780)[m
Trace of 'thread_inst_executed_2' saved in the file 'thread_inst_executed_2.trace'

Id        = 47
Domain    = domain_d (169)
Name      = thread_inst_executed_1
Shortdesc = thread inst executed_1
Longdesc  = Number of instructions executed by all threads, does not include replays. For each instruction it increments by the number of threads in the warp that execute the instruction in pipeline 1.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 214560 (0x34620) 
(w) register: 504604, value: a5a5a5a5, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa5[0m | [0;32m1[0m = [0;33m0xa5[0m | [0;32m2[0m = [0;33m0xa5[0m | [0;32m3[0m = [0;33m0xa5[0m }
(w) register: 504608, value: 0000a5a5, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa5[0m | [0;32m1[0m = [0;33m0xa5[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: a5a5a5a5, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa5[0m | [0;32m1[0m = [0;33m0xa5[0m | [0;32m2[0m = [0;33m0xa5[0m | [0;32m3[0m = [0;33m0xa5[0m }
(w) register: 504608, value: 0000a5a5, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa5[0m | [0;32m1[0m = [0;33m0xa5[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00001a31, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x1a31[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 34620)[m
Trace of 'thread_inst_executed_1' saved in the file 'thread_inst_executed_1.trace'

Id        = 48
Domain    = domain_d (169)
Name      = thread_inst_executed_3
Shortdesc = thread inst executed_3
Longdesc  = Number of instructions executed by all threads, does not include replays. For each instruction it increments by the number of threads in the warp that execute the instruction in pipeline 3.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 64000 (0xfa00) 
(w) register: 504604, value: a6a6a6a6, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa6[0m | [0;32m1[0m = [0;33m0xa6[0m | [0;32m2[0m = [0;33m0xa6[0m | [0;32m3[0m = [0;33m0xa6[0m }
(w) register: 504608, value: 0000a6a6, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa6[0m | [0;32m1[0m = [0;33m0xa6[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: a6a6a6a6, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0xa6[0m | [0;32m1[0m = [0;33m0xa6[0m | [0;32m2[0m = [0;33m0xa6[0m | [0;32m3[0m = [0;33m0xa6[0m }
(w) register: 504608, value: 0000a6a6, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0xa6[0m | [0;32m1[0m = [0;33m0xa6[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504734, value: 00000011, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x1[0m] => { [0;32mGRP0[0m = [0;33m0x1[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504738, value: 00000022, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x2[0m] => { [0;32mGRP0[0m = [0;33m0x2[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 50473c, value: 00000033, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x3[0m] => { [0;32mGRP0[0m = [0;33m0x3[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504740, value: 00000044, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x4[0m] => { [0;32mGRP0[0m = [0;33m0x4[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504744, value: 00000055, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0x5[0m] => { [0;32mGRP0[0m = [0;33m0x5[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 000007d0, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0x7d0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != fa00)[m
Trace of 'thread_inst_executed_3' saved in the file 'thread_inst_executed_3.trace'

Id        = 17
Domain    = domain_d (169)
Name      = inst_issued1_0
Shortdesc = instructions issued1_0
Longdesc  = Number of single instruction issued per cycle in pipeline 0.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 5066 (0x13ca) 
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000010, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x1[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 000013ca, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x13ca[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 13ca)[m
Trace of 'inst_issued1_0' saved in the file 'inst_issued1_0.trace'

Id        = 18
Domain    = domain_d (169)
Name      = inst_issued2_0
Shortdesc = instructions issued2_0
Longdesc  = Number of dual instructions issued per cycle in pipeline 0.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 2028 (0x7ec) 
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000020, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x2[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 000007ec, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x7ec[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 7ec)[m
Trace of 'inst_issued2_0' saved in the file 'inst_issued2_0.trace'

Id        = 19
Domain    = domain_d (169)
Name      = inst_issued1_1
Shortdesc = instructions issued1_1
Longdesc  = Number of single instruction issued per cycle in pipeline 1.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 5083 (0x13db) 
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 000013db, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x13db[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 13db)[m
Trace of 'inst_issued1_1' saved in the file 'inst_issued1_1.trace'

Id        = 20
Domain    = domain_d (169)
Name      = inst_issued2_1
Shortdesc = instructions issued2_1
Longdesc  = Number of dual instructions issued per cycle in pipeline 1.
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 2008 (0x7d8) 
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 0000007e, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x7e[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000050, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x5[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 000007d8, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0x7d8[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;31mFAIL (00 != 7d8)[m
Trace of 'inst_issued2_1' saved in the file 'inst_issued2_1.trace'

Id        = 251
Domain    = domain_d (169)
Name      = atom_count
Shortdesc = atom_count
Longdesc  = Number of warps executing atomic reduction operations for thread-to-thread communication. Increments by one if at least one thread in a warp executes the instruction
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000063, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x63[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000063, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x63[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000030, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x3[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'atom_count' saved in the file 'atom_count.trace'

Id        = 252
Domain    = domain_d (169)
Name      = gred_count
Shortdesc = gred_count
Longdesc  = Number of warps executing reduction operations on global and shared memory. Increments by one if at least one thread in a warp executes the instruction
Category  = CUPTI_EVENT_CATEGORY_MEMORY
Value     = 0 (0x00) 
(w) register: 504604, value: 00000063, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x63[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(w) register: 504604, value: 00000063, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0x63[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 504608, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SIGSEL[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m | [0;32m2[0m = [0;33m0[0m | [0;32m3[0m = [0;33m0[0m }
(w) register: 50465c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MODE[0m => { [0;32m0[0m = [0;35mLOGOP[0m | [0;32m1[0m = [0;35mLOGOP[0m | [0;32m2[0m = [0;35mLOGOP[0m | [0;32m3[0m = [0;35mLOGOP[0m | [0;32m4[0m = [0;35mLOGOP[0m | [0;32m5[0m = [0;35mLOGOP[0m | [0;32m6[0m = [0;35mLOGOP[0m | [0;32m7[0m = [0;35mLOGOP[0m }
(w) register: 504660, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504664, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x1[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504668, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x2[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 50466c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_FUNC[0m[[0;33m0x3[0m] => { [0;32m0[0m = [0;33m0[0m | [0;32m1[0m = [0;33m0[0m }
(w) register: 504730, value: 00000040, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_SRCSEL[0m[[0;33m0[0m] => { [0;32mGRP0[0m = [0;33m0[0m | [0;32mSIG0[0m = [0;33m0x4[0m | [0;32mGRP1[0m = [0;33m0[0m | [0;32mSIG1[0m = [0;33m0[0m | [0;32mGRP2[0m = [0;33m0[0m | [0;32mSIG2[0m = [0;33m0[0m | [0;32mGRP3[0m = [0;33m0[0m | [0;32mSIG3[0m = [0;33m0[0m }
(r) register: 504600, value: 00000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m }
(r) register: 504600, value: 80000000, mask: 00000000 ==> [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504600, value: 80000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_MUX[0m => { [0;32mSEL[0m = [0;33m0[0m | [0;36mENABLE[0m }
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504670, value: 00000000, mask: 00000000 <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER_OVERFLOW[0m => { [0;33m0[0m }
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
(w) register: 504674, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0[0m] => [0;33m0[0m
(w) register: 504678, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x1[0m] => [0;33m0[0m
(w) register: 50467c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x2[0m] => [0;33m0[0m
(w) register: 504680, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x3[0m] => [0;33m0[0m
(w) register: 504684, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x4[0m] => [0;33m0[0m
(w) register: 504688, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x5[0m] => [0;33m0[0m
(w) register: 50468c, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x6[0m] => [0;33m0[0m
(w) register: 504690, value: 00000000, mask: ffffffff <== [0;32mPGRAPH[0m.[0;32mGPC[0m[[0;33m0[0m].[0;32mTPC[0m[[0;33m0[0m].[0;32mMP[0m.[0;32mPM_COUNTER[0m[[0;33m0x7[0m] => [0;33m0[0m
Unit test using method 'method0' : [1;32mPASS[m
Trace of 'gred_count' saved in the file 'gred_count.trace'

