

================================================================
== Vivado HLS Report for 'counter'
================================================================
* Date:           Fri Apr 26 13:31:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.321|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|      69|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     143|    199|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E| FF | LUT |
    +----------------------+--------------------+---------+-------+----+-----+
    |counter_ctrl_s_axi_U  |counter_ctrl_s_axi  |        0|      0|  74|  104|
    +----------------------+--------------------+---------+-------+----+-----+
    |Total                 |                    |        0|      0|  74|  104|
    +----------------------+--------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |temp_count_1_fu_92_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_fu_69_p2           |   icmp   |      0|  0|  18|          32|          32|
    |led_out                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  59|          65|          35|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  27|          5|    1|          5|
    |temp_count_fu_36  |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             |  36|          7|   33|         69|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |led_status          |   1|   0|    1|          0|
    |range_assign_fu_32  |  32|   0|   32|          0|
    |temp_count_fu_36    |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  69|   0|   69|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR   |  in |    5|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR   |  in |    5|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_hs |    counter   | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |    counter   | return value |
|interrupt           | out |    1| ap_ctrl_hs |    counter   | return value |
|led_out             | out |    1|   ap_vld   |    led_out   |    pointer   |
|led_out_ap_vld      | out |    1|   ap_vld   |    led_out   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%range_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %range_r) nounwind"   --->   Operation 5 'read' 'range_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%range_assign = alloca i32, align 4"   --->   Operation 6 'alloca' 'range_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_count = alloca i32, align 4"   --->   Operation 7 'alloca' 'temp_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store volatile i32 %range_read, i32* %range_assign, align 4"   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "store volatile i32 0, i32* %temp_count, align 4" [hls/counter.cpp:11]   --->   Operation 9 'store' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %range_r) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %led_out) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @counter_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%range_assign_load = load volatile i32* %range_assign, align 4" [hls/counter.cpp:6]   --->   Operation 13 'load' 'range_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %range_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/counter.cpp:6]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls/counter.cpp:7]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br label %1" [hls/counter.cpp:13]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%temp_count_load = load volatile i32* %temp_count, align 4" [hls/counter.cpp:13]   --->   Operation 17 'load' 'temp_count_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%range_assign_load_1 = load volatile i32* %range_assign, align 4" [hls/counter.cpp:13]   --->   Operation 18 'load' 'range_assign_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %temp_count_load, %range_assign_load_1" [hls/counter.cpp:13]   --->   Operation 19 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %3" [hls/counter.cpp:13]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%led_status_load = load i1* @led_status, align 1" [hls/counter.cpp:17]   --->   Operation 21 'load' 'led_status_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.97ns)   --->   "%tmp_2 = xor i1 %led_status_load, true" [hls/counter.cpp:17]   --->   Operation 22 'xor' 'tmp_2' <Predicate = (!tmp)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "store i1 %tmp_2, i1* @led_status, align 1" [hls/counter.cpp:17]   --->   Operation 23 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %led_out, i1 %tmp_2) nounwind" [hls/counter.cpp:19]   --->   Operation 24 'write' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [hls/counter.cpp:20]   --->   Operation 25 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%temp_count_load_1 = load volatile i32* %temp_count, align 4" [hls/counter.cpp:14]   --->   Operation 26 'load' 'temp_count_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (2.55ns)   --->   "%temp_count_1 = add nsw i32 %temp_count_load_1, 1" [hls/counter.cpp:14]   --->   Operation 27 'add' 'temp_count_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (1.76ns)   --->   "store volatile i32 %temp_count_1, i32* %temp_count, align 4" [hls/counter.cpp:14]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [hls/counter.cpp:15]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ range_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ led_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ led_status]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
range_read          (read         ) [ 00000]
range_assign        (alloca       ) [ 01111]
temp_count          (alloca       ) [ 01111]
StgValue_8          (store        ) [ 00000]
StgValue_9          (store        ) [ 00000]
StgValue_10         (specbitsmap  ) [ 00000]
StgValue_11         (specbitsmap  ) [ 00000]
StgValue_12         (spectopmodule) [ 00000]
range_assign_load   (load         ) [ 00000]
StgValue_14         (specinterface) [ 00000]
StgValue_15         (specinterface) [ 00000]
StgValue_16         (br           ) [ 00000]
temp_count_load     (load         ) [ 00000]
range_assign_load_1 (load         ) [ 00000]
tmp                 (icmp         ) [ 00011]
StgValue_20         (br           ) [ 00000]
led_status_load     (load         ) [ 00000]
tmp_2               (xor          ) [ 00000]
StgValue_23         (store        ) [ 00000]
StgValue_24         (write        ) [ 00000]
StgValue_25         (ret          ) [ 00000]
temp_count_load_1   (load         ) [ 00000]
temp_count_1        (add          ) [ 00000]
StgValue_28         (store        ) [ 00000]
StgValue_29         (br           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="range_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="range_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="led_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="led_status">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="led_status"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="range_assign_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="range_assign/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="temp_count_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_count/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="range_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="range_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="StgValue_24_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="1"/>
<pin id="55" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="range_assign_load/2 range_assign_load_1/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="2"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_count_load/3 temp_count_load_1/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="StgValue_8_store_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="StgValue_9_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_9/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="led_status_load_load_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="led_status_load/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_2_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_23_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="temp_count_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_count_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_28_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="3"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="range_assign_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="range_assign "/>
</bind>
</comp>

<comp id="109" class="1005" name="temp_count_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="temp_count "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="63"><net_src comp="40" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="56" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="53" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="75" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="2"/><net_sink comp="46" pin=2"/></net>

<net id="90"><net_src comp="79" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="56" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="32" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="112"><net_src comp="36" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="114"><net_src comp="109" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="115"><net_src comp="109" pin="1"/><net_sink comp="98" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: led_out | {3 }
	Port: led_status | {3 }
 - Input state : 
	Port: counter : range_r | {1 }
	Port: counter : led_status | {3 }
  - Chain level:
	State 1
		StgValue_8 : 1
		StgValue_9 : 1
	State 2
	State 3
		tmp : 1
		StgValue_20 : 2
		tmp_2 : 1
		StgValue_23 : 1
		StgValue_24 : 1
	State 4
		temp_count_1 : 1
		StgValue_28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |    temp_count_1_fu_92   |    0    |    39   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_69        |    0    |    18   |
|----------|-------------------------|---------|---------|
|    xor   |       tmp_2_fu_79       |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  range_read_read_fu_40  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_24_write_fu_46 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    59   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|range_assign_reg_103|   32   |
| temp_count_reg_109 |   32   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   59   |
+-----------+--------+--------+
