--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml test_receiver.twx test_receiver.ncd -o test_receiver.twr
test_receiver.pcf -ucf pin.ucf

Design file:              test_receiver.ncd
Physical constraint file: test_receiver.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3499 paths analyzed, 346 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.007ns.
--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_6 (SLICE_X42Y51.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_8 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.991ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.085 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_8 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.YQ      Tcko                  0.652   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_8
    SLICE_X38Y68.F2      net (fanout=8)        1.415   uartrx/r_Clk_Count<8>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y56.F1      net (fanout=11)       1.635   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y56.X       Tilo                  0.704   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X42Y51.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_6_not0001
    SLICE_X42Y51.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.991ns (3.767ns logic, 4.224ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.085 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.XQ      Tcko                  0.591   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X38Y68.F1      net (fanout=8)        1.073   uartrx/r_Clk_Count<11>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y56.F1      net (fanout=11)       1.635   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y56.X       Tilo                  0.704   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X42Y51.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_6_not0001
    SLICE_X42Y51.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (3.706ns logic, 3.882ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_6 (FF)
  Destination:          uartrx/r_RX_Byte_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.359ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.085 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_6 to uartrx/r_RX_Byte_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.652   uartrx/r_Clk_Count<7>
                                                       uartrx/r_Clk_Count_6
    SLICE_X38Y68.F3      net (fanout=6)        0.783   uartrx/r_Clk_Count<6>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y56.F1      net (fanout=11)       1.635   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y56.X       Tilo                  0.704   uartrx/r_RX_Byte_6_not0001
                                                       uartrx/r_RX_Byte_6_not00011
    SLICE_X42Y51.CE      net (fanout=1)        0.831   uartrx/r_RX_Byte_6_not0001
    SLICE_X42Y51.CLK     Tceck                 0.555   uartrx/r_RX_Byte<6>
                                                       uartrx/r_RX_Byte_6
    -------------------------------------------------  ---------------------------
    Total                                      7.359ns (3.767ns logic, 3.592ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_4 (SLICE_X42Y50.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_8 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.085 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_8 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.YQ      Tcko                  0.652   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_8
    SLICE_X38Y68.F2      net (fanout=8)        1.415   uartrx/r_Clk_Count<8>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X40Y57.F4      net (fanout=11)       1.502   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X40Y57.X       Tilo                  0.759   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X42Y50.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_4_not0001
    SLICE_X42Y50.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (3.822ns logic, 3.905ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.324ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.085 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.XQ      Tcko                  0.591   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X38Y68.F1      net (fanout=8)        1.073   uartrx/r_Clk_Count<11>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X40Y57.F4      net (fanout=11)       1.502   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X40Y57.X       Tilo                  0.759   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X42Y50.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_4_not0001
    SLICE_X42Y50.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (3.761ns logic, 3.563ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_6 (FF)
  Destination:          uartrx/r_RX_Byte_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.085 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_6 to uartrx/r_RX_Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.652   uartrx/r_Clk_Count<7>
                                                       uartrx/r_Clk_Count_6
    SLICE_X38Y68.F3      net (fanout=6)        0.783   uartrx/r_Clk_Count<6>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X40Y57.F4      net (fanout=11)       1.502   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X40Y57.X       Tilo                  0.759   uartrx/r_RX_Byte_4_not0001
                                                       uartrx/r_RX_Byte_4_not00011
    SLICE_X42Y50.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_4_not0001
    SLICE_X42Y50.CLK     Tceck                 0.555   uartrx/r_RX_Byte<4>
                                                       uartrx/r_RX_Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      7.095ns (3.822ns logic, 3.273ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point uartrx/r_RX_Byte_2 (SLICE_X42Y52.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_8 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.083 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_8 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y73.YQ      Tcko                  0.652   uartrx/r_Clk_Count<9>
                                                       uartrx/r_Clk_Count_8
    SLICE_X38Y68.F2      net (fanout=8)        1.415   uartrx/r_Clk_Count<8>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y58.F1      net (fanout=11)       1.429   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y58.X       Tilo                  0.704   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X42Y52.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_2_not0001
    SLICE_X42Y52.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (3.767ns logic, 3.832ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_11 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      7.196ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.083 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_11 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.XQ      Tcko                  0.591   uartrx/r_Clk_Count<11>
                                                       uartrx/r_Clk_Count_11
    SLICE_X38Y68.F1      net (fanout=8)        1.073   uartrx/r_Clk_Count<11>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y58.F1      net (fanout=11)       1.429   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y58.X       Tilo                  0.704   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X42Y52.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_2_not0001
    SLICE_X42Y52.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      7.196ns (3.706ns logic, 3.490ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uartrx/r_Clk_Count_6 (FF)
  Destination:          uartrx/r_RX_Byte_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.083 - 0.101)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: uartrx/r_Clk_Count_6 to uartrx/r_RX_Byte_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y72.YQ      Tcko                  0.652   uartrx/r_Clk_Count<7>
                                                       uartrx/r_Clk_Count_6
    SLICE_X38Y68.F3      net (fanout=6)        0.783   uartrx/r_Clk_Count<6>
    SLICE_X38Y68.X       Tif5x                 1.152   N33
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1_G
                                                       uartrx/r_SM_Main_cmp_lt00002_SW0_SW1
    SLICE_X39Y66.G3      net (fanout=1)        0.343   N33
    SLICE_X39Y66.Y       Tilo                  0.704   uartrx/r_RX_Byte_7_not0001
                                                       uartrx/r_SM_Main_cmp_lt00002
    SLICE_X41Y58.F1      net (fanout=11)       1.429   uartrx/r_SM_Main_cmp_lt0000
    SLICE_X41Y58.X       Tilo                  0.704   uartrx/r_RX_Byte_2_not0001
                                                       uartrx/r_RX_Byte_2_not00011
    SLICE_X42Y52.CE      net (fanout=1)        0.645   uartrx/r_RX_Byte_2_not0001
    SLICE_X42Y52.CLK     Tceck                 0.555   uartrx/r_RX_Byte<2>
                                                       uartrx/r_RX_Byte_2
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (3.767ns logic, 3.200ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2 (SLICE_X49Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.978ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.YQ      Tcko                  0.470   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X49Y44.BX      net (fanout=2)        0.415   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X49Y44.CLK     Tckdi       (-Th)    -0.093   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.978ns (0.563ns logic, 0.415ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3 (SLICE_X47Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y43.XQ      Tcko                  0.474   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_3
    SLICE_X47Y43.BX      net (fanout=3)        0.458   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<3>
    SLICE_X47Y43.CLK     Tckdi       (-Th)    -0.093   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.567ns logic, 0.458ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X44Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y48.YQ      Tcko                  0.470   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y48.BY      net (fanout=2)        0.428   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X44Y48.CLK     Tckdi       (-Th)    -0.152   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.622ns logic, 0.428ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X1Y6.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.007|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3499 paths, 0 nets, and 580 connections

Design statistics:
   Minimum period:   8.007ns{1}   (Maximum frequency: 124.891MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  9 01:28:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



