
# Digital Systems Design - Sample Quiz

A mix of multiple-choice and short-answer questions covering the key topics from the module.

## Question 1

**Computer Architecture**: What is the primary function of the ALU (Arithmetic Logic Unit) in a CPU?

- (A) To fetch instructions from memory
- **(B) To perform arithmetic and logical operations**
- (C) To control data flow between memory and CPU
- (D) To manage input and output operations

### Question 1 Answer


1. **Sequential Logic** : In a sequential circuit, the output depends on:
        - A. Only the current input
        - B. Only the previous input
        - **C. Both current and previous inputs**
        - D. None of the above
2. **Timing Diagrams**
    1. Which of the following gates would result in the output going high only when both inputs are low in a timing diagram?
        - A. AND gate
        - B. OR gate
        - C. NOR gate
        - **D. NAND gate**
3. **Clock Signals**
    1. The frequency of a clock signal is the inverse of:
        - **A. Period**
        - B. Duty cycle
        - C. Voltage
        - D. Amplitude
4. **SR Latch - NOR**
    1. What is the stable state of an SR latch when both S and R are low?
        - A. Set state
        - B. Reset state
        - C. Invalid state
        - **D. Memory state**
        - 
  ### Answer
  **D. Memory state**
   When both S (Set) and R (Reset) inputs of an SR latch using NOR gates are low, the latch maintains its previous state, which is referred to as the memory state.
1. **Memory Organisation**
    1. DRAM (Dynamic Random Access Memory) is characterized by:
        - A. High speed and low power consumption
        - B. High density and volatility
        - C. Non-volatility and high cost
        - D. Low density and non-volatility
## Question 2

**Boolean Laws**: According to De Morgan's laws, the expression \( \overline{A \cdot B} \) is equivalent to:
- A. \( \overline{A} + \overline{B} \)
- B. \( \overline{A} \cdot \overline{B} \)
- C. \( A + B \)
- D. \( \overline{A + B} \)

### Question 2 Answer

## Question 3

**Flip Flops**: A JK flip-flop is characterized by which behavior when both J and K are high?
- A. No change
- B. Set state
- C. Reset state
- D. Toggle state

### Question 3 Answer

## Question 4

**Endianness**: In a little-endian system, the least significant byte of a word is stored:
- A. At the highest memory address
- B. At the lowest memory address
- C. In the middle of the memory block
- D. At an address depending on the byte order

### Question 4 Answer

## Question 5

**Karnaugh Maps**: The primary use of a Karnaugh Map is to:
- A. Add binary numbers
- B. Multiply binary numbers
- C. Simplify boolean expressions
- D. Store binary data

### Question 5 Answer

## Question 11

**Sequential Logic**: Describe the main difference between combinational and sequential logic circuits.

### Question 11 Answer

## Question 12

**Timing Diagrams**: Explain how a timing diagram can be used to troubleshoot a digital circuit.

### Question 12 Answer

## Question 13

**SR Latch**: Draw the truth table for an SR latch using NOR gates.

### Question 13 Answer

## Question 14

**Clock Signals**: Define the term "clock skew" and explain its impact on digital circuits.

### Question 14 Answer

## Question 15

**Flip Flop Timing Diagram**: Sketch a timing diagram for a D flip-flop given a specific input and clock signal.

### Question 15 Answer

## Question 16

**Pulse Detector**: Explain the purpose of a pulse detector in a digital system.

### Question 16 Answer

## Question 17

**Memory Organisation**: Describe the difference between SRAM and DRAM in terms of structure and application.

### Question 17 Answer

## Question 18

**Boolean Minimization**: Use Boolean algebra to simplify the expression \( A \cdot \overline{B} + A \cdot B \).

### Question 18 Answer

## Question 19

**Memory Interleaving**: Explain how memory interleaving improves the performance of a computer system.

### Question 19 Answer

## Question 20

**Karnaugh Maps**: Describe the process of grouping 1s in a 4-variable Karnaugh Map to simplify a boolean expression.

### Question 20 Answer

## Question 21

**JK Flip Flop**: Illustrate the characteristic table of a JK flip-flop.

### Question 21 Answer

## Question 22

**Memory Maps**: Define a memory map and its significance in computer architecture.

### Question 22 Answer

## Question 23

**Assembly Language**: Write a simple assembly code using the LMC simulator to add two numbers.

### Question 23 Answer

## Question 24

**CPU and Memory**: Explain the fetch-decode-execute cycle of a CPU.

### Question 24 Answer

## Question 25

**De Morgan's Laws**: Prove De Morgan’s first law using a truth table.

### Question 25 Answer

## Question 26

**Gated D Latch**: Discuss the operation of a gated D latch and its applications.

### Question 26 Answer

## Question 27

**Counters**: Differentiate between an up counter and a down counter with examples.

### Question 27 Answer

## Question 28

**Boolean Laws**: State and explain the Idempotent Law in Boolean algebra.

### Question 28 Answer

## Question 29

**Clock Signals**: What is a duty cycle, and how is it relevant to clock signals?

### Question 29 Answer

## Question 30

**Circuit Simplification**: Simplify the given boolean function using Karnaugh maps: \( F(A, B, C, D) = \Sigma (0, 2, 5, 7, 8, 10, 13, 15) \).

### Question 30 Answer

## Question 31

**Memory Interleaving Diagram**: Draw a memory interleaving diagram for a 4-way interleaved memory system.

### Question 31 Answer

## Question 32

**Memory Organisation**: Explain the concept of “memory hierarchy” in computer systems.

### Question 32 Answer

## Question 33

**Endianness**: Compare and contrast little-endian and big-endian addressing.

### Question 33 Answer

## Question 34

**SR Latch - NAND**: Write down the characteristics and applications of an SR latch using NAND gates.

### Question 34 Answer

## Question 35

**Pulse Detector**: Design a simple pulse detector circuit using basic logic gates.

### Question 35 Answer

## Question 36

**Circuit Simulation**: Explain the advantages of using circuit simulation software like Logic.ly in digital design.

### Question 36 Answer

## Question 37

**Timing Diagrams**: What information can be inferred from a timing diagram of a synchronous circuit?

### Question 37 Answer

## Question 38

**Clock Signals**: Discuss the significance of the rise time and fall time of clock signals in digital circuits.

### Question 38 Answer

## Question 39

**Karnaugh Maps**: How does Karnaugh mapping help in reducing the complexity of digital circuits?

### Question 39 Answer

## Question 40

**CPU and Memory**: Explain how a CPU interacts with memory during a read operation.

### Question 40 Answer

## Question 41

**Flip Flop Timing Diagram**: Create a timing diagram for a JK flip-flop with a given set of inputs.

### Question 41 Answer

## Question 42

**Gated SR Latch - NOR**: Explain the operation of a gated SR latch using NOR gates and its advantages.

### Question 42 Answer

## Question 43

**DRAM Organisation**: Describe the structure of a DRAM cell and its operation.

### Question 43 Answer

## Question 44

**Boolean Minimization**: Minimize the boolean expression \( \overline{A}B + AB + A\overline{B} \).

### Question 44 Answer

## Question 45

**Memory Maps**: What are the benefits of using memory maps in computer systems?

### Question 45 Answer

## Question 46

**Cash Room Problem**: Outline the steps involved in solving a logic problem using Karnaugh maps, referring to the Cash Room Problem as an example.

### Question 46 Answer

## Question 47

**Flip Flop**: Compare and contrast D flip-flops and JK flip-flops.

### Question 47 Answer

## Question 48

**Circuit Minimisation**: Provide a practical example of how circuit minimization can lead to cost savings in digital systems.

### Question 48 Answer

## Question 49

**Assembly**: Explain the concept of an instruction set in assembly language.

### Question 49 Answer

## Question 50

**Boolean Laws**: Apply De Morgan's second law to the expression \( \overline{A + B} \) and simplify it.

### Question 50 Answer
