<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRGenDAGISel.inc source code [llvm/build/lib/Target/AVR/AVRGenDAGISel.inc] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/AVR/AVRGenDAGISel.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AVR</a>/<a href='AVRGenDAGISel.inc.html'>AVRGenDAGISel.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* DAG Instruction Selector for the AVR target                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i>// *** NOTE: This file is #included into the middle of the target</i></td></tr>
<tr><th id="10">10</th><td><i>// *** instruction selector class.  These functions are really methods.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i>// If GET_DAGISEL_DECL is #defined with any value, only function</i></td></tr>
<tr><th id="13">13</th><td><i>// declarations will be included when this file is included.</i></td></tr>
<tr><th id="14">14</th><td><i>// If GET_DAGISEL_BODY is #defined, its value should be the name of</i></td></tr>
<tr><th id="15">15</th><td><i>// the instruction selector class. Function bodies will be emitted</i></td></tr>
<tr><th id="16">16</th><td><i>// and each function's name will be qualified with the name of the</i></td></tr>
<tr><th id="17">17</th><td><i>// class.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>// When neither of the GET_DAGISEL* macros is defined, the functions</i></td></tr>
<tr><th id="20">20</th><td><i>// are emitted inline.</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#<span data-ppcond="22">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="23">23</th><td><u>#error GET_DAGISEL_DECL and GET_DAGISEL_BODY cannot be both defined, undef both for inline definitions</u></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="22">endif</span></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#<span data-ppcond="26">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="27">27</th><td><u>#define LOCAL_DAGISEL_STRINGIZE(X) LOCAL_DAGISEL_STRINGIZE_(X)</u></td></tr>
<tr><th id="28">28</th><td><u>#define LOCAL_DAGISEL_STRINGIZE_(X) #X</u></td></tr>
<tr><th id="29">29</th><td><b>static_assert</b>(<b>sizeof</b>(LOCAL_DAGISEL_STRINGIZE(GET_DAGISEL_BODY)) &gt; <var>1</var>,</td></tr>
<tr><th id="30">30</th><td>   <q>"GET_DAGISEL_BODY is empty: it should be defined with the class name"</q>);</td></tr>
<tr><th id="31">31</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE_</u></td></tr>
<tr><th id="32">32</th><td><u>#undef LOCAL_DAGISEL_STRINGIZE</u></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="26">endif</span></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#<span data-ppcond="35">if</span> !defined(<span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span>) &amp;&amp; !defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>)</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_INLINE" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</dfn> 1</u></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="35">else</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define DAGISEL_INLINE 0</u></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="35">endif</span></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="41">if</span> !<a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="42">42</th><td><u>#define DAGISEL_CLASS_COLONCOLON GET_DAGISEL_BODY ::</u></td></tr>
<tr><th id="43">43</th><td><u>#<span data-ppcond="41">else</span></u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DAGISEL_CLASS_COLONCOLON" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</dfn></u></td></tr>
<tr><th id="45">45</th><td><u>#<span data-ppcond="41">endif</span></u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#<span data-ppcond="47">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="48">48</th><td><em>void</em> SelectCode(SDNode *N);</td></tr>
<tr><th id="49">49</th><td><u>#<span data-ppcond="47">endif</span></u></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="50">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="51">51</th><td><em>void</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="tu decl def fn" id="_ZN4llvm15AVRDAGToDAGISel10SelectCodeEPNS_6SDNodeE" title='llvm::AVRDAGToDAGISel::SelectCode' data-type='void llvm::AVRDAGToDAGISel::SelectCode(llvm::SDNode * N)' data-ref="_ZN4llvm15AVRDAGToDAGISel10SelectCodeEPNS_6SDNodeE" data-ref-filename="_ZN4llvm15AVRDAGToDAGISel10SelectCodeEPNS_6SDNodeE">SelectCode</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="14N" title='N' data-type='llvm::SDNode *' data-ref="14N" data-ref-filename="14N">N</dfn>)</td></tr>
<tr><th id="52">52</th><td>{</td></tr>
<tr><th id="53">53</th><td>  <i>// Some target values are emitted as 2 bytes, TARGET_VAL handles</i></td></tr>
<tr><th id="54">54</th><td><i>  // this.</i></td></tr>
<tr><th id="55">55</th><td>  <u>#define <dfn class="macro" id="_M/TARGET_VAL" data-ref="_M/TARGET_VAL">TARGET_VAL</dfn>(X) X &amp; 255, unsigned(X) &gt;&gt; 8</u></td></tr>
<tr><th id="56">56</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <em>char</em> <dfn class="local col5 decl" id="15MatcherTable" title='MatcherTable' data-type='const unsigned char [2700]' data-ref="15MatcherTable" data-ref-filename="15MatcherTable">MatcherTable</dfn>[] = {</td></tr>
<tr><th id="57">57</th><td><i>/*     0*/</i> <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*52 cases */</i>, <var>68</var>, <a class="macro" href="#55" title="ISD::TRUNCATE &amp; 255, unsigned(ISD::TRUNCATE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRUNCATE" title='llvm::ISD::TRUNCATE' data-ref="llvm::ISD::TRUNCATE" data-ref-filename="llvm..ISD..TRUNCATE">TRUNCATE</a>),<i>// -&gt;72</i></td></tr>
<tr><th id="58">58</th><td><i>/*     4*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>52</var>, <i>/*-&gt;58*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="59">59</th><td><i>/*     6*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="60">60</th><td><i>/*     7*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="61">61</th><td><i>/*    10*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="62">62</th><td><i>/*    11*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="63">63</th><td><i>/*    14*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="64">64</th><td><i>/*    15*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="65">65</th><td><i>/*    18*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="66">66</th><td><i>/*    19*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="67">67</th><td><i>/*    22*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="68">68</th><td><i>/*    23*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="69">69</th><td><i>/*    26*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="70">70</th><td><i>/*    27*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="71">71</th><td><i>/*    30*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="72">72</th><td><i>/*    31*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="73">73</th><td><i>/*    34*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="74">74</th><td><i>/*    35*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),</td></tr>
<tr><th id="75">75</th><td><i>/*    38*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="76">76</th><td><i>/*    39*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="77">77</th><td><i>/*    40*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="78">78</th><td><i>/*    41*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="79">79</th><td><i>/*    42*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="80">80</th><td><i>/*    43*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="81">81</th><td><i>/*    44*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="82">82</th><td><i>/*    45*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="83">83</th><td><i>/*    46*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="84">84</th><td><i>/*    47*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::sub_hi" title='llvm::AVR::sub_hi' data-ref="llvm::AVR::sub_hi" data-ref-filename="llvm..AVR..sub_hi">sub_hi</a>,</td></tr>
<tr><th id="85">85</th><td><i>/*    50*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::EXTRACT_SUBREG &amp; 255, unsigned(TargetOpcode::EXTRACT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="86">86</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="87">87</th><td>             <i>// Src: (trunc:{ *:[i8] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } (AVRlsr:{ *:[i16] } DREGS:{ *:[i16] }:$src))))))))) - Complexity = 27</i></td></tr>
<tr><th id="88">88</th><td><i>             // Dst: (EXTRACT_SUBREG:{ *:[i8] } DREGS:{ *:[i16] }:$src, sub_hi:{ *:[i32] })</i></td></tr>
<tr><th id="89">89</th><td><i>/*    58*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;71*/</i></td></tr>
<tr><th id="90">90</th><td><i>/*    59*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="91">91</th><td><i>/*    60*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::sub_lo" title='llvm::AVR::sub_lo' data-ref="llvm::AVR::sub_lo" data-ref-filename="llvm..AVR..sub_lo">sub_lo</a>,</td></tr>
<tr><th id="92">92</th><td><i>/*    63*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::EXTRACT_SUBREG &amp; 255, unsigned(TargetOpcode::EXTRACT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="93">93</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="94">94</th><td>             <i>// Src: (trunc:{ *:[i8] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="95">95</th><td><i>             // Dst: (EXTRACT_SUBREG:{ *:[i8] } i16:{ *:[i16] }:$src, sub_lo:{ *:[i32] })</i></td></tr>
<tr><th id="96">96</th><td><i>/*    71*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="97">97</th><td><i>/*    72*/</i> <i>/*SwitchOpcode*/</i> <var>117</var>|<var>128</var>,<var>3</var><i>/*501*/</i>, <a class="macro" href="#55" title="ISD::STORE &amp; 255, unsigned(ISD::STORE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::STORE" title='llvm::ISD::STORE' data-ref="llvm::ISD::STORE" data-ref-filename="llvm..ISD..STORE">STORE</a>),<i>// -&gt;577</i></td></tr>
<tr><th id="98">98</th><td><i>/*    76*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="99">99</th><td><i>/*    77*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'st' chained node</i></td></tr>
<tr><th id="100">100</th><td><i>/*    78*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>125</var>, <i>/*-&gt;205*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="101">101</th><td><i>/*    80*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="102">102</th><td><i>/*    81*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>58</var>, <a class="macro" href="#55" title="ISD::OR &amp; 255, unsigned(ISD::OR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>),<i>// -&gt;143</i></td></tr>
<tr><th id="103">103</th><td><i>/*    85*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="104">104</th><td><i>/*    86*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::LOAD &amp; 255, unsigned(ISD::LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LOAD" title='llvm::ISD::LOAD' data-ref="llvm::ISD::LOAD" data-ref-filename="llvm..ISD..LOAD">LOAD</a>),</td></tr>
<tr><th id="105">105</th><td><i>/*    89*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="106">106</th><td><i>/*    90*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #1 = 'ld' chained node</i></td></tr>
<tr><th id="107">107</th><td><i>/*    91*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" title='llvm::SelectionDAGISel::OPC_CheckFoldableChainNode' data-ref="llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckFoldableChainNode">OPC_CheckFoldableChainNode</a>,</td></tr>
<tr><th id="108">108</th><td><i>/*    92*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="109">109</th><td><i>/*    93*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="110">110</th><td><i>/*    94*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="111">111</th><td><i>/*    97*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_lowioaddr8</i></td></tr>
<tr><th id="112">112</th><td><i>/*    99*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="113">113</th><td><i>/*   100*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="114">114</th><td><i>/*   102*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="115">115</th><td><i>/*   104*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="116">116</th><td><i>/*   105*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #3 = $bit</i></td></tr>
<tr><th id="117">117</th><td><i>/*   106*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="118">118</th><td><i>/*   107*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="119">119</th><td><i>/*   110*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>3</var>, <i>// Predicate_iobitpos8</i></td></tr>
<tr><th id="120">120</th><td><i>/*   112*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="121">121</th><td><i>/*   113*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="122">122</th><td><i>/*   115*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="123">123</th><td><i>/*   116*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Same" title='llvm::SelectionDAGISel::OPC_CheckChild2Same' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Same" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Same">OPC_CheckChild2Same</a>, <var>2</var>,</td></tr>
<tr><th id="124">124</th><td><i>/*   118*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="125">125</th><td><i>/*   120*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="126">126</th><td><i>/*   122*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains">OPC_EmitMergeInputChains</a>, <var>2</var>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="127">127</th><td><i>/*   126*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="128">128</th><td><i>/*   128*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>4</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="129">129</th><td><i>/*   131*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="130">130</th><td><i>/*   133*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>1</var>, <var>6</var>, <i>// iobitpos8_XFORM</i></td></tr>
<tr><th id="131">131</th><td><i>/*   136*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::SBIAb &amp; 255, unsigned(AVR::SBIAb) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBIAb" title='llvm::AVR::SBIAb' data-ref="llvm::AVR::SBIAb" data-ref-filename="llvm..AVR..SBIAb">SBIAb</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="132">132</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>5</var>, <var>7</var>, </td></tr>
<tr><th id="133">133</th><td>              <i>// Src: (st (or:{ *:[i8] } (ld:{ *:[i8] } (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_lowioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt;, (imm:{ *:[i8] })&lt;&lt;P:Predicate_iobitpos8&gt;&gt;&lt;&lt;X:iobitpos8_XFORM&gt;&gt;:$bit), (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_lowioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 23</i></td></tr>
<tr><th id="134">134</th><td><i>              // Dst: (SBIAb (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$addr), (iobitpos8_XFORM:{ *:[i8] } (imm:{ *:[i8] }):$bit))</i></td></tr>
<tr><th id="135">135</th><td><i>/*   143*/</i>   <i>/*SwitchOpcode*/</i> <var>58</var>, <a class="macro" href="#55" title="ISD::AND &amp; 255, unsigned(ISD::AND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>),<i>// -&gt;204</i></td></tr>
<tr><th id="136">136</th><td><i>/*   146*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="137">137</th><td><i>/*   147*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::LOAD &amp; 255, unsigned(ISD::LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LOAD" title='llvm::ISD::LOAD' data-ref="llvm::ISD::LOAD" data-ref-filename="llvm..ISD..LOAD">LOAD</a>),</td></tr>
<tr><th id="138">138</th><td><i>/*   150*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="139">139</th><td><i>/*   151*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #1 = 'ld' chained node</i></td></tr>
<tr><th id="140">140</th><td><i>/*   152*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" title='llvm::SelectionDAGISel::OPC_CheckFoldableChainNode' data-ref="llvm::SelectionDAGISel::OPC_CheckFoldableChainNode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckFoldableChainNode">OPC_CheckFoldableChainNode</a>,</td></tr>
<tr><th id="141">141</th><td><i>/*   153*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #2 = $addr</i></td></tr>
<tr><th id="142">142</th><td><i>/*   154*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="143">143</th><td><i>/*   155*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="144">144</th><td><i>/*   158*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>0</var>, <i>// Predicate_lowioaddr8</i></td></tr>
<tr><th id="145">145</th><td><i>/*   160*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="146">146</th><td><i>/*   161*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="147">147</th><td><i>/*   163*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="148">148</th><td><i>/*   165*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="149">149</th><td><i>/*   166*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #3 = $bit</i></td></tr>
<tr><th id="150">150</th><td><i>/*   167*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="151">151</th><td><i>/*   168*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="152">152</th><td><i>/*   171*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>6</var>, <i>// Predicate_iobitposn8</i></td></tr>
<tr><th id="153">153</th><td><i>/*   173*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="154">154</th><td><i>/*   174*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="155">155</th><td><i>/*   176*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="156">156</th><td><i>/*   177*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Same" title='llvm::SelectionDAGISel::OPC_CheckChild2Same' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Same" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Same">OPC_CheckChild2Same</a>, <var>2</var>,</td></tr>
<tr><th id="157">157</th><td><i>/*   179*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="158">158</th><td><i>/*   181*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="159">159</th><td><i>/*   183*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains">OPC_EmitMergeInputChains</a>, <var>2</var>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="160">160</th><td><i>/*   187*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="161">161</th><td><i>/*   189*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>4</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="162">162</th><td><i>/*   192*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="163">163</th><td><i>/*   194*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>2</var>, <var>6</var>, <i>// iobitposn8_XFORM</i></td></tr>
<tr><th id="164">164</th><td><i>/*   197*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::CBIAb &amp; 255, unsigned(AVR::CBIAb) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CBIAb" title='llvm::AVR::CBIAb' data-ref="llvm::AVR::CBIAb" data-ref-filename="llvm..AVR..CBIAb">CBIAb</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="165">165</th><td>                  <var>2</var><i>/*#Ops*/</i>, <var>5</var>, <var>7</var>, </td></tr>
<tr><th id="166">166</th><td>              <i>// Src: (st (and:{ *:[i8] } (ld:{ *:[i8] } (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_lowioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$addr)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt;, (imm:{ *:[i8] })&lt;&lt;P:Predicate_iobitposn8&gt;&gt;&lt;&lt;X:iobitposn8_XFORM&gt;&gt;:$bit), (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_lowioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$addr)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 23</i></td></tr>
<tr><th id="167">167</th><td><i>              // Dst: (CBIAb (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$addr), (iobitposn8_XFORM:{ *:[i8] } (imm:{ *:[i8] }):$bit))</i></td></tr>
<tr><th id="168">168</th><td><i>/*   204*/</i>   <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="169">169</th><td><i>/*   205*/</i>  <i>/*Scope*/</i> <var>113</var>|<var>128</var>,<var>2</var><i>/*369*/</i>, <i>/*-&gt;576*/</i></td></tr>
<tr><th id="170">170</th><td><i>/*   207*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $reg</i></td></tr>
<tr><th id="171">171</th><td><i>/*   208*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>53</var>|<var>128</var>,<var>1</var><i>/*181*/</i>, <i>/*-&gt;392*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="172">172</th><td><i>/*   211*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="173">173</th><td><i>/*   213*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>36</var>, <i>/*-&gt;251*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="174">174</th><td><i>/*   215*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $memri</i></td></tr>
<tr><th id="175">175</th><td><i>/*   216*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="176">176</th><td><i>/*   218*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="177">177</th><td><i>/*   220*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>14</var>, <i>/*-&gt;236*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="178">178</th><td><i>/*   222*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="179">179</th><td><i>/*   224*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectAddr:$memri #3 #4</i></td></tr>
<tr><th id="180">180</th><td><i>/*   227*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="181">181</th><td><i>/*   228*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STDPtrQRr &amp; 255, unsigned(AVR::STDPtrQRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STDPtrQRr" title='llvm::AVR::STDPtrQRr' data-ref="llvm::AVR::STDPtrQRr" data-ref-filename="llvm..AVR..STDPtrQRr">STDPtrQRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="182">182</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="183">183</th><td>                <i>// Src: (st i8:{ *:[i8] }:$reg, addr:{ *:[iPTR] }:$memri)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="184">184</th><td><i>                // Dst: (STDPtrQRr addr:{ *:[iPTR] }:$memri, i8:{ *:[i8] }:$reg)</i></td></tr>
<tr><th id="185">185</th><td><i>/*   236*/</i>     <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;250*/</i></td></tr>
<tr><th id="186">186</th><td><i>/*   237*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectAddr:$dst #3 #4</i></td></tr>
<tr><th id="187">187</th><td><i>/*   240*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="188">188</th><td><i>/*   241*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STDSPQRr &amp; 255, unsigned(AVR::STDSPQRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STDSPQRr" title='llvm::AVR::STDSPQRr' data-ref="llvm::AVR::STDSPQRr" data-ref-filename="llvm..AVR..STDSPQRr">STDSPQRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="189">189</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="190">190</th><td>                <i>// Src: (st i8:{ *:[i8] }:$src, addr:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="191">191</th><td><i>                // Dst: (STDSPQRr:{ *:[i16] } addr:{ *:[iPTR] }:$dst, i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="192">192</th><td><i>/*   250*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="193">193</th><td><i>/*   251*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;277*/</i></td></tr>
<tr><th id="194">194</th><td><i>/*   252*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="195">195</th><td><i>/*   253*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),</td></tr>
<tr><th id="196">196</th><td><i>/*   256*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="197">197</th><td><i>/*   257*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="198">198</th><td><i>/*   258*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="199">199</th><td><i>/*   261*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="200">200</th><td><i>/*   262*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="201">201</th><td><i>/*   264*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="202">202</th><td><i>/*   265*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="203">203</th><td><i>/*   267*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="204">204</th><td><i>/*   269*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="205">205</th><td><i>/*   270*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STSKRr &amp; 255, unsigned(AVR::STSKRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STSKRr" title='llvm::AVR::STSKRr' data-ref="llvm::AVR::STSKRr" data-ref-filename="llvm..AVR..STSKRr">STSKRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="206">206</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="207">207</th><td>               <i>// Src: (st i8:{ *:[i8] }:$src, (AVRWrapper:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$dst))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="208">208</th><td><i>               // Dst: (STSKRr (tglobaladdr:{ *:[i16] }):$dst, i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="209">209</th><td><i>/*   277*/</i>    <i>/*Scope*/</i> <var>113</var>, <i>/*-&gt;391*/</i></td></tr>
<tr><th id="210">210</th><td><i>/*   278*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="211">211</th><td><i>/*   279*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>45</var>, <i>/*-&gt;326*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="212">212</th><td><i>/*   281*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="213">213</th><td><i>/*   282*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="214">214</th><td><i>/*   285*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;307*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="215">215</th><td><i>/*   287*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_ioaddr8</i></td></tr>
<tr><th id="216">216</th><td><i>/*   289*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="217">217</th><td><i>/*   290*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="218">218</th><td><i>/*   292*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="219">219</th><td><i>/*   294*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="220">220</th><td><i>/*   295*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="221">221</th><td><i>/*   297*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>3</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="222">222</th><td><i>/*   300*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::OUTARr &amp; 255, unsigned(AVR::OUTARr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::OUTARr" title='llvm::AVR::OUTARr' data-ref="llvm::AVR::OUTARr" data-ref-filename="llvm..AVR..OUTARr">OUTARr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="223">223</th><td>                     <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="224">224</th><td>                 <i>// Src: (st i8:{ *:[i8] }:$src, (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_ioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 8</i></td></tr>
<tr><th id="225">225</th><td><i>                 // Dst: (OUTARr (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$dst), i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="226">226</th><td><i>/*   307*/</i>      <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;325*/</i></td></tr>
<tr><th id="227">227</th><td><i>/*   308*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="228">228</th><td><i>/*   309*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="229">229</th><td><i>/*   311*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="230">230</th><td><i>/*   313*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="231">231</th><td><i>/*   315*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="232">232</th><td><i>/*   316*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="233">233</th><td><i>/*   318*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STSKRr &amp; 255, unsigned(AVR::STSKRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STSKRr" title='llvm::AVR::STSKRr' data-ref="llvm::AVR::STSKRr" data-ref-filename="llvm..AVR..STSKRr">STSKRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="234">234</th><td>                     <var>2</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, </td></tr>
<tr><th id="235">235</th><td>                 <i>// Src: (st i8:{ *:[i8] }:$rd, (imm:{ *:[iPTR] }):$k)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="236">236</th><td><i>                 // Dst: (STSKRr (imm:{ *:[i16] }):$k, i8:{ *:[i8] }:$rd)</i></td></tr>
<tr><th id="237">237</th><td><i>/*   325*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="238">238</th><td><i>/*   326*/</i>     <i>/*Scope*/</i> <var>46</var>, <i>/*-&gt;373*/</i></td></tr>
<tr><th id="239">239</th><td><i>/*   327*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #3 = $offs</i></td></tr>
<tr><th id="240">240</th><td><i>/*   328*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild3" title='llvm::SelectionDAGISel::OPC_MoveChild3' data-ref="llvm::SelectionDAGISel::OPC_MoveChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild3">OPC_MoveChild3</a>,</td></tr>
<tr><th id="241">241</th><td><i>/*   329*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="242">242</th><td><i>/*   332*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="243">243</th><td><i>/*   333*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_istore</i></td></tr>
<tr><th id="244">244</th><td><i>/*   335*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="245">245</th><td><i>/*   337*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>16</var>, <i>/*-&gt;355*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="246">246</th><td><i>/*   339*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_post_store</i></td></tr>
<tr><th id="247">247</th><td><i>/*   341*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="248">248</th><td><i>/*   343*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="249">249</th><td><i>/*   344*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="250">250</th><td><i>/*   346*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STPtrPiRr &amp; 255, unsigned(AVR::STPtrPiRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrPiRr" title='llvm::AVR::STPtrPiRr' data-ref="llvm::AVR::STPtrPiRr" data-ref-filename="llvm..AVR..STPtrPiRr">STPtrPiRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="251">251</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="252">252</th><td>                 <i>// Src: (ist:{ *:[i16] } GPR8:{ *:[i8] }:$reg, i16:{ *:[i16] }:$ptrreg, (imm:{ *:[iPTR] }):$offs)&lt;&lt;P:Predicate_istore&gt;&gt;&lt;&lt;P:Predicate_post_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="253">253</th><td><i>                 // Dst: (STPtrPiRr:{ *:[i16] } i16:{ *:[i16] }:$ptrreg, GPR8:{ *:[i8] }:$reg, (imm:{ *:[i8] }):$offs)</i></td></tr>
<tr><th id="254">254</th><td><i>/*   355*/</i>      <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;372*/</i></td></tr>
<tr><th id="255">255</th><td><i>/*   356*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_pre_store</i></td></tr>
<tr><th id="256">256</th><td><i>/*   358*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="257">257</th><td><i>/*   360*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="258">258</th><td><i>/*   361*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="259">259</th><td><i>/*   363*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STPtrPdRr &amp; 255, unsigned(AVR::STPtrPdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrPdRr" title='llvm::AVR::STPtrPdRr' data-ref="llvm::AVR::STPtrPdRr" data-ref-filename="llvm..AVR..STPtrPdRr">STPtrPdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="260">260</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="261">261</th><td>                 <i>// Src: (ist:{ *:[i16] } GPR8:{ *:[i8] }:$reg, i16:{ *:[i16] }:$ptrreg, (imm:{ *:[iPTR] }):$offs)&lt;&lt;P:Predicate_istore&gt;&gt;&lt;&lt;P:Predicate_pre_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="262">262</th><td><i>                 // Dst: (STPtrPdRr:{ *:[i16] } i16:{ *:[i16] }:$ptrreg, GPR8:{ *:[i8] }:$reg, (imm:{ *:[i8] }):$offs)</i></td></tr>
<tr><th id="263">263</th><td><i>/*   372*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="264">264</th><td><i>/*   373*/</i>     <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;390*/</i></td></tr>
<tr><th id="265">265</th><td><i>/*   374*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="266">266</th><td><i>/*   376*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="267">267</th><td><i>/*   378*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="268">268</th><td><i>/*   380*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="269">269</th><td><i>/*   382*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="270">270</th><td><i>/*   383*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STPtrRr &amp; 255, unsigned(AVR::STPtrRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STPtrRr" title='llvm::AVR::STPtrRr' data-ref="llvm::AVR::STPtrRr" data-ref-filename="llvm..AVR..STPtrRr">STPtrRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="271">271</th><td>                    <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="272">272</th><td>                <i>// Src: (st GPR8:{ *:[i8] }:$reg, i16:{ *:[i16] }:$ptrreg)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="273">273</th><td><i>                // Dst: (STPtrRr i16:{ *:[i16] }:$ptrreg, GPR8:{ *:[i8] }:$reg)</i></td></tr>
<tr><th id="274">274</th><td><i>/*   390*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="275">275</th><td><i>/*   391*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="276">276</th><td><i>/*   392*/</i>   <i>/*Scope*/</i> <var>53</var>|<var>128</var>,<var>1</var><i>/*181*/</i>, <i>/*-&gt;575*/</i></td></tr>
<tr><th id="277">277</th><td><i>/*   394*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="278">278</th><td><i>/*   396*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>36</var>, <i>/*-&gt;434*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="279">279</th><td><i>/*   398*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $memri</i></td></tr>
<tr><th id="280">280</th><td><i>/*   399*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="281">281</th><td><i>/*   401*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="282">282</th><td><i>/*   403*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>14</var>, <i>/*-&gt;419*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="283">283</th><td><i>/*   405*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="284">284</th><td><i>/*   407*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectAddr:$memri #3 #4</i></td></tr>
<tr><th id="285">285</th><td><i>/*   410*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="286">286</th><td><i>/*   411*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STDWPtrQRr &amp; 255, unsigned(AVR::STDWPtrQRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STDWPtrQRr" title='llvm::AVR::STDWPtrQRr' data-ref="llvm::AVR::STDWPtrQRr" data-ref-filename="llvm..AVR..STDWPtrQRr">STDWPtrQRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="287">287</th><td>                    <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="288">288</th><td>                <i>// Src: (st i16:{ *:[i16] }:$src, addr:{ *:[iPTR] }:$memri)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="289">289</th><td><i>                // Dst: (STDWPtrQRr addr:{ *:[iPTR] }:$memri, i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="290">290</th><td><i>/*   419*/</i>     <i>/*Scope*/</i> <var>13</var>, <i>/*-&gt;433*/</i></td></tr>
<tr><th id="291">291</th><td><i>/*   420*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>2</var>, <i>// SelectAddr:$dst #3 #4</i></td></tr>
<tr><th id="292">292</th><td><i>/*   423*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="293">293</th><td><i>/*   424*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STDWSPQRr &amp; 255, unsigned(AVR::STDWSPQRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STDWSPQRr" title='llvm::AVR::STDWSPQRr' data-ref="llvm::AVR::STDWSPQRr" data-ref-filename="llvm..AVR..STDWSPQRr">STDWSPQRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="294">294</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>3</var>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="295">295</th><td>                <i>// Src: (st i16:{ *:[i16] }:$src, addr:{ *:[iPTR] }:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="296">296</th><td><i>                // Dst: (STDWSPQRr:{ *:[i16] } addr:{ *:[iPTR] }:$dst, i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="297">297</th><td><i>/*   433*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="298">298</th><td><i>/*   434*/</i>    <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;460*/</i></td></tr>
<tr><th id="299">299</th><td><i>/*   435*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="300">300</th><td><i>/*   436*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),</td></tr>
<tr><th id="301">301</th><td><i>/*   439*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="302">302</th><td><i>/*   440*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="303">303</th><td><i>/*   441*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="304">304</th><td><i>/*   444*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="305">305</th><td><i>/*   445*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="306">306</th><td><i>/*   447*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="307">307</th><td><i>/*   448*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="308">308</th><td><i>/*   450*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="309">309</th><td><i>/*   452*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="310">310</th><td><i>/*   453*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STSWKRr &amp; 255, unsigned(AVR::STSWKRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STSWKRr" title='llvm::AVR::STSWKRr' data-ref="llvm::AVR::STSWKRr" data-ref-filename="llvm..AVR..STSWKRr">STSWKRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="311">311</th><td>                   <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="312">312</th><td>               <i>// Src: (st i16:{ *:[i16] }:$src, (AVRWrapper:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$dst))&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="313">313</th><td><i>               // Dst: (STSWKRr (tglobaladdr:{ *:[i16] }):$dst, i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="314">314</th><td><i>/*   460*/</i>    <i>/*Scope*/</i> <var>113</var>, <i>/*-&gt;574*/</i></td></tr>
<tr><th id="315">315</th><td><i>/*   461*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $dst</i></td></tr>
<tr><th id="316">316</th><td><i>/*   462*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>45</var>, <i>/*-&gt;509*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="317">317</th><td><i>/*   464*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="318">318</th><td><i>/*   465*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="319">319</th><td><i>/*   468*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>20</var>, <i>/*-&gt;490*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="320">320</th><td><i>/*   470*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_ioaddr16</i></td></tr>
<tr><th id="321">321</th><td><i>/*   472*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="322">322</th><td><i>/*   473*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="323">323</th><td><i>/*   475*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="324">324</th><td><i>/*   477*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="325">325</th><td><i>/*   478*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="326">326</th><td><i>/*   480*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>3</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="327">327</th><td><i>/*   483*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::OUTWARr &amp; 255, unsigned(AVR::OUTWARr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::OUTWARr" title='llvm::AVR::OUTWARr' data-ref="llvm::AVR::OUTWARr" data-ref-filename="llvm..AVR..OUTWARr">OUTWARr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="328">328</th><td>                     <var>2</var><i>/*#Ops*/</i>, <var>4</var>, <var>1</var>, </td></tr>
<tr><th id="329">329</th><td>                 <i>// Src: (st i16:{ *:[i16] }:$src, (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_ioaddr16&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 8</i></td></tr>
<tr><th id="330">330</th><td><i>                 // Dst: (OUTWARr (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$dst), i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="331">331</th><td><i>/*   490*/</i>      <i>/*Scope*/</i> <var>17</var>, <i>/*-&gt;508*/</i></td></tr>
<tr><th id="332">332</th><td><i>/*   491*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="333">333</th><td><i>/*   492*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="334">334</th><td><i>/*   494*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="335">335</th><td><i>/*   496*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="336">336</th><td><i>/*   498*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="337">337</th><td><i>/*   499*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="338">338</th><td><i>/*   501*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STSWKRr &amp; 255, unsigned(AVR::STSWKRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STSWKRr" title='llvm::AVR::STSWKRr' data-ref="llvm::AVR::STSWKRr" data-ref-filename="llvm..AVR..STSWKRr">STSWKRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="339">339</th><td>                     <var>2</var><i>/*#Ops*/</i>, <var>3</var>, <var>1</var>, </td></tr>
<tr><th id="340">340</th><td>                 <i>// Src: (st i16:{ *:[i16] }:$src, (imm:{ *:[iPTR] }):$dst)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="341">341</th><td><i>                 // Dst: (STSWKRr (imm:{ *:[i16] }):$dst, i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="342">342</th><td><i>/*   508*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="343">343</th><td><i>/*   509*/</i>     <i>/*Scope*/</i> <var>46</var>, <i>/*-&gt;556*/</i></td></tr>
<tr><th id="344">344</th><td><i>/*   510*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild3" title='llvm::SelectionDAGISel::OPC_RecordChild3' data-ref="llvm::SelectionDAGISel::OPC_RecordChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild3">OPC_RecordChild3</a>, <i>// #3 = $offs</i></td></tr>
<tr><th id="345">345</th><td><i>/*   511*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild3" title='llvm::SelectionDAGISel::OPC_MoveChild3' data-ref="llvm::SelectionDAGISel::OPC_MoveChild3" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild3">OPC_MoveChild3</a>,</td></tr>
<tr><th id="346">346</th><td><i>/*   512*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="347">347</th><td><i>/*   515*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="348">348</th><td><i>/*   516*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_istore</i></td></tr>
<tr><th id="349">349</th><td><i>/*   518*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="350">350</th><td><i>/*   520*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>16</var>, <i>/*-&gt;538*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="351">351</th><td><i>/*   522*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>8</var>, <i>// Predicate_post_store</i></td></tr>
<tr><th id="352">352</th><td><i>/*   524*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="353">353</th><td><i>/*   526*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="354">354</th><td><i>/*   527*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="355">355</th><td><i>/*   529*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STWPtrPiRr &amp; 255, unsigned(AVR::STWPtrPiRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STWPtrPiRr" title='llvm::AVR::STWPtrPiRr' data-ref="llvm::AVR::STWPtrPiRr" data-ref-filename="llvm..AVR..STWPtrPiRr">STWPtrPiRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="356">356</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="357">357</th><td>                 <i>// Src: (ist:{ *:[i16] } DREGS:{ *:[i16] }:$trh, PTRREGS:{ *:[i16] }:$ptrreg, (imm:{ *:[iPTR] }):$offs)&lt;&lt;P:Predicate_istore&gt;&gt;&lt;&lt;P:Predicate_post_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="358">358</th><td><i>                 // Dst: (STWPtrPiRr:{ *:[i16] } PTRREGS:{ *:[i16] }:$ptrreg, DREGS:{ *:[i16] }:$trh, (imm:{ *:[i8] }):$offs)</i></td></tr>
<tr><th id="359">359</th><td><i>/*   538*/</i>      <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;555*/</i></td></tr>
<tr><th id="360">360</th><td><i>/*   539*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>9</var>, <i>// Predicate_pre_store</i></td></tr>
<tr><th id="361">361</th><td><i>/*   541*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="362">362</th><td><i>/*   543*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="363">363</th><td><i>/*   544*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>3</var>,</td></tr>
<tr><th id="364">364</th><td><i>/*   546*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::STWPtrPdRr &amp; 255, unsigned(AVR::STWPtrPdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STWPtrPdRr" title='llvm::AVR::STWPtrPdRr' data-ref="llvm::AVR::STWPtrPdRr" data-ref-filename="llvm..AVR..STWPtrPdRr">STWPtrPdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="365">365</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, <var>4</var>, </td></tr>
<tr><th id="366">366</th><td>                 <i>// Src: (ist:{ *:[i16] } i16:{ *:[i16] }:$reg, i16:{ *:[i16] }:$ptrreg, (imm:{ *:[iPTR] }):$offs)&lt;&lt;P:Predicate_istore&gt;&gt;&lt;&lt;P:Predicate_pre_store&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="367">367</th><td><i>                 // Dst: (STWPtrPdRr:{ *:[i16] } i16:{ *:[i16] }:$ptrreg, i16:{ *:[i16] }:$reg, (imm:{ *:[i8] }):$offs)</i></td></tr>
<tr><th id="368">368</th><td><i>/*   555*/</i>      <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="369">369</th><td><i>/*   556*/</i>     <i>/*Scope*/</i> <var>16</var>, <i>/*-&gt;573*/</i></td></tr>
<tr><th id="370">370</th><td><i>/*   557*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="371">371</th><td><i>/*   559*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>4</var>, <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="372">372</th><td><i>/*   561*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>5</var>, <i>// Predicate_store</i></td></tr>
<tr><th id="373">373</th><td><i>/*   563*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="374">374</th><td><i>/*   565*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="375">375</th><td><i>/*   566*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::STWPtrRr &amp; 255, unsigned(AVR::STWPtrRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::STWPtrRr" title='llvm::AVR::STWPtrRr' data-ref="llvm::AVR::STWPtrRr" data-ref-filename="llvm..AVR..STWPtrRr">STWPtrRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="376">376</th><td>                    <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>1</var>, </td></tr>
<tr><th id="377">377</th><td>                <i>// Src: (st i16:{ *:[i16] }:$reg, i16:{ *:[i16] }:$ptrreg)&lt;&lt;P:Predicate_unindexedstore&gt;&gt;&lt;&lt;P:Predicate_store&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="378">378</th><td><i>                // Dst: (STWPtrRr i16:{ *:[i16] }:$ptrreg, i16:{ *:[i16] }:$reg)</i></td></tr>
<tr><th id="379">379</th><td><i>/*   573*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="380">380</th><td><i>/*   574*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="381">381</th><td><i>/*   575*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="382">382</th><td><i>/*   576*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="383">383</th><td><i>/*   577*/</i> <i>/*SwitchOpcode*/</i> <var>80</var>|<var>128</var>,<var>1</var><i>/*208*/</i>, <a class="macro" href="#55" title="ISD::LOAD &amp; 255, unsigned(ISD::LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LOAD" title='llvm::ISD::LOAD' data-ref="llvm::ISD::LOAD" data-ref-filename="llvm..ISD..LOAD">LOAD</a>),<i>// -&gt;789</i></td></tr>
<tr><th id="384">384</th><td><i>/*   581*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="385">385</th><td><i>/*   582*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'ld' chained node</i></td></tr>
<tr><th id="386">386</th><td><i>/*   583*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>39</var>, <i>/*-&gt;624*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="387">387</th><td><i>/*   585*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $memri</i></td></tr>
<tr><th id="388">388</th><td><i>/*   586*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="389">389</th><td><i>/*   588*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="390">390</th><td><i>/*   590*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;607</i></td></tr>
<tr><th id="391">391</th><td><i>/*   593*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="392">392</th><td><i>/*   595*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectAddr:$memri #2 #3</i></td></tr>
<tr><th id="393">393</th><td><i>/*   598*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="394">394</th><td><i>/*   599*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDDRdPtrQ &amp; 255, unsigned(AVR::LDDRdPtrQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDDRdPtrQ" title='llvm::AVR::LDDRdPtrQ' data-ref="llvm::AVR::LDDRdPtrQ" data-ref-filename="llvm..AVR..LDDRdPtrQ">LDDRdPtrQ</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="395">395</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="396">396</th><td>              <i>// Src: (ld:{ *:[i8] } addr:{ *:[iPTR] }:$memri)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="397">397</th><td><i>              // Dst: (LDDRdPtrQ:{ *:[i8] } addr:{ *:[iPTR] }:$memri)</i></td></tr>
<tr><th id="398">398</th><td><i>/*   607*/</i>   <i>/*SwitchType*/</i> <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;623</i></td></tr>
<tr><th id="399">399</th><td><i>/*   609*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="400">400</th><td><i>/*   611*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckComplexPat" title='llvm::SelectionDAGISel::OPC_CheckComplexPat' data-ref="llvm::SelectionDAGISel::OPC_CheckComplexPat" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckComplexPat">OPC_CheckComplexPat</a>, <i>/*CP*/</i><var>0</var>, <i>/*#*/</i><var>1</var>, <i>// SelectAddr:$memri #2 #3</i></td></tr>
<tr><th id="401">401</th><td><i>/*   614*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="402">402</th><td><i>/*   615*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDDWRdPtrQ &amp; 255, unsigned(AVR::LDDWRdPtrQ) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDDWRdPtrQ" title='llvm::AVR::LDDWRdPtrQ' data-ref="llvm::AVR::LDDWRdPtrQ" data-ref-filename="llvm..AVR..LDDWRdPtrQ">LDDWRdPtrQ</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="403">403</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>2</var>, <var>3</var>, </td></tr>
<tr><th id="404">404</th><td>              <i>// Src: (ld:{ *:[i16] } addr:{ *:[iPTR] }:$memri)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 13</i></td></tr>
<tr><th id="405">405</th><td><i>              // Dst: (LDDWRdPtrQ:{ *:[i16] } addr:{ *:[iPTR] }:$memri)</i></td></tr>
<tr><th id="406">406</th><td><i>/*   623*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="407">407</th><td><i>/*   624*/</i>  <i>/*Scope*/</i> <var>37</var>, <i>/*-&gt;662*/</i></td></tr>
<tr><th id="408">408</th><td><i>/*   625*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="409">409</th><td><i>/*   626*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),</td></tr>
<tr><th id="410">410</th><td><i>/*   629*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $dst</i></td></tr>
<tr><th id="411">411</th><td><i>/*   630*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="412">412</th><td><i>/*   631*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="413">413</th><td><i>/*   634*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="414">414</th><td><i>/*   635*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="415">415</th><td><i>/*   636*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="416">416</th><td><i>/*   638*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="417">417</th><td><i>/*   640*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;651</i></td></tr>
<tr><th id="418">418</th><td><i>/*   643*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="419">419</th><td><i>/*   644*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDSRdK &amp; 255, unsigned(AVR::LDSRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDSRdK" title='llvm::AVR::LDSRdK' data-ref="llvm::AVR::LDSRdK" data-ref-filename="llvm..AVR..LDSRdK">LDSRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="420">420</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="421">421</th><td>              <i>// Src: (ld:{ *:[i8] } (AVRWrapper:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$dst))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="422">422</th><td><i>              // Dst: (LDSRdK:{ *:[i8] } (tglobaladdr:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="423">423</th><td><i>/*   651*/</i>   <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;661</i></td></tr>
<tr><th id="424">424</th><td><i>/*   653*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="425">425</th><td><i>/*   654*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDSWRdK &amp; 255, unsigned(AVR::LDSWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDSWRdK" title='llvm::AVR::LDSWRdK' data-ref="llvm::AVR::LDSWRdK" data-ref-filename="llvm..AVR..LDSWRdK">LDSWRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="426">426</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="427">427</th><td>              <i>// Src: (ld:{ *:[i16] } (AVRWrapper:{ *:[iPTR] } (tglobaladdr:{ *:[iPTR] }):$dst))&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 10</i></td></tr>
<tr><th id="428">428</th><td><i>              // Dst: (LDSWRdK:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="429">429</th><td><i>/*   661*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="430">430</th><td><i>/*   662*/</i>  <i>/*Scope*/</i> <var>125</var>, <i>/*-&gt;788*/</i></td></tr>
<tr><th id="431">431</th><td><i>/*   663*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="432">432</th><td><i>/*   664*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>88</var>, <i>/*-&gt;754*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="433">433</th><td><i>/*   666*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="434">434</th><td><i>/*   667*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="435">435</th><td><i>/*   670*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>22</var>, <i>/*-&gt;694*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="436">436</th><td><i>/*   672*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>7</var>, <i>// Predicate_ioaddr8</i></td></tr>
<tr><th id="437">437</th><td><i>/*   674*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="438">438</th><td><i>/*   675*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="439">439</th><td><i>/*   677*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="440">440</th><td><i>/*   679*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="441">441</th><td><i>/*   681*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="442">442</th><td><i>/*   682*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="443">443</th><td><i>/*   684*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="444">444</th><td><i>/*   687*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::INRdA &amp; 255, unsigned(AVR::INRdA) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::INRdA" title='llvm::AVR::INRdA' data-ref="llvm::AVR::INRdA" data-ref-filename="llvm..AVR..INRdA">INRdA</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="445">445</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>, </td></tr>
<tr><th id="446">446</th><td>               <i>// Src: (ld:{ *:[i8] } (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_ioaddr8&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 8</i></td></tr>
<tr><th id="447">447</th><td><i>               // Dst: (INRdA:{ *:[i8] } (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$src))</i></td></tr>
<tr><th id="448">448</th><td><i>/*   694*/</i>    <i>/*Scope*/</i> <var>22</var>, <i>/*-&gt;717*/</i></td></tr>
<tr><th id="449">449</th><td><i>/*   695*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>10</var>, <i>// Predicate_ioaddr16</i></td></tr>
<tr><th id="450">450</th><td><i>/*   697*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="451">451</th><td><i>/*   698*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="452">452</th><td><i>/*   700*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="453">453</th><td><i>/*   702*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="454">454</th><td><i>/*   704*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="455">455</th><td><i>/*   705*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="456">456</th><td><i>/*   707*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>0</var>, <var>2</var>, <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="457">457</th><td><i>/*   710*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::INWRdA &amp; 255, unsigned(AVR::INWRdA) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::INWRdA" title='llvm::AVR::INWRdA' data-ref="llvm::AVR::INWRdA" data-ref-filename="llvm..AVR..INWRdA">INWRdA</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="458">458</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>3</var>, </td></tr>
<tr><th id="459">459</th><td>               <i>// Src: (ld:{ *:[i16] } (imm:{ *:[iPTR] })&lt;&lt;P:Predicate_ioaddr16&gt;&gt;&lt;&lt;X:ioaddr_XFORM&gt;&gt;:$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 8</i></td></tr>
<tr><th id="460">460</th><td><i>               // Dst: (INWRdA:{ *:[i16] } (ioaddr_XFORM:{ *:[i8] } (imm:{ *:[iPTR] }):$src))</i></td></tr>
<tr><th id="461">461</th><td><i>/*   717*/</i>    <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;753*/</i></td></tr>
<tr><th id="462">462</th><td><i>/*   718*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="463">463</th><td><i>/*   719*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="464">464</th><td><i>/*   721*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="465">465</th><td><i>/*   723*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;738</i></td></tr>
<tr><th id="466">466</th><td><i>/*   726*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="467">467</th><td><i>/*   728*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="468">468</th><td><i>/*   729*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="469">469</th><td><i>/*   731*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDSRdK &amp; 255, unsigned(AVR::LDSRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDSRdK" title='llvm::AVR::LDSRdK' data-ref="llvm::AVR::LDSRdK" data-ref-filename="llvm..AVR..LDSRdK">LDSRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="470">470</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="471">471</th><td>                <i>// Src: (ld:{ *:[i8] } (imm:{ *:[iPTR] }):$k)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="472">472</th><td><i>                // Dst: (LDSRdK:{ *:[i8] } (imm:{ *:[i16] }):$k)</i></td></tr>
<tr><th id="473">473</th><td><i>/*   738*/</i>     <i>/*SwitchType*/</i> <var>12</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;752</i></td></tr>
<tr><th id="474">474</th><td><i>/*   740*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="475">475</th><td><i>/*   742*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="476">476</th><td><i>/*   743*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="477">477</th><td><i>/*   745*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDSWRdK &amp; 255, unsigned(AVR::LDSWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDSWRdK" title='llvm::AVR::LDSWRdK' data-ref="llvm::AVR::LDSWRdK" data-ref-filename="llvm..AVR..LDSWRdK">LDSWRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="478">478</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="479">479</th><td>                <i>// Src: (ld:{ *:[i16] } (imm:{ *:[iPTR] }):$src)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 7</i></td></tr>
<tr><th id="480">480</th><td><i>                // Dst: (LDSWRdK:{ *:[i16] } (imm:{ *:[i16] }):$src)</i></td></tr>
<tr><th id="481">481</th><td><i>/*   752*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="482">482</th><td><i>/*   753*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="483">483</th><td><i>/*   754*/</i>   <i>/*Scope*/</i> <var>32</var>, <i>/*-&gt;787*/</i></td></tr>
<tr><th id="484">484</th><td><i>/*   755*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="485">485</th><td><i>/*   757*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>1</var>, <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="486">486</th><td><i>/*   759*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>2</var>, <i>// Predicate_load</i></td></tr>
<tr><th id="487">487</th><td><i>/*   761*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;774</i></td></tr>
<tr><th id="488">488</th><td><i>/*   764*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="489">489</th><td><i>/*   766*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="490">490</th><td><i>/*   767*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDRdPtr &amp; 255, unsigned(AVR::LDRdPtr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDRdPtr" title='llvm::AVR::LDRdPtr' data-ref="llvm::AVR::LDRdPtr" data-ref-filename="llvm..AVR..LDRdPtr">LDRdPtr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="491">491</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="492">492</th><td>               <i>// Src: (ld:{ *:[i8] } i16:{ *:[i16] }:$ptrreg)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="493">493</th><td><i>               // Dst: (LDRdPtr:{ *:[i8] } i16:{ *:[i16] }:$ptrreg)</i></td></tr>
<tr><th id="494">494</th><td><i>/*   774*/</i>    <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;786</i></td></tr>
<tr><th id="495">495</th><td><i>/*   776*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>0</var>, <i>// (Subtarget-&gt;hasSRAM())</i></td></tr>
<tr><th id="496">496</th><td><i>/*   778*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="497">497</th><td><i>/*   779*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDWRdPtr &amp; 255, unsigned(AVR::LDWRdPtr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDWRdPtr" title='llvm::AVR::LDWRdPtr' data-ref="llvm::AVR::LDWRdPtr" data-ref-filename="llvm..AVR..LDWRdPtr">LDWRdPtr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="498">498</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="499">499</th><td>               <i>// Src: (ld:{ *:[i16] } i16:{ *:[i16] }:$ptrreg)&lt;&lt;P:Predicate_unindexedload&gt;&gt;&lt;&lt;P:Predicate_load&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="500">500</th><td><i>               // Dst: (LDWRdPtr:{ *:[i16] } i16:{ *:[i16] }:$ptrreg)</i></td></tr>
<tr><th id="501">501</th><td><i>/*   786*/</i>    <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="502">502</th><td><i>/*   787*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="503">503</th><td><i>/*   788*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="504">504</th><td><i>/*   789*/</i> <i>/*SwitchOpcode*/</i> <var>22</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_START &amp; 255, unsigned(ISD::CALLSEQ_START) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_START" title='llvm::ISD::CALLSEQ_START' data-ref="llvm::ISD::CALLSEQ_START" data-ref-filename="llvm..ISD..CALLSEQ_START">CALLSEQ_START</a>),<i>// -&gt;814</i></td></tr>
<tr><th id="505">505</th><td><i>/*   792*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRcallseq_start' chained node</i></td></tr>
<tr><th id="506">506</th><td><i>/*   793*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt</i></td></tr>
<tr><th id="507">507</th><td><i>/*   794*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="508">508</th><td><i>/*   795*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="509">509</th><td><i>/*   798*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="510">510</th><td><i>/*   799*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="511">511</th><td><i>/*   800*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="512">512</th><td><i>/*   801*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="513">513</th><td><i>/*   804*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="514">514</th><td><i>/*   805*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="515">515</th><td><i>/*   806*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::ADJCALLSTACKDOWN &amp; 255, unsigned(AVR::ADJCALLSTACKDOWN) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADJCALLSTACKDOWN" title='llvm::AVR::ADJCALLSTACKDOWN' data-ref="llvm::AVR::ADJCALLSTACKDOWN" data-ref-filename="llvm..AVR..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="516">516</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="517">517</th><td>            <i>// Src: (AVRcallseq_start (timm:{ *:[i16] }):$amt, (timm:{ *:[i16] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="518">518</th><td><i>            // Dst: (ADJCALLSTACKDOWN:{ *:[i16] } (timm:{ *:[i16] }):$amt, (timm:{ *:[i16] }):$amt2)</i></td></tr>
<tr><th id="519">519</th><td><i>/*   814*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="ISD::CALLSEQ_END &amp; 255, unsigned(ISD::CALLSEQ_END) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CALLSEQ_END" title='llvm::ISD::CALLSEQ_END' data-ref="llvm::ISD::CALLSEQ_END" data-ref-filename="llvm..ISD..CALLSEQ_END">CALLSEQ_END</a>),<i>// -&gt;840</i></td></tr>
<tr><th id="520">520</th><td><i>/*   817*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRcallseq_end' chained node</i></td></tr>
<tr><th id="521">521</th><td><i>/*   818*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="522">522</th><td><i>/*   819*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $amt1</i></td></tr>
<tr><th id="523">523</th><td><i>/*   820*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="524">524</th><td><i>/*   821*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="525">525</th><td><i>/*   824*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="526">526</th><td><i>/*   825*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $amt2</i></td></tr>
<tr><th id="527">527</th><td><i>/*   826*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="528">528</th><td><i>/*   827*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="529">529</th><td><i>/*   830*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="530">530</th><td><i>/*   831*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="531">531</th><td><i>/*   832*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::ADJCALLSTACKUP &amp; 255, unsigned(AVR::ADJCALLSTACKUP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADJCALLSTACKUP" title='llvm::AVR::ADJCALLSTACKUP' data-ref="llvm::AVR::ADJCALLSTACKUP" data-ref-filename="llvm..AVR..ADJCALLSTACKUP">ADJCALLSTACKUP</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="532">532</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="533">533</th><td>            <i>// Src: (AVRcallseq_end (timm:{ *:[i16] }):$amt1, (timm:{ *:[i16] }):$amt2) - Complexity = 9</i></td></tr>
<tr><th id="534">534</th><td><i>            // Dst: (ADJCALLSTACKUP:{ *:[i16] } (timm:{ *:[i16] }):$amt1, (timm:{ *:[i16] }):$amt2)</i></td></tr>
<tr><th id="535">535</th><td><i>/*   840*/</i> <i>/*SwitchOpcode*/</i> <var>17</var>, <a class="macro" href="#55" title="ISD::ATOMIC_FENCE &amp; 255, unsigned(ISD::ATOMIC_FENCE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_FENCE" title='llvm::ISD::ATOMIC_FENCE' data-ref="llvm::ISD::ATOMIC_FENCE" data-ref-filename="llvm..ISD..ATOMIC_FENCE">ATOMIC_FENCE</a>),<i>// -&gt;860</i></td></tr>
<tr><th id="536">536</th><td><i>/*   843*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_fence' chained node</i></td></tr>
<tr><th id="537">537</th><td><i>/*   844*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="538">538</th><td><i>/*   845*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="539">539</th><td><i>/*   848*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="540">540</th><td><i>/*   849*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="541">541</th><td><i>/*   850*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetConstant &amp; 255, unsigned(ISD::TargetConstant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetConstant" title='llvm::ISD::TargetConstant' data-ref="llvm::ISD::TargetConstant" data-ref-filename="llvm..ISD..TargetConstant">TargetConstant</a>),</td></tr>
<tr><th id="542">542</th><td><i>/*   853*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="543">543</th><td><i>/*   854*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="544">544</th><td><i>/*   855*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::AtomicFence &amp; 255, unsigned(AVR::AtomicFence) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicFence" title='llvm::AVR::AtomicFence' data-ref="llvm::AVR::AtomicFence" data-ref-filename="llvm..AVR..AtomicFence">AtomicFence</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="545">545</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="546">546</th><td>            <i>// Src: (atomic_fence (timm:{ *:[iPTR] }), (timm:{ *:[iPTR] })) - Complexity = 9</i></td></tr>
<tr><th id="547">547</th><td><i>            // Dst: (AtomicFence)</i></td></tr>
<tr><th id="548">548</th><td><i>/*   860*/</i> <i>/*SwitchOpcode*/</i> <var>72</var>|<var>128</var>,<var>1</var><i>/*200*/</i>, <a class="macro" href="#55" title="ISD::ADD &amp; 255, unsigned(ISD::ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>),<i>// -&gt;1064</i></td></tr>
<tr><th id="549">549</th><td><i>/*   864*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>23</var>, <i>/*-&gt;889*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="550">550</th><td><i>/*   866*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="551">551</th><td><i>/*   867*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="552">552</th><td><i>/*   868*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),</td></tr>
<tr><th id="553">553</th><td><i>/*   871*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="554">554</th><td><i>/*   872*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="555">555</th><td><i>/*   873*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="556">556</th><td><i>/*   876*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="557">557</th><td><i>/*   877*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="558">558</th><td><i>/*   878*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="559">559</th><td><i>/*   880*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="560">560</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="561">561</th><td>             <i>// Src: (add:{ *:[i16] } i16:{ *:[i16] }:$src, (AVRWrapper:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$src2)) - Complexity = 9</i></td></tr>
<tr><th id="562">562</th><td><i>             // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (tglobaladdr:{ *:[i16] }):$src2)</i></td></tr>
<tr><th id="563">563</th><td><i>/*   889*/</i>  <i>/*Scope*/</i> <var>23</var>, <i>/*-&gt;913*/</i></td></tr>
<tr><th id="564">564</th><td><i>/*   890*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="565">565</th><td><i>/*   891*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),</td></tr>
<tr><th id="566">566</th><td><i>/*   894*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src2</i></td></tr>
<tr><th id="567">567</th><td><i>/*   895*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="568">568</th><td><i>/*   896*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),</td></tr>
<tr><th id="569">569</th><td><i>/*   899*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="570">570</th><td><i>/*   900*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="571">571</th><td><i>/*   901*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src</i></td></tr>
<tr><th id="572">572</th><td><i>/*   902*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="573">573</th><td><i>/*   904*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="574">574</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, </td></tr>
<tr><th id="575">575</th><td>             <i>// Src: (add:{ *:[i16] } (AVRWrapper:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$src2), i16:{ *:[i16] }:$src) - Complexity = 9</i></td></tr>
<tr><th id="576">576</th><td><i>             // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (tglobaladdr:{ *:[i16] }):$src2)</i></td></tr>
<tr><th id="577">577</th><td><i>/*   913*/</i>  <i>/*Scope*/</i> <var>20</var>|<var>128</var>,<var>1</var><i>/*148*/</i>, <i>/*-&gt;1063*/</i></td></tr>
<tr><th id="578">578</th><td><i>/*   915*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="579">579</th><td><i>/*   916*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;930*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="580">580</th><td><i>/*   918*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="581">581</th><td><i>/*   920*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="582">582</th><td><i>/*   922*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::INCRd &amp; 255, unsigned(AVR::INCRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::INCRd" title='llvm::AVR::INCRd' data-ref="llvm::AVR::INCRd" data-ref-filename="llvm..AVR..INCRd">INCRd</a>), <var>0</var>,</td></tr>
<tr><th id="583">583</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="584">584</th><td>              <i>// Src: (add:{ *:[i8] } i8:{ *:[i8] }:$src, 1:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="585">585</th><td><i>              // Dst: (INCRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="586">586</th><td><i>/*   930*/</i>   <i>/*Scope*/</i> <var>21</var>, <i>/*-&gt;952*/</i></td></tr>
<tr><th id="587">587</th><td><i>/*   931*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="588">588</th><td><i>/*   942*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="589">589</th><td><i>/*   944*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::DECRd &amp; 255, unsigned(AVR::DECRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::DECRd" title='llvm::AVR::DECRd' data-ref="llvm::AVR::DECRd" data-ref-filename="llvm..AVR..DECRd">DECRd</a>), <var>0</var>,</td></tr>
<tr><th id="590">590</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="591">591</th><td>              <i>// Src: (add:{ *:[i8] } i8:{ *:[i8] }:$src, -1:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="592">592</th><td><i>              // Dst: (DECRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="593">593</th><td><i>/*   952*/</i>   <i>/*Scope*/</i> <var>109</var>, <i>/*-&gt;1062*/</i></td></tr>
<tr><th id="594">594</th><td><i>/*   953*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="595">595</th><td><i>/*   954*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>81</var>, <i>/*-&gt;1037*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="596">596</th><td><i>/*   956*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="597">597</th><td><i>/*   957*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="598">598</th><td><i>/*   960*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>18</var>, <i>/*-&gt;980*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="599">599</th><td><i>/*   962*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_uimm6</i></td></tr>
<tr><th id="600">600</th><td><i>/*   964*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="601">601</th><td><i>/*   965*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="602">602</th><td><i>/*   967*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>1</var>, <i>// (Subtarget-&gt;hasADDSUBIW())</i></td></tr>
<tr><th id="603">603</th><td><i>/*   969*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="604">604</th><td><i>/*   971*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADIWRdK &amp; 255, unsigned(AVR::ADIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADIWRdK" title='llvm::AVR::ADIWRdK' data-ref="llvm::AVR::ADIWRdK" data-ref-filename="llvm..AVR..ADIWRdK">ADIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="605">605</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="606">606</th><td>                <i>// Src: (add:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] })&lt;&lt;P:Predicate_uimm6&gt;&gt;:$k) - Complexity = 7</i></td></tr>
<tr><th id="607">607</th><td><i>                // Dst: (ADIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$k)</i></td></tr>
<tr><th id="608">608</th><td><i>/*   980*/</i>     <i>/*Scope*/</i> <var>19</var>, <i>/*-&gt;1000*/</i></td></tr>
<tr><th id="609">609</th><td><i>/*   981*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>12</var>, <i>// Predicate_imm0_63_neg</i></td></tr>
<tr><th id="610">610</th><td><i>/*   983*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="611">611</th><td><i>/*   984*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="612">612</th><td><i>/*   986*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="613">613</th><td><i>/*   988*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>2</var>, <i>// imm16_neg_XFORM</i></td></tr>
<tr><th id="614">614</th><td><i>/*   991*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBIWRdK &amp; 255, unsigned(AVR::SBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBIWRdK" title='llvm::AVR::SBIWRdK' data-ref="llvm::AVR::SBIWRdK" data-ref-filename="llvm..AVR..SBIWRdK">SBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="615">615</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="616">616</th><td>                <i>// Src: (add:{ *:[i16] } i16:{ *:[i16] }:$src1, (imm:{ *:[i16] })&lt;&lt;P:Predicate_imm0_63_neg&gt;&gt;&lt;&lt;X:imm16_neg_XFORM&gt;&gt;:$src2) - Complexity = 7</i></td></tr>
<tr><th id="617">617</th><td><i>                // Dst: (SBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src1, (imm16_neg_XFORM:{ *:[i16] } (imm:{ *:[i16] })&lt;&lt;P:Predicate_imm0_63_neg&gt;&gt;:$src2))</i></td></tr>
<tr><th id="618">618</th><td><i>/*  1000*/</i>     <i>/*Scope*/</i> <var>35</var>, <i>/*-&gt;1036*/</i></td></tr>
<tr><th id="619">619</th><td><i>/*  1001*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="620">620</th><td><i>/*  1002*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1019</i></td></tr>
<tr><th id="621">621</th><td><i>/*  1005*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="622">622</th><td><i>/*  1007*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>2</var>, <i>// imm16_neg_XFORM</i></td></tr>
<tr><th id="623">623</th><td><i>/*  1010*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="624">624</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="625">625</th><td>                 <i>// Src: (add:{ *:[i16] } i16:{ *:[i16] }:$src1, (imm:{ *:[i16] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="626">626</th><td><i>                 // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src1, (imm16_neg_XFORM:{ *:[i16] } (imm:{ *:[i16] }):$src2))</i></td></tr>
<tr><th id="627">627</th><td><i>/*  1019*/</i>      <i>/*SwitchType*/</i> <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1035</i></td></tr>
<tr><th id="628">628</th><td><i>/*  1021*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="629">629</th><td><i>/*  1023*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>4</var>, <var>2</var>, <i>// imm8_neg_XFORM</i></td></tr>
<tr><th id="630">630</th><td><i>/*  1026*/</i>       <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIRdK &amp; 255, unsigned(AVR::SUBIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIRdK" title='llvm::AVR::SUBIRdK' data-ref="llvm::AVR::SUBIRdK" data-ref-filename="llvm..AVR..SUBIRdK">SUBIRdK</a>), <var>0</var>,</td></tr>
<tr><th id="631">631</th><td>                     <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="632">632</th><td>                 <i>// Src: (add:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm:{ *:[i8] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="633">633</th><td><i>                 // Dst: (SUBIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm8_neg_XFORM:{ *:[i8] } (imm:{ *:[i8] }):$src2))</i></td></tr>
<tr><th id="634">634</th><td><i>/*  1035*/</i>      <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="635">635</th><td><i>/*  1036*/</i>     <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="636">636</th><td><i>/*  1037*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1049*/</i></td></tr>
<tr><th id="637">637</th><td><i>/*  1038*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="638">638</th><td><i>/*  1040*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADDRdRr &amp; 255, unsigned(AVR::ADDRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDRdRr" title='llvm::AVR::ADDRdRr' data-ref="llvm::AVR::ADDRdRr" data-ref-filename="llvm..AVR..ADDRdRr">ADDRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="639">639</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="640">640</th><td>               <i>// Src: (add:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="641">641</th><td><i>               // Dst: (ADDRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="642">642</th><td><i>/*  1049*/</i>    <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1061*/</i></td></tr>
<tr><th id="643">643</th><td><i>/*  1050*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="644">644</th><td><i>/*  1052*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADDWRdRr &amp; 255, unsigned(AVR::ADDWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDWRdRr" title='llvm::AVR::ADDWRdRr' data-ref="llvm::AVR::ADDWRdRr" data-ref-filename="llvm..AVR..ADDWRdRr">ADDWRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="645">645</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="646">646</th><td>               <i>// Src: (add:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="647">647</th><td><i>               // Dst: (ADDWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="648">648</th><td><i>/*  1061*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="649">649</th><td><i>/*  1062*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="650">650</th><td><i>/*  1063*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="651">651</th><td><i>/*  1064*/</i> <i>/*SwitchOpcode*/</i> <var>63</var>, <a class="macro" href="#55" title="ISD::XOR &amp; 255, unsigned(ISD::XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),<i>// -&gt;1130</i></td></tr>
<tr><th id="652">652</th><td><i>/*  1067*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="653">653</th><td><i>/*  1068*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>33</var>, <i>/*-&gt;1103*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="654">654</th><td><i>/*  1070*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>127</var>|<var>128</var>,<var>1</var><i>/*18446744073709551615*/</i>, </td></tr>
<tr><th id="655">655</th><td><i>/*  1081*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1092</i></td></tr>
<tr><th id="656">656</th><td><i>/*  1084*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::COMRd &amp; 255, unsigned(AVR::COMRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::COMRd" title='llvm::AVR::COMRd' data-ref="llvm::AVR::COMRd" data-ref-filename="llvm..AVR..COMRd">COMRd</a>), <var>0</var>,</td></tr>
<tr><th id="657">657</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="658">658</th><td>              <i>// Src: (xor:{ *:[i8] } i8:{ *:[i8] }:$src, -1:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="659">659</th><td><i>              // Dst: (COMRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="660">660</th><td><i>/*  1092*/</i>   <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1102</i></td></tr>
<tr><th id="661">661</th><td><i>/*  1094*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::COMWRd &amp; 255, unsigned(AVR::COMWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::COMWRd" title='llvm::AVR::COMWRd' data-ref="llvm::AVR::COMWRd" data-ref-filename="llvm..AVR..COMWRd">COMWRd</a>), <var>0</var>,</td></tr>
<tr><th id="662">662</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="663">663</th><td>              <i>// Src: (xor:{ *:[i16] } i16:{ *:[i16] }:$src, -1:{ *:[i16] }) - Complexity = 8</i></td></tr>
<tr><th id="664">664</th><td><i>              // Dst: (COMWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="665">665</th><td><i>/*  1102*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="666">666</th><td><i>/*  1103*/</i>  <i>/*Scope*/</i> <var>25</var>, <i>/*-&gt;1129*/</i></td></tr>
<tr><th id="667">667</th><td><i>/*  1104*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="668">668</th><td><i>/*  1105*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1117</i></td></tr>
<tr><th id="669">669</th><td><i>/*  1108*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::EORRdRr &amp; 255, unsigned(AVR::EORRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EORRdRr" title='llvm::AVR::EORRdRr' data-ref="llvm::AVR::EORRdRr" data-ref-filename="llvm..AVR..EORRdRr">EORRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="670">670</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="671">671</th><td>              <i>// Src: (xor:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="672">672</th><td><i>              // Dst: (EORRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="673">673</th><td><i>/*  1117*/</i>   <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1128</i></td></tr>
<tr><th id="674">674</th><td><i>/*  1119*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::EORWRdRr &amp; 255, unsigned(AVR::EORWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::EORWRdRr" title='llvm::AVR::EORWRdRr' data-ref="llvm::AVR::EORWRdRr" data-ref-filename="llvm..AVR..EORWRdRr">EORWRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="675">675</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="676">676</th><td>              <i>// Src: (xor:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="677">677</th><td><i>              // Dst: (EORWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="678">678</th><td><i>/*  1128*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="679">679</th><td><i>/*  1129*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="680">680</th><td><i>/*  1130*/</i> <i>/*SwitchOpcode*/</i> <var>113</var>, <a class="macro" href="#55" title="ISD::SUB &amp; 255, unsigned(ISD::SUB) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUB" title='llvm::ISD::SUB' data-ref="llvm::ISD::SUB" data-ref-filename="llvm..ISD..SUB">SUB</a>),<i>// -&gt;1246</i></td></tr>
<tr><th id="681">681</th><td><i>/*  1133*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>25</var>, <i>/*-&gt;1160*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="682">682</th><td><i>/*  1135*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Integer" title='llvm::SelectionDAGISel::OPC_CheckChild0Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Integer">OPC_CheckChild0Integer</a>, <var>0</var>, </td></tr>
<tr><th id="683">683</th><td><i>/*  1137*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="684">684</th><td><i>/*  1138*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1149</i></td></tr>
<tr><th id="685">685</th><td><i>/*  1141*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::NEGRd &amp; 255, unsigned(AVR::NEGRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::NEGRd" title='llvm::AVR::NEGRd' data-ref="llvm::AVR::NEGRd" data-ref-filename="llvm..AVR..NEGRd">NEGRd</a>), <var>0</var>,</td></tr>
<tr><th id="686">686</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="687">687</th><td>              <i>// Src: (sub:{ *:[i8] } 0:{ *:[i8] }, i8:{ *:[i8] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="688">688</th><td><i>              // Dst: (NEGRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="689">689</th><td><i>/*  1149*/</i>   <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1159</i></td></tr>
<tr><th id="690">690</th><td><i>/*  1151*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::NEGWRd &amp; 255, unsigned(AVR::NEGWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::NEGWRd" title='llvm::AVR::NEGWRd' data-ref="llvm::AVR::NEGWRd" data-ref-filename="llvm..AVR..NEGWRd">NEGWRd</a>), <var>0</var>,</td></tr>
<tr><th id="691">691</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="692">692</th><td>              <i>// Src: (sub:{ *:[i16] } 0:{ *:[i16] }, i16:{ *:[i16] }:$src) - Complexity = 8</i></td></tr>
<tr><th id="693">693</th><td><i>              // Dst: (NEGWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="694">694</th><td><i>/*  1159*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="695">695</th><td><i>/*  1160*/</i>  <i>/*Scope*/</i> <var>84</var>, <i>/*-&gt;1245*/</i></td></tr>
<tr><th id="696">696</th><td><i>/*  1161*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="697">697</th><td><i>/*  1162*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="698">698</th><td><i>/*  1163*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>55</var>, <i>/*-&gt;1220*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="699">699</th><td><i>/*  1165*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="700">700</th><td><i>/*  1166*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="701">701</th><td><i>/*  1169*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>18</var>, <i>/*-&gt;1189*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="702">702</th><td><i>/*  1171*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>11</var>, <i>// Predicate_uimm6</i></td></tr>
<tr><th id="703">703</th><td><i>/*  1173*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="704">704</th><td><i>/*  1174*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="705">705</th><td><i>/*  1176*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>1</var>, <i>// (Subtarget-&gt;hasADDSUBIW())</i></td></tr>
<tr><th id="706">706</th><td><i>/*  1178*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="707">707</th><td><i>/*  1180*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBIWRdK &amp; 255, unsigned(AVR::SBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBIWRdK" title='llvm::AVR::SBIWRdK' data-ref="llvm::AVR::SBIWRdK" data-ref-filename="llvm..AVR..SBIWRdK">SBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="708">708</th><td>                   <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="709">709</th><td>               <i>// Src: (sub:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] })&lt;&lt;P:Predicate_uimm6&gt;&gt;:$k) - Complexity = 7</i></td></tr>
<tr><th id="710">710</th><td><i>               // Dst: (SBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$k)</i></td></tr>
<tr><th id="711">711</th><td><i>/*  1189*/</i>    <i>/*Scope*/</i> <var>29</var>, <i>/*-&gt;1219*/</i></td></tr>
<tr><th id="712">712</th><td><i>/*  1190*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="713">713</th><td><i>/*  1191*/</i>     <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1205</i></td></tr>
<tr><th id="714">714</th><td><i>/*  1194*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="715">715</th><td><i>/*  1196*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIRdK &amp; 255, unsigned(AVR::SUBIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIRdK" title='llvm::AVR::SUBIRdK' data-ref="llvm::AVR::SUBIRdK" data-ref-filename="llvm..AVR..SUBIRdK">SUBIRdK</a>), <var>0</var>,</td></tr>
<tr><th id="716">716</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="717">717</th><td>                <i>// Src: (sub:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="718">718</th><td><i>                // Dst: (SUBIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="719">719</th><td><i>/*  1205*/</i>     <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1218</i></td></tr>
<tr><th id="720">720</th><td><i>/*  1207*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="721">721</th><td><i>/*  1209*/</i>      <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="722">722</th><td>                    <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="723">723</th><td>                <i>// Src: (sub:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr) - Complexity = 6</i></td></tr>
<tr><th id="724">724</th><td><i>                // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr)</i></td></tr>
<tr><th id="725">725</th><td><i>/*  1218*/</i>     <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="726">726</th><td><i>/*  1219*/</i>    <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="727">727</th><td><i>/*  1220*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1232*/</i></td></tr>
<tr><th id="728">728</th><td><i>/*  1221*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="729">729</th><td><i>/*  1223*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBRdRr &amp; 255, unsigned(AVR::SUBRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBRdRr" title='llvm::AVR::SUBRdRr' data-ref="llvm::AVR::SUBRdRr" data-ref-filename="llvm..AVR..SUBRdRr">SUBRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="730">730</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="731">731</th><td>              <i>// Src: (sub:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="732">732</th><td><i>              // Dst: (SUBRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="733">733</th><td><i>/*  1232*/</i>   <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1244*/</i></td></tr>
<tr><th id="734">734</th><td><i>/*  1233*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="735">735</th><td><i>/*  1235*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBWRdRr &amp; 255, unsigned(AVR::SUBWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBWRdRr" title='llvm::AVR::SUBWRdRr' data-ref="llvm::AVR::SUBWRdRr" data-ref-filename="llvm..AVR..SUBWRdRr">SUBWRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="736">736</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="737">737</th><td>              <i>// Src: (sub:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="738">738</th><td><i>              // Dst: (SUBWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="739">739</th><td><i>/*  1244*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="740">740</th><td><i>/*  1245*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="741">741</th><td><i>/*  1246*/</i> <i>/*SwitchOpcode*/</i> <var>90</var>, <a class="macro" href="#55" title="AVRISD::BRCOND &amp; 255, unsigned(AVRISD::BRCOND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::BRCOND" title='llvm::AVRISD::BRCOND' data-ref="llvm::AVRISD::BRCOND" data-ref-filename="llvm..AVRISD..BRCOND">BRCOND</a>),<i>// -&gt;1339</i></td></tr>
<tr><th id="742">742</th><td><i>/*  1249*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRbrcond' chained node</i></td></tr>
<tr><th id="743">743</th><td><i>/*  1250*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="744">744</th><td><i>/*  1251*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $target</i></td></tr>
<tr><th id="745">745</th><td><i>/*  1252*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="746">746</th><td><i>/*  1253*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="747">747</th><td><i>/*  1256*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="748">748</th><td><i>/*  1257*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>9</var>, <i>/*-&gt;1268*/</i> <i>// 8 children in Scope</i></td></tr>
<tr><th id="749">749</th><td><i>/*  1259*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>0</var>, </td></tr>
<tr><th id="750">750</th><td><i>/*  1261*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="751">751</th><td><i>/*  1262*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BREQk &amp; 255, unsigned(AVR::BREQk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BREQk" title='llvm::AVR::BREQk' data-ref="llvm::AVR::BREQk" data-ref-filename="llvm..AVR..BREQk">BREQk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="752">752</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="753">753</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 0:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="754">754</th><td><i>             // Dst: (BREQk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="755">755</th><td><i>/*  1268*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1278*/</i></td></tr>
<tr><th id="756">756</th><td><i>/*  1269*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>1</var>, </td></tr>
<tr><th id="757">757</th><td><i>/*  1271*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="758">758</th><td><i>/*  1272*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRNEk &amp; 255, unsigned(AVR::BRNEk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRNEk" title='llvm::AVR::BRNEk' data-ref="llvm::AVR::BRNEk" data-ref-filename="llvm..AVR..BRNEk">BRNEk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="759">759</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="760">760</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 1:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="761">761</th><td><i>             // Dst: (BRNEk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="762">762</th><td><i>/*  1278*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1288*/</i></td></tr>
<tr><th id="763">763</th><td><i>/*  1279*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>4</var>, </td></tr>
<tr><th id="764">764</th><td><i>/*  1281*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="765">765</th><td><i>/*  1282*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRSHk &amp; 255, unsigned(AVR::BRSHk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRSHk" title='llvm::AVR::BRSHk' data-ref="llvm::AVR::BRSHk" data-ref-filename="llvm..AVR..BRSHk">BRSHk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="766">766</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="767">767</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 4:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="768">768</th><td><i>             // Dst: (BRSHk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="769">769</th><td><i>/*  1288*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1298*/</i></td></tr>
<tr><th id="770">770</th><td><i>/*  1289*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>5</var>, </td></tr>
<tr><th id="771">771</th><td><i>/*  1291*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="772">772</th><td><i>/*  1292*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRLOk &amp; 255, unsigned(AVR::BRLOk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRLOk" title='llvm::AVR::BRLOk' data-ref="llvm::AVR::BRLOk" data-ref-filename="llvm..AVR..BRLOk">BRLOk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="773">773</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="774">774</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 5:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="775">775</th><td><i>             // Dst: (BRLOk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="776">776</th><td><i>/*  1298*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1308*/</i></td></tr>
<tr><th id="777">777</th><td><i>/*  1299*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>6</var>, </td></tr>
<tr><th id="778">778</th><td><i>/*  1301*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="779">779</th><td><i>/*  1302*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRMIk &amp; 255, unsigned(AVR::BRMIk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRMIk" title='llvm::AVR::BRMIk' data-ref="llvm::AVR::BRMIk" data-ref-filename="llvm..AVR..BRMIk">BRMIk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="780">780</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="781">781</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 6:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="782">782</th><td><i>             // Dst: (BRMIk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="783">783</th><td><i>/*  1308*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1318*/</i></td></tr>
<tr><th id="784">784</th><td><i>/*  1309*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>7</var>, </td></tr>
<tr><th id="785">785</th><td><i>/*  1311*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="786">786</th><td><i>/*  1312*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRPLk &amp; 255, unsigned(AVR::BRPLk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRPLk" title='llvm::AVR::BRPLk' data-ref="llvm::AVR::BRPLk" data-ref-filename="llvm..AVR..BRPLk">BRPLk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="787">787</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="788">788</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 7:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="789">789</th><td><i>             // Dst: (BRPLk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="790">790</th><td><i>/*  1318*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1328*/</i></td></tr>
<tr><th id="791">791</th><td><i>/*  1319*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>2</var>, </td></tr>
<tr><th id="792">792</th><td><i>/*  1321*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="793">793</th><td><i>/*  1322*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRGEk &amp; 255, unsigned(AVR::BRGEk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRGEk" title='llvm::AVR::BRGEk' data-ref="llvm::AVR::BRGEk" data-ref-filename="llvm..AVR..BRGEk">BRGEk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="794">794</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="795">795</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 2:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="796">796</th><td><i>             // Dst: (BRGEk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="797">797</th><td><i>/*  1328*/</i>  <i>/*Scope*/</i> <var>9</var>, <i>/*-&gt;1338*/</i></td></tr>
<tr><th id="798">798</th><td><i>/*  1329*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Integer" title='llvm::SelectionDAGISel::OPC_CheckChild2Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Integer">OPC_CheckChild2Integer</a>, <var>3</var>, </td></tr>
<tr><th id="799">799</th><td><i>/*  1331*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="800">800</th><td><i>/*  1332*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::BRLTk &amp; 255, unsigned(AVR::BRLTk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::BRLTk" title='llvm::AVR::BRLTk' data-ref="llvm::AVR::BRLTk" data-ref-filename="llvm..AVR..BRLTk">BRLTk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="801">801</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="802">802</th><td>             <i>// Src: (AVRbrcond (bb:{ *:[Other] }):$target, 3:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="803">803</th><td><i>             // Dst: (BRLTk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="804">804</th><td><i>/*  1338*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="805">805</th><td><i>/*  1339*/</i> <i>/*SwitchOpcode*/</i> <var>15</var>, <a class="macro" href="#55" title="ISD::SHL &amp; 255, unsigned(ISD::SHL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SHL" title='llvm::ISD::SHL' data-ref="llvm::ISD::SHL" data-ref-filename="llvm..ISD..SHL">SHL</a>),<i>// -&gt;1357</i></td></tr>
<tr><th id="806">806</th><td><i>/*  1342*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="807">807</th><td><i>/*  1343*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Integer" title='llvm::SelectionDAGISel::OPC_CheckChild1Integer' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Integer" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Integer">OPC_CheckChild1Integer</a>, <var>1</var>, </td></tr>
<tr><th id="808">808</th><td><i>/*  1345*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="809">809</th><td><i>/*  1347*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="810">810</th><td><i>/*  1349*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSLWRd &amp; 255, unsigned(AVR::LSLWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSLWRd" title='llvm::AVR::LSLWRd' data-ref="llvm::AVR::LSLWRd" data-ref-filename="llvm..AVR..LSLWRd">LSLWRd</a>), <var>0</var>,</td></tr>
<tr><th id="811">811</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="812">812</th><td>            <i>// Src: (shl:{ *:[i16] } i16:{ *:[i16] }:$src1, 1:{ *:[i8] }) - Complexity = 8</i></td></tr>
<tr><th id="813">813</th><td><i>            // Dst: (LSLWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src1)</i></td></tr>
<tr><th id="814">814</th><td><i>/*  1357*/</i> <i>/*SwitchOpcode*/</i> <var>63</var>, <a class="macro" href="#55" title="ISD::SUBE &amp; 255, unsigned(ISD::SUBE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUBE" title='llvm::ISD::SUBE' data-ref="llvm::ISD::SUBE" data-ref-filename="llvm..ISD..SUBE">SUBE</a>),<i>// -&gt;1423</i></td></tr>
<tr><th id="815">815</th><td><i>/*  1360*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="816">816</th><td><i>/*  1361*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="817">817</th><td><i>/*  1362*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="818">818</th><td><i>/*  1363*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>33</var>, <i>/*-&gt;1398*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="819">819</th><td><i>/*  1365*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="820">820</th><td><i>/*  1366*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="821">821</th><td><i>/*  1369*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="822">822</th><td><i>/*  1370*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1384</i></td></tr>
<tr><th id="823">823</th><td><i>/*  1373*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="824">824</th><td><i>/*  1375*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBCIRdK &amp; 255, unsigned(AVR::SBCIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCIRdK" title='llvm::AVR::SBCIRdK' data-ref="llvm::AVR::SBCIRdK" data-ref-filename="llvm..AVR..SBCIRdK">SBCIRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="825">825</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="826">826</th><td>              <i>// Src: (sube:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="827">827</th><td><i>              // Dst: (SBCIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="828">828</th><td><i>/*  1384*/</i>   <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1397</i></td></tr>
<tr><th id="829">829</th><td><i>/*  1386*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="830">830</th><td><i>/*  1388*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBCIWRdK &amp; 255, unsigned(AVR::SBCIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCIWRdK" title='llvm::AVR::SBCIWRdK' data-ref="llvm::AVR::SBCIWRdK" data-ref-filename="llvm..AVR..SBCIWRdK">SBCIWRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="831">831</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="832">832</th><td>              <i>// Src: (sube:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr) - Complexity = 6</i></td></tr>
<tr><th id="833">833</th><td><i>              // Dst: (SBCIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr)</i></td></tr>
<tr><th id="834">834</th><td><i>/*  1397*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="835">835</th><td><i>/*  1398*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1410*/</i></td></tr>
<tr><th id="836">836</th><td><i>/*  1399*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="837">837</th><td><i>/*  1401*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBCRdRr &amp; 255, unsigned(AVR::SBCRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCRdRr" title='llvm::AVR::SBCRdRr' data-ref="llvm::AVR::SBCRdRr" data-ref-filename="llvm..AVR..SBCRdRr">SBCRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="838">838</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="839">839</th><td>             <i>// Src: (sube:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="840">840</th><td><i>             // Dst: (SBCRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="841">841</th><td><i>/*  1410*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1422*/</i></td></tr>
<tr><th id="842">842</th><td><i>/*  1411*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="843">843</th><td><i>/*  1413*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBCWRdRr &amp; 255, unsigned(AVR::SBCWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCWRdRr" title='llvm::AVR::SBCWRdRr' data-ref="llvm::AVR::SBCWRdRr" data-ref-filename="llvm..AVR..SBCWRdRr">SBCWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="844">844</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="845">845</th><td>             <i>// Src: (sube:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="846">846</th><td><i>             // Dst: (SBCWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="847">847</th><td><i>/*  1422*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="848">848</th><td><i>/*  1423*/</i> <i>/*SwitchOpcode*/</i> <var>62</var>, <a class="macro" href="#55" title="ISD::AND &amp; 255, unsigned(ISD::AND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>),<i>// -&gt;1488</i></td></tr>
<tr><th id="849">849</th><td><i>/*  1426*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="850">850</th><td><i>/*  1427*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="851">851</th><td><i>/*  1428*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>33</var>, <i>/*-&gt;1463*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="852">852</th><td><i>/*  1430*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="853">853</th><td><i>/*  1431*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="854">854</th><td><i>/*  1434*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="855">855</th><td><i>/*  1435*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1449</i></td></tr>
<tr><th id="856">856</th><td><i>/*  1438*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="857">857</th><td><i>/*  1440*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ANDIRdK &amp; 255, unsigned(AVR::ANDIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDIRdK" title='llvm::AVR::ANDIRdK' data-ref="llvm::AVR::ANDIRdK" data-ref-filename="llvm..AVR..ANDIRdK">ANDIRdK</a>), <var>0</var>,</td></tr>
<tr><th id="858">858</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="859">859</th><td>              <i>// Src: (and:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="860">860</th><td><i>              // Dst: (ANDIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="861">861</th><td><i>/*  1449*/</i>   <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1462</i></td></tr>
<tr><th id="862">862</th><td><i>/*  1451*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="863">863</th><td><i>/*  1453*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ANDIWRdK &amp; 255, unsigned(AVR::ANDIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDIWRdK" title='llvm::AVR::ANDIWRdK' data-ref="llvm::AVR::ANDIWRdK" data-ref-filename="llvm..AVR..ANDIWRdK">ANDIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="864">864</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="865">865</th><td>              <i>// Src: (and:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="866">866</th><td><i>              // Dst: (ANDIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$k)</i></td></tr>
<tr><th id="867">867</th><td><i>/*  1462*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="868">868</th><td><i>/*  1463*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1475*/</i></td></tr>
<tr><th id="869">869</th><td><i>/*  1464*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="870">870</th><td><i>/*  1466*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ANDRdRr &amp; 255, unsigned(AVR::ANDRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDRdRr" title='llvm::AVR::ANDRdRr' data-ref="llvm::AVR::ANDRdRr" data-ref-filename="llvm..AVR..ANDRdRr">ANDRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="871">871</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="872">872</th><td>             <i>// Src: (and:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="873">873</th><td><i>             // Dst: (ANDRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="874">874</th><td><i>/*  1475*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1487*/</i></td></tr>
<tr><th id="875">875</th><td><i>/*  1476*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="876">876</th><td><i>/*  1478*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ANDWRdRr &amp; 255, unsigned(AVR::ANDWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDWRdRr" title='llvm::AVR::ANDWRdRr' data-ref="llvm::AVR::ANDWRdRr" data-ref-filename="llvm..AVR..ANDWRdRr">ANDWRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="877">877</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="878">878</th><td>             <i>// Src: (and:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="879">879</th><td><i>             // Dst: (ANDWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="880">880</th><td><i>/*  1487*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="881">881</th><td><i>/*  1488*/</i> <i>/*SwitchOpcode*/</i> <var>62</var>, <a class="macro" href="#55" title="ISD::OR &amp; 255, unsigned(ISD::OR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>),<i>// -&gt;1553</i></td></tr>
<tr><th id="882">882</th><td><i>/*  1491*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="883">883</th><td><i>/*  1492*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="884">884</th><td><i>/*  1493*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>33</var>, <i>/*-&gt;1528*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="885">885</th><td><i>/*  1495*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="886">886</th><td><i>/*  1496*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="887">887</th><td><i>/*  1499*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="888">888</th><td><i>/*  1500*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1514</i></td></tr>
<tr><th id="889">889</th><td><i>/*  1503*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="890">890</th><td><i>/*  1505*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ORIRdK &amp; 255, unsigned(AVR::ORIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORIRdK" title='llvm::AVR::ORIRdK' data-ref="llvm::AVR::ORIRdK" data-ref-filename="llvm..AVR..ORIRdK">ORIRdK</a>), <var>0</var>,</td></tr>
<tr><th id="891">891</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="892">892</th><td>              <i>// Src: (or:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="893">893</th><td><i>              // Dst: (ORIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="894">894</th><td><i>/*  1514*/</i>   <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1527</i></td></tr>
<tr><th id="895">895</th><td><i>/*  1516*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="896">896</th><td><i>/*  1518*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ORIWRdK &amp; 255, unsigned(AVR::ORIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORIWRdK" title='llvm::AVR::ORIWRdK' data-ref="llvm::AVR::ORIWRdK" data-ref-filename="llvm..AVR..ORIWRdK">ORIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="897">897</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="898">898</th><td>              <i>// Src: (or:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr) - Complexity = 6</i></td></tr>
<tr><th id="899">899</th><td><i>              // Dst: (ORIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$rr)</i></td></tr>
<tr><th id="900">900</th><td><i>/*  1527*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="901">901</th><td><i>/*  1528*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1540*/</i></td></tr>
<tr><th id="902">902</th><td><i>/*  1529*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="903">903</th><td><i>/*  1531*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ORRdRr &amp; 255, unsigned(AVR::ORRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORRdRr" title='llvm::AVR::ORRdRr' data-ref="llvm::AVR::ORRdRr" data-ref-filename="llvm..AVR..ORRdRr">ORRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="904">904</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="905">905</th><td>             <i>// Src: (or:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="906">906</th><td><i>             // Dst: (ORRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="907">907</th><td><i>/*  1540*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1552*/</i></td></tr>
<tr><th id="908">908</th><td><i>/*  1541*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="909">909</th><td><i>/*  1543*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ORWRdRr &amp; 255, unsigned(AVR::ORWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ORWRdRr" title='llvm::AVR::ORWRdRr' data-ref="llvm::AVR::ORWRdRr" data-ref-filename="llvm..AVR..ORWRdRr">ORWRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="910">910</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="911">911</th><td>             <i>// Src: (or:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="912">912</th><td><i>             // Dst: (ORWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="913">913</th><td><i>/*  1552*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="914">914</th><td><i>/*  1553*/</i> <i>/*SwitchOpcode*/</i> <var>47</var>, <a class="macro" href="#55" title="AVRISD::CALL &amp; 255, unsigned(AVRISD::CALL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::CALL" title='llvm::AVRISD::CALL' data-ref="llvm::AVRISD::CALL" data-ref-filename="llvm..AVRISD..CALL">CALL</a>),<i>// -&gt;1603</i></td></tr>
<tr><th id="915">915</th><td><i>/*  1556*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRcall' chained node</i></td></tr>
<tr><th id="916">916</th><td><i>/*  1557*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="917">917</th><td><i>/*  1558*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="918">918</th><td><i>/*  1559*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="919">919</th><td><i>/*  1560*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*3 cases */</i>, <var>12</var>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),<i>// -&gt;1576</i></td></tr>
<tr><th id="920">920</th><td><i>/*  1564*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="921">921</th><td><i>/*  1565*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPatternPredicate" title='llvm::SelectionDAGISel::OPC_CheckPatternPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPatternPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPatternPredicate">OPC_CheckPatternPredicate</a>, <var>2</var>, <i>// (Subtarget-&gt;hasJMPCALL())</i></td></tr>
<tr><th id="922">922</th><td><i>/*  1567*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="923">923</th><td><i>/*  1568*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="924">924</th><td><i>/*  1570*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::CALLk &amp; 255, unsigned(AVR::CALLk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CALLk" title='llvm::AVR::CALLk' data-ref="llvm::AVR::CALLk" data-ref-filename="llvm..AVR..CALLk">CALLk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="925">925</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="926">926</th><td>             <i>// Src: (AVRcall (imm:{ *:[iPTR] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="927">927</th><td><i>             // Dst: (CALLk (imm:{ *:[iPTR] }):$k)</i></td></tr>
<tr><th id="928">928</th><td><i>/*  1576*/</i>  <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;1589</i></td></tr>
<tr><th id="929">929</th><td><i>/*  1579*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="930">930</th><td><i>/*  1581*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="931">931</th><td><i>/*  1582*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="932">932</th><td><i>/*  1583*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::CALLk &amp; 255, unsigned(AVR::CALLk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CALLk" title='llvm::AVR::CALLk' data-ref="llvm::AVR::CALLk" data-ref-filename="llvm..AVR..CALLk">CALLk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="933">933</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="934">934</th><td>             <i>// Src: (AVRcall (tglobaladdr:{ *:[i16] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="935">935</th><td><i>             // Dst: (CALLk (tglobaladdr:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="936">936</th><td><i>/*  1589*/</i>  <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::TargetExternalSymbol &amp; 255, unsigned(ISD::TargetExternalSymbol) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetExternalSymbol" title='llvm::ISD::TargetExternalSymbol' data-ref="llvm::ISD::TargetExternalSymbol" data-ref-filename="llvm..ISD..TargetExternalSymbol">TargetExternalSymbol</a>),<i>// -&gt;1602</i></td></tr>
<tr><th id="937">937</th><td><i>/*  1592*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="938">938</th><td><i>/*  1594*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="939">939</th><td><i>/*  1595*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="940">940</th><td><i>/*  1596*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::CALLk &amp; 255, unsigned(AVR::CALLk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CALLk" title='llvm::AVR::CALLk' data-ref="llvm::AVR::CALLk" data-ref-filename="llvm..AVR..CALLk">CALLk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic1" title='llvm::SelectionDAGISel::OPFL_Variadic1' data-ref="llvm::SelectionDAGISel::OPFL_Variadic1" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic1">OPFL_Variadic1</a>,</td></tr>
<tr><th id="941">941</th><td>                 <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="942">942</th><td>             <i>// Src: (AVRcall (texternalsym:{ *:[i16] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="943">943</th><td><i>             // Dst: (CALLk (texternalsym:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="944">944</th><td><i>/*  1602*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="945">945</th><td><i>/*  1603*/</i> <i>/*SwitchOpcode*/</i> <var>46</var>, <a class="macro" href="#55" title="AVRISD::CMP &amp; 255, unsigned(AVRISD::CMP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::CMP" title='llvm::AVRISD::CMP' data-ref="llvm::AVRISD::CMP" data-ref-filename="llvm..AVRISD..CMP">CMP</a>),<i>// -&gt;1652</i></td></tr>
<tr><th id="946">946</th><td><i>/*  1606*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rd</i></td></tr>
<tr><th id="947">947</th><td><i>/*  1607*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>30</var>, <i>/*-&gt;1639*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="948">948</th><td><i>/*  1609*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="949">949</th><td><i>/*  1611*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $k</i></td></tr>
<tr><th id="950">950</th><td><i>/*  1612*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>15</var>, <i>/*-&gt;1629*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="951">951</th><td><i>/*  1614*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="952">952</th><td><i>/*  1615*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="953">953</th><td><i>/*  1618*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="954">954</th><td><i>/*  1619*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="955">955</th><td><i>/*  1621*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::CPIRdK &amp; 255, unsigned(AVR::CPIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPIRdK" title='llvm::AVR::CPIRdK' data-ref="llvm::AVR::CPIRdK" data-ref-filename="llvm..AVR..CPIRdK">CPIRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="956">956</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="957">957</th><td>              <i>// Src: (AVRcmp i8:{ *:[i8] }:$rd, (imm:{ *:[i8] }):$k) - Complexity = 6</i></td></tr>
<tr><th id="958">958</th><td><i>              // Dst: (CPIRdK:{ *:[i8] } i8:{ *:[i8] }:$rd, (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="959">959</th><td><i>/*  1629*/</i>   <i>/*Scope*/</i> <var>8</var>, <i>/*-&gt;1638*/</i></td></tr>
<tr><th id="960">960</th><td><i>/*  1630*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::CPRdRr &amp; 255, unsigned(AVR::CPRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPRdRr" title='llvm::AVR::CPRdRr' data-ref="llvm::AVR::CPRdRr" data-ref-filename="llvm..AVR..CPRdRr">CPRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="961">961</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="962">962</th><td>              <i>// Src: (AVRcmp i8:{ *:[i8] }:$rd, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="963">963</th><td><i>              // Dst: (CPRdRr:{ *:[i8] } i8:{ *:[i8] }:$rd, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="964">964</th><td><i>/*  1638*/</i>   <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="965">965</th><td><i>/*  1639*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1651*/</i></td></tr>
<tr><th id="966">966</th><td><i>/*  1640*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="967">967</th><td><i>/*  1642*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="968">968</th><td><i>/*  1643*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::CPWRdRr &amp; 255, unsigned(AVR::CPWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPWRdRr" title='llvm::AVR::CPWRdRr' data-ref="llvm::AVR::CPWRdRr" data-ref-filename="llvm..AVR..CPWRdRr">CPWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="969">969</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="970">970</th><td>             <i>// Src: (AVRcmp i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="971">971</th><td><i>             // Dst: (CPWRdRr:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2)</i></td></tr>
<tr><th id="972">972</th><td><i>/*  1651*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="973">973</th><td><i>/*  1652*/</i> <i>/*SwitchOpcode*/</i> <var>62</var>, <a class="macro" href="#55" title="ISD::SUBC &amp; 255, unsigned(ISD::SUBC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SUBC" title='llvm::ISD::SUBC' data-ref="llvm::ISD::SUBC" data-ref-filename="llvm..ISD..SUBC">SUBC</a>),<i>// -&gt;1717</i></td></tr>
<tr><th id="974">974</th><td><i>/*  1655*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="975">975</th><td><i>/*  1656*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="976">976</th><td><i>/*  1657*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>33</var>, <i>/*-&gt;1692*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="977">977</th><td><i>/*  1659*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="978">978</th><td><i>/*  1660*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="979">979</th><td><i>/*  1663*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="980">980</th><td><i>/*  1664*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1678</i></td></tr>
<tr><th id="981">981</th><td><i>/*  1667*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="982">982</th><td><i>/*  1669*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIRdK &amp; 255, unsigned(AVR::SUBIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIRdK" title='llvm::AVR::SUBIRdK' data-ref="llvm::AVR::SUBIRdK" data-ref-filename="llvm..AVR..SUBIRdK">SUBIRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="983">983</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="984">984</th><td>              <i>// Src: (subc:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="985">985</th><td><i>              // Dst: (SUBIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, (imm:{ *:[i8] }):$src2)</i></td></tr>
<tr><th id="986">986</th><td><i>/*  1678*/</i>   <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1691</i></td></tr>
<tr><th id="987">987</th><td><i>/*  1680*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="988">988</th><td><i>/*  1682*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="989">989</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="990">990</th><td>              <i>// Src: (subc:{ *:[i16] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="991">991</th><td><i>              // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, (imm:{ *:[i16] }):$src2)</i></td></tr>
<tr><th id="992">992</th><td><i>/*  1691*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="993">993</th><td><i>/*  1692*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1704*/</i></td></tr>
<tr><th id="994">994</th><td><i>/*  1693*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="995">995</th><td><i>/*  1695*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBRdRr &amp; 255, unsigned(AVR::SUBRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBRdRr" title='llvm::AVR::SUBRdRr' data-ref="llvm::AVR::SUBRdRr" data-ref-filename="llvm..AVR..SUBRdRr">SUBRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="996">996</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="997">997</th><td>             <i>// Src: (subc:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="998">998</th><td><i>             // Dst: (SUBRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2)</i></td></tr>
<tr><th id="999">999</th><td><i>/*  1704*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1716*/</i></td></tr>
<tr><th id="1000">1000</th><td><i>/*  1705*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1001">1001</th><td><i>/*  1707*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBWRdRr &amp; 255, unsigned(AVR::SUBWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBWRdRr" title='llvm::AVR::SUBWRdRr' data-ref="llvm::AVR::SUBWRdRr" data-ref-filename="llvm..AVR..SUBWRdRr">SUBWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1002">1002</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1003">1003</th><td>             <i>// Src: (subc:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="1004">1004</th><td><i>             // Dst: (SUBWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2)</i></td></tr>
<tr><th id="1005">1005</th><td><i>/*  1716*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1006">1006</th><td><i>/*  1717*/</i> <i>/*SwitchOpcode*/</i> <var>68</var>, <a class="macro" href="#55" title="ISD::ADDC &amp; 255, unsigned(ISD::ADDC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADDC" title='llvm::ISD::ADDC' data-ref="llvm::ISD::ADDC" data-ref-filename="llvm..ISD..ADDC">ADDC</a>),<i>// -&gt;1788</i></td></tr>
<tr><th id="1007">1007</th><td><i>/*  1720*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1008">1008</th><td><i>/*  1721*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1009">1009</th><td><i>/*  1722*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>39</var>, <i>/*-&gt;1763*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1010">1010</th><td><i>/*  1724*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1011">1011</th><td><i>/*  1725*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1012">1012</th><td><i>/*  1728*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1013">1013</th><td><i>/*  1729*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1746</i></td></tr>
<tr><th id="1014">1014</th><td><i>/*  1732*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1015">1015</th><td><i>/*  1734*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>3</var>, <var>2</var>, <i>// imm16_neg_XFORM</i></td></tr>
<tr><th id="1016">1016</th><td><i>/*  1737*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIWRdK &amp; 255, unsigned(AVR::SUBIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIWRdK" title='llvm::AVR::SUBIWRdK' data-ref="llvm::AVR::SUBIWRdK" data-ref-filename="llvm..AVR..SUBIWRdK">SUBIWRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1017">1017</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="1018">1018</th><td>              <i>// Src: (addc:{ *:[i16] } i16:{ *:[i16] }:$src1, (imm:{ *:[i16] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="1019">1019</th><td><i>              // Dst: (SUBIWRdK:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src1, (imm16_neg_XFORM:{ *:[i16] } (imm:{ *:[i16] }):$src2))</i></td></tr>
<tr><th id="1020">1020</th><td><i>/*  1746*/</i>   <i>/*SwitchType*/</i> <var>14</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1762</i></td></tr>
<tr><th id="1021">1021</th><td><i>/*  1748*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1022">1022</th><td><i>/*  1750*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>4</var>, <var>2</var>, <i>// imm8_neg_XFORM</i></td></tr>
<tr><th id="1023">1023</th><td><i>/*  1753*/</i>    <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SUBIRdK &amp; 255, unsigned(AVR::SUBIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SUBIRdK" title='llvm::AVR::SUBIRdK' data-ref="llvm::AVR::SUBIRdK" data-ref-filename="llvm..AVR..SUBIRdK">SUBIRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1024">1024</th><td>                  <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="1025">1025</th><td>              <i>// Src: (addc:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm:{ *:[i8] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="1026">1026</th><td><i>              // Dst: (SUBIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm8_neg_XFORM:{ *:[i8] } (imm:{ *:[i8] }):$src2))</i></td></tr>
<tr><th id="1027">1027</th><td><i>/*  1762*/</i>   <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1028">1028</th><td><i>/*  1763*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1775*/</i></td></tr>
<tr><th id="1029">1029</th><td><i>/*  1764*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1030">1030</th><td><i>/*  1766*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADDRdRr &amp; 255, unsigned(AVR::ADDRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDRdRr" title='llvm::AVR::ADDRdRr' data-ref="llvm::AVR::ADDRdRr" data-ref-filename="llvm..AVR..ADDRdRr">ADDRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1031">1031</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1032">1032</th><td>             <i>// Src: (addc:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="1033">1033</th><td><i>             // Dst: (ADDRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2)</i></td></tr>
<tr><th id="1034">1034</th><td><i>/*  1775*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1787*/</i></td></tr>
<tr><th id="1035">1035</th><td><i>/*  1776*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1036">1036</th><td><i>/*  1778*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADDWRdRr &amp; 255, unsigned(AVR::ADDWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDWRdRr" title='llvm::AVR::ADDWRdRr' data-ref="llvm::AVR::ADDWRdRr" data-ref-filename="llvm..AVR..ADDWRdRr">ADDWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1037">1037</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1038">1038</th><td>             <i>// Src: (addc:{ *:[i16] } DREGS:{ *:[i16] }:$src, DREGS:{ *:[i16] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="1039">1039</th><td><i>             // Dst: (ADDWRdRr:{ *:[i16] }:{ *:[i8] } DREGS:{ *:[i16] }:$src, DREGS:{ *:[i16] }:$src2)</i></td></tr>
<tr><th id="1040">1040</th><td><i>/*  1787*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1041">1041</th><td><i>/*  1788*/</i> <i>/*SwitchOpcode*/</i> <var>51</var>, <a class="macro" href="#55" title="ISD::ADDE &amp; 255, unsigned(ISD::ADDE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADDE" title='llvm::ISD::ADDE' data-ref="llvm::ISD::ADDE" data-ref-filename="llvm..ISD..ADDE">ADDE</a>),<i>// -&gt;1842</i></td></tr>
<tr><th id="1042">1042</th><td><i>/*  1791*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1043">1043</th><td><i>/*  1792*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src1</i></td></tr>
<tr><th id="1044">1044</th><td><i>/*  1793*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1045">1045</th><td><i>/*  1794*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>21</var>, <i>/*-&gt;1817*/</i> <i>// 3 children in Scope</i></td></tr>
<tr><th id="1046">1046</th><td><i>/*  1796*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1047">1047</th><td><i>/*  1797*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1048">1048</th><td><i>/*  1800*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1049">1049</th><td><i>/*  1801*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1050">1050</th><td><i>/*  1803*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>1</var>,</td></tr>
<tr><th id="1051">1051</th><td><i>/*  1805*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNodeXForm" title='llvm::SelectionDAGISel::OPC_EmitNodeXForm' data-ref="llvm::SelectionDAGISel::OPC_EmitNodeXForm" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNodeXForm">OPC_EmitNodeXForm</a>, <var>4</var>, <var>2</var>, <i>// imm8_neg_XFORM</i></td></tr>
<tr><th id="1052">1052</th><td><i>/*  1808*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SBCIRdK &amp; 255, unsigned(AVR::SBCIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SBCIRdK" title='llvm::AVR::SBCIRdK' data-ref="llvm::AVR::SBCIRdK" data-ref-filename="llvm..AVR..SBCIRdK">SBCIRdK</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1053">1053</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>3</var>, </td></tr>
<tr><th id="1054">1054</th><td>             <i>// Src: (adde:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm:{ *:[i8] }):$src2) - Complexity = 6</i></td></tr>
<tr><th id="1055">1055</th><td><i>             // Dst: (SBCIRdK:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src1, (imm8_neg_XFORM:{ *:[i8] } (imm:{ *:[i8] }):$src2))</i></td></tr>
<tr><th id="1056">1056</th><td><i>/*  1817*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1829*/</i></td></tr>
<tr><th id="1057">1057</th><td><i>/*  1818*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1058">1058</th><td><i>/*  1820*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADCRdRr &amp; 255, unsigned(AVR::ADCRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADCRdRr" title='llvm::AVR::ADCRdRr' data-ref="llvm::AVR::ADCRdRr" data-ref-filename="llvm..AVR..ADCRdRr">ADCRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1059">1059</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1060">1060</th><td>             <i>// Src: (adde:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="1061">1061</th><td><i>             // Dst: (ADCRdRr:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="1062">1062</th><td><i>/*  1829*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;1841*/</i></td></tr>
<tr><th id="1063">1063</th><td><i>/*  1830*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1064">1064</th><td><i>/*  1832*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADCWRdRr &amp; 255, unsigned(AVR::ADCWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADCWRdRr" title='llvm::AVR::ADCWRdRr' data-ref="llvm::AVR::ADCWRdRr" data-ref-filename="llvm..AVR..ADCWRdRr">ADCWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1065">1065</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1066">1066</th><td>             <i>// Src: (adde:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="1067">1067</th><td><i>             // Dst: (ADCWRdRr:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="1068">1068</th><td><i>/*  1841*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1069">1069</th><td><i>/*  1842*/</i> <i>/*SwitchOpcode*/</i> <var>30</var>, <a class="macro" href="#55" title="AVRISD::WRAPPER &amp; 255, unsigned(AVRISD::WRAPPER) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::WRAPPER" title='llvm::AVRISD::WRAPPER' data-ref="llvm::AVRISD::WRAPPER" data-ref-filename="llvm..AVRISD..WRAPPER">WRAPPER</a>),<i>// -&gt;1875</i></td></tr>
<tr><th id="1070">1070</th><td><i>/*  1845*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $dst</i></td></tr>
<tr><th id="1071">1071</th><td><i>/*  1846*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild0" title='llvm::SelectionDAGISel::OPC_MoveChild0' data-ref="llvm::SelectionDAGISel::OPC_MoveChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild0">OPC_MoveChild0</a>,</td></tr>
<tr><th id="1072">1072</th><td><i>/*  1847*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchOpcode" title='llvm::SelectionDAGISel::OPC_SwitchOpcode' data-ref="llvm::SelectionDAGISel::OPC_SwitchOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchOpcode">OPC_SwitchOpcode</a> <i>/*2 cases */</i>, <var>10</var>, <a class="macro" href="#55" title="ISD::TargetGlobalAddress &amp; 255, unsigned(ISD::TargetGlobalAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetGlobalAddress" title='llvm::ISD::TargetGlobalAddress' data-ref="llvm::ISD::TargetGlobalAddress" data-ref-filename="llvm..ISD..TargetGlobalAddress">TargetGlobalAddress</a>),<i>// -&gt;1861</i></td></tr>
<tr><th id="1073">1073</th><td><i>/*  1851*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1074">1074</th><td><i>/*  1852*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1075">1075</th><td><i>/*  1854*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDIWRdK &amp; 255, unsigned(AVR::LDIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDIWRdK" title='llvm::AVR::LDIWRdK' data-ref="llvm::AVR::LDIWRdK" data-ref-filename="llvm..AVR..LDIWRdK">LDIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="1076">1076</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1077">1077</th><td>             <i>// Src: (AVRWrapper:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1078">1078</th><td><i>             // Dst: (LDIWRdK:{ *:[i16] } (tglobaladdr:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="1079">1079</th><td><i>/*  1861*/</i>  <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="ISD::TargetBlockAddress &amp; 255, unsigned(ISD::TargetBlockAddress) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TargetBlockAddress" title='llvm::ISD::TargetBlockAddress' data-ref="llvm::ISD::TargetBlockAddress" data-ref-filename="llvm..ISD..TargetBlockAddress">TargetBlockAddress</a>),<i>// -&gt;1874</i></td></tr>
<tr><th id="1080">1080</th><td><i>/*  1864*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1081">1081</th><td><i>/*  1865*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1082">1082</th><td><i>/*  1867*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDIWRdK &amp; 255, unsigned(AVR::LDIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDIWRdK" title='llvm::AVR::LDIWRdK' data-ref="llvm::AVR::LDIWRdK" data-ref-filename="llvm..AVR..LDIWRdK">LDIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="1083">1083</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1084">1084</th><td>             <i>// Src: (AVRWrapper:{ *:[i16] } (tblockaddress:{ *:[i16] }):$dst) - Complexity = 6</i></td></tr>
<tr><th id="1085">1085</th><td><i>             // Dst: (LDIWRdK:{ *:[i16] } (tblockaddress:{ *:[i16] }):$dst)</i></td></tr>
<tr><th id="1086">1086</th><td><i>/*  1874*/</i>  <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="1087">1087</th><td><i>/*  1875*/</i> <i>/*SwitchOpcode*/</i> <var>37</var>, <a class="macro" href="#55" title="AVRISD::SELECT_CC &amp; 255, unsigned(AVRISD::SELECT_CC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::SELECT_CC" title='llvm::AVRISD::SELECT_CC' data-ref="llvm::AVRISD::SELECT_CC" data-ref-filename="llvm..AVRISD..SELECT_CC">SELECT_CC</a>),<i>// -&gt;1915</i></td></tr>
<tr><th id="1088">1088</th><td><i>/*  1878*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1089">1089</th><td><i>/*  1879*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1090">1090</th><td><i>/*  1880*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1091">1091</th><td><i>/*  1881*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $cc</i></td></tr>
<tr><th id="1092">1092</th><td><i>/*  1882*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild2" title='llvm::SelectionDAGISel::OPC_MoveChild2' data-ref="llvm::SelectionDAGISel::OPC_MoveChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild2">OPC_MoveChild2</a>,</td></tr>
<tr><th id="1093">1093</th><td><i>/*  1883*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),</td></tr>
<tr><th id="1094">1094</th><td><i>/*  1886*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1095">1095</th><td><i>/*  1887*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1901</i></td></tr>
<tr><th id="1096">1096</th><td><i>/*  1890*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1097">1097</th><td><i>/*  1892*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::Select8 &amp; 255, unsigned(AVR::Select8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Select8" title='llvm::AVR::Select8' data-ref="llvm::AVR::Select8" data-ref-filename="llvm..AVR..Select8">Select8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1098">1098</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1099">1099</th><td>             <i>// Src: (AVRselectcc:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2, (imm:{ *:[i8] }):$cc) - Complexity = 6</i></td></tr>
<tr><th id="1100">1100</th><td><i>             // Dst: (Select8:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$src2, (imm:{ *:[i8] }):$cc)</i></td></tr>
<tr><th id="1101">1101</th><td><i>/*  1901*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1914</i></td></tr>
<tr><th id="1102">1102</th><td><i>/*  1903*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>2</var>,</td></tr>
<tr><th id="1103">1103</th><td><i>/*  1905*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::Select16 &amp; 255, unsigned(AVR::Select16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Select16" title='llvm::AVR::Select16' data-ref="llvm::AVR::Select16" data-ref-filename="llvm..AVR..Select16">Select16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>,</td></tr>
<tr><th id="1104">1104</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, <var>3</var>, </td></tr>
<tr><th id="1105">1105</th><td>             <i>// Src: (AVRselectcc:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2, (imm:{ *:[i8] }):$cc) - Complexity = 6</i></td></tr>
<tr><th id="1106">1106</th><td><i>             // Dst: (Select16:{ *:[i16] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2, (imm:{ *:[i8] }):$cc)</i></td></tr>
<tr><th id="1107">1107</th><td><i>/*  1914*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1108">1108</th><td><i>/*  1915*/</i> <i>/*SwitchOpcode*/</i> <var>31</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD &amp; 255, unsigned(ISD::ATOMIC_LOAD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD" title='llvm::ISD::ATOMIC_LOAD' data-ref="llvm::ISD::ATOMIC_LOAD" data-ref-filename="llvm..ISD..ATOMIC_LOAD">ATOMIC_LOAD</a>),<i>// -&gt;1949</i></td></tr>
<tr><th id="1109">1109</th><td><i>/*  1918*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1110">1110</th><td><i>/*  1919*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load' chained node</i></td></tr>
<tr><th id="1111">1111</th><td><i>/*  1920*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1112">1112</th><td><i>/*  1921*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1113">1113</th><td><i>/*  1923*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;1936</i></td></tr>
<tr><th id="1114">1114</th><td><i>/*  1926*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_8</i></td></tr>
<tr><th id="1115">1115</th><td><i>/*  1928*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1116">1116</th><td><i>/*  1929*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoad8 &amp; 255, unsigned(AVR::AtomicLoad8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoad8" title='llvm::AVR::AtomicLoad8' data-ref="llvm::AVR::AtomicLoad8" data-ref-filename="llvm..AVR..AtomicLoad8">AtomicLoad8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1117">1117</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1118">1118</th><td>             <i>// Src: (atomic_load:{ *:[i8] } i16:{ *:[i16] }:$rr)&lt;&lt;P:Predicate_atomic_load_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1119">1119</th><td><i>             // Dst: (AtomicLoad8:{ *:[i8] } i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="1120">1120</th><td><i>/*  1936*/</i>  <i>/*SwitchType*/</i> <var>10</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;1948</i></td></tr>
<tr><th id="1121">1121</th><td><i>/*  1938*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_16</i></td></tr>
<tr><th id="1122">1122</th><td><i>/*  1940*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1123">1123</th><td><i>/*  1941*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoad16 &amp; 255, unsigned(AVR::AtomicLoad16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoad16" title='llvm::AVR::AtomicLoad16' data-ref="llvm::AVR::AtomicLoad16" data-ref-filename="llvm..AVR..AtomicLoad16">AtomicLoad16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1124">1124</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1125">1125</th><td>             <i>// Src: (atomic_load:{ *:[i16] } i16:{ *:[i16] }:$rr)&lt;&lt;P:Predicate_atomic_load_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1126">1126</th><td><i>             // Dst: (AtomicLoad16:{ *:[i16] } i16:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="1127">1127</th><td><i>/*  1948*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1128">1128</th><td><i>/*  1949*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_STORE &amp; 255, unsigned(ISD::ATOMIC_STORE) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_STORE" title='llvm::ISD::ATOMIC_STORE' data-ref="llvm::ISD::ATOMIC_STORE" data-ref-filename="llvm..ISD..ATOMIC_STORE">ATOMIC_STORE</a>),<i>// -&gt;1986</i></td></tr>
<tr><th id="1129">1129</th><td><i>/*  1952*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1130">1130</th><td><i>/*  1953*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_store' chained node</i></td></tr>
<tr><th id="1131">1131</th><td><i>/*  1954*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rd</i></td></tr>
<tr><th id="1132">1132</th><td><i>/*  1955*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1133">1133</th><td><i>/*  1957*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $rr</i></td></tr>
<tr><th id="1134">1134</th><td><i>/*  1958*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>12</var>, <i>/*-&gt;1972*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1135">1135</th><td><i>/*  1960*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1136">1136</th><td><i>/*  1962*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_store_8</i></td></tr>
<tr><th id="1137">1137</th><td><i>/*  1964*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1138">1138</th><td><i>/*  1965*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::AtomicStore8 &amp; 255, unsigned(AVR::AtomicStore8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicStore8" title='llvm::AVR::AtomicStore8' data-ref="llvm::AVR::AtomicStore8" data-ref-filename="llvm..AVR..AtomicStore8">AtomicStore8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1139">1139</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1140">1140</th><td>             <i>// Src: (atomic_store i16:{ *:[i16] }:$rd, GPR8:{ *:[i8] }:$rr)&lt;&lt;P:Predicate_atomic_store_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1141">1141</th><td><i>             // Dst: (AtomicStore8 i16:{ *:[i16] }:$rd, GPR8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="1142">1142</th><td><i>/*  1972*/</i>  <i>/*Scope*/</i> <var>12</var>, <i>/*-&gt;1985*/</i></td></tr>
<tr><th id="1143">1143</th><td><i>/*  1973*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild2Type" title='llvm::SelectionDAGISel::OPC_CheckChild2Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild2Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild2Type">OPC_CheckChild2Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1144">1144</th><td><i>/*  1975*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_store_16</i></td></tr>
<tr><th id="1145">1145</th><td><i>/*  1977*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1146">1146</th><td><i>/*  1978*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::AtomicStore16 &amp; 255, unsigned(AVR::AtomicStore16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicStore16" title='llvm::AVR::AtomicStore16' data-ref="llvm::AVR::AtomicStore16" data-ref-filename="llvm..AVR..AtomicStore16">AtomicStore16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1147">1147</th><td>                 <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1148">1148</th><td>             <i>// Src: (atomic_store i16:{ *:[i16] }:$rd, DREGS:{ *:[i16] }:$rr)&lt;&lt;P:Predicate_atomic_store_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1149">1149</th><td><i>             // Dst: (AtomicStore16 i16:{ *:[i16] }:$rd, DREGS:{ *:[i16] }:$rr)</i></td></tr>
<tr><th id="1150">1150</th><td><i>/*  1985*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1151">1151</th><td><i>/*  1986*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD_ADD &amp; 255, unsigned(ISD::ATOMIC_LOAD_ADD) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD_ADD" title='llvm::ISD::ATOMIC_LOAD_ADD' data-ref="llvm::ISD::ATOMIC_LOAD_ADD" data-ref-filename="llvm..ISD..ATOMIC_LOAD_ADD">ATOMIC_LOAD_ADD</a>),<i>// -&gt;2023</i></td></tr>
<tr><th id="1152">1152</th><td><i>/*  1989*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1153">1153</th><td><i>/*  1990*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load_add' chained node</i></td></tr>
<tr><th id="1154">1154</th><td><i>/*  1991*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1155">1155</th><td><i>/*  1992*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1156">1156</th><td><i>/*  1994*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $operand</i></td></tr>
<tr><th id="1157">1157</th><td><i>/*  1995*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2009</i></td></tr>
<tr><th id="1158">1158</th><td><i>/*  1998*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_add_8</i></td></tr>
<tr><th id="1159">1159</th><td><i>/*  2000*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1160">1160</th><td><i>/*  2001*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadAdd8 &amp; 255, unsigned(AVR::AtomicLoadAdd8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadAdd8" title='llvm::AVR::AtomicLoadAdd8' data-ref="llvm::AVR::AtomicLoadAdd8" data-ref-filename="llvm..AVR..AtomicLoadAdd8">AtomicLoadAdd8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1161">1161</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1162">1162</th><td>             <i>// Src: (atomic_load_add:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)&lt;&lt;P:Predicate_atomic_load_add_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1163">1163</th><td><i>             // Dst: (AtomicLoadAdd8:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)</i></td></tr>
<tr><th id="1164">1164</th><td><i>/*  2009*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2022</i></td></tr>
<tr><th id="1165">1165</th><td><i>/*  2011*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_add_16</i></td></tr>
<tr><th id="1166">1166</th><td><i>/*  2013*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1167">1167</th><td><i>/*  2014*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadAdd16 &amp; 255, unsigned(AVR::AtomicLoadAdd16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadAdd16" title='llvm::AVR::AtomicLoadAdd16' data-ref="llvm::AVR::AtomicLoadAdd16" data-ref-filename="llvm..AVR..AtomicLoadAdd16">AtomicLoadAdd16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1168">1168</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1169">1169</th><td>             <i>// Src: (atomic_load_add:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)&lt;&lt;P:Predicate_atomic_load_add_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1170">1170</th><td><i>             // Dst: (AtomicLoadAdd16:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)</i></td></tr>
<tr><th id="1171">1171</th><td><i>/*  2022*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1172">1172</th><td><i>/*  2023*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD_SUB &amp; 255, unsigned(ISD::ATOMIC_LOAD_SUB) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD_SUB" title='llvm::ISD::ATOMIC_LOAD_SUB' data-ref="llvm::ISD::ATOMIC_LOAD_SUB" data-ref-filename="llvm..ISD..ATOMIC_LOAD_SUB">ATOMIC_LOAD_SUB</a>),<i>// -&gt;2060</i></td></tr>
<tr><th id="1173">1173</th><td><i>/*  2026*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1174">1174</th><td><i>/*  2027*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load_sub' chained node</i></td></tr>
<tr><th id="1175">1175</th><td><i>/*  2028*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1176">1176</th><td><i>/*  2029*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1177">1177</th><td><i>/*  2031*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $operand</i></td></tr>
<tr><th id="1178">1178</th><td><i>/*  2032*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2046</i></td></tr>
<tr><th id="1179">1179</th><td><i>/*  2035*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_sub_8</i></td></tr>
<tr><th id="1180">1180</th><td><i>/*  2037*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1181">1181</th><td><i>/*  2038*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadSub8 &amp; 255, unsigned(AVR::AtomicLoadSub8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadSub8" title='llvm::AVR::AtomicLoadSub8' data-ref="llvm::AVR::AtomicLoadSub8" data-ref-filename="llvm..AVR..AtomicLoadSub8">AtomicLoadSub8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1182">1182</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1183">1183</th><td>             <i>// Src: (atomic_load_sub:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)&lt;&lt;P:Predicate_atomic_load_sub_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1184">1184</th><td><i>             // Dst: (AtomicLoadSub8:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)</i></td></tr>
<tr><th id="1185">1185</th><td><i>/*  2046*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2059</i></td></tr>
<tr><th id="1186">1186</th><td><i>/*  2048*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_sub_16</i></td></tr>
<tr><th id="1187">1187</th><td><i>/*  2050*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1188">1188</th><td><i>/*  2051*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadSub16 &amp; 255, unsigned(AVR::AtomicLoadSub16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadSub16" title='llvm::AVR::AtomicLoadSub16' data-ref="llvm::AVR::AtomicLoadSub16" data-ref-filename="llvm..AVR..AtomicLoadSub16">AtomicLoadSub16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1189">1189</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1190">1190</th><td>             <i>// Src: (atomic_load_sub:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)&lt;&lt;P:Predicate_atomic_load_sub_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1191">1191</th><td><i>             // Dst: (AtomicLoadSub16:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)</i></td></tr>
<tr><th id="1192">1192</th><td><i>/*  2059*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1193">1193</th><td><i>/*  2060*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD_AND &amp; 255, unsigned(ISD::ATOMIC_LOAD_AND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD_AND" title='llvm::ISD::ATOMIC_LOAD_AND' data-ref="llvm::ISD::ATOMIC_LOAD_AND" data-ref-filename="llvm..ISD..ATOMIC_LOAD_AND">ATOMIC_LOAD_AND</a>),<i>// -&gt;2097</i></td></tr>
<tr><th id="1194">1194</th><td><i>/*  2063*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1195">1195</th><td><i>/*  2064*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load_and' chained node</i></td></tr>
<tr><th id="1196">1196</th><td><i>/*  2065*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1197">1197</th><td><i>/*  2066*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1198">1198</th><td><i>/*  2068*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $operand</i></td></tr>
<tr><th id="1199">1199</th><td><i>/*  2069*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2083</i></td></tr>
<tr><th id="1200">1200</th><td><i>/*  2072*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_and_8</i></td></tr>
<tr><th id="1201">1201</th><td><i>/*  2074*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1202">1202</th><td><i>/*  2075*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadAnd8 &amp; 255, unsigned(AVR::AtomicLoadAnd8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadAnd8" title='llvm::AVR::AtomicLoadAnd8' data-ref="llvm::AVR::AtomicLoadAnd8" data-ref-filename="llvm..AVR..AtomicLoadAnd8">AtomicLoadAnd8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1203">1203</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1204">1204</th><td>             <i>// Src: (atomic_load_and:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)&lt;&lt;P:Predicate_atomic_load_and_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1205">1205</th><td><i>             // Dst: (AtomicLoadAnd8:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)</i></td></tr>
<tr><th id="1206">1206</th><td><i>/*  2083*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2096</i></td></tr>
<tr><th id="1207">1207</th><td><i>/*  2085*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_and_16</i></td></tr>
<tr><th id="1208">1208</th><td><i>/*  2087*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1209">1209</th><td><i>/*  2088*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadAnd16 &amp; 255, unsigned(AVR::AtomicLoadAnd16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadAnd16" title='llvm::AVR::AtomicLoadAnd16' data-ref="llvm::AVR::AtomicLoadAnd16" data-ref-filename="llvm..AVR..AtomicLoadAnd16">AtomicLoadAnd16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1210">1210</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1211">1211</th><td>             <i>// Src: (atomic_load_and:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)&lt;&lt;P:Predicate_atomic_load_and_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1212">1212</th><td><i>             // Dst: (AtomicLoadAnd16:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)</i></td></tr>
<tr><th id="1213">1213</th><td><i>/*  2096*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1214">1214</th><td><i>/*  2097*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD_OR &amp; 255, unsigned(ISD::ATOMIC_LOAD_OR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD_OR" title='llvm::ISD::ATOMIC_LOAD_OR' data-ref="llvm::ISD::ATOMIC_LOAD_OR" data-ref-filename="llvm..ISD..ATOMIC_LOAD_OR">ATOMIC_LOAD_OR</a>),<i>// -&gt;2134</i></td></tr>
<tr><th id="1215">1215</th><td><i>/*  2100*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1216">1216</th><td><i>/*  2101*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load_or' chained node</i></td></tr>
<tr><th id="1217">1217</th><td><i>/*  2102*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1218">1218</th><td><i>/*  2103*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1219">1219</th><td><i>/*  2105*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $operand</i></td></tr>
<tr><th id="1220">1220</th><td><i>/*  2106*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2120</i></td></tr>
<tr><th id="1221">1221</th><td><i>/*  2109*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_or_8</i></td></tr>
<tr><th id="1222">1222</th><td><i>/*  2111*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1223">1223</th><td><i>/*  2112*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadOr8 &amp; 255, unsigned(AVR::AtomicLoadOr8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadOr8" title='llvm::AVR::AtomicLoadOr8' data-ref="llvm::AVR::AtomicLoadOr8" data-ref-filename="llvm..AVR..AtomicLoadOr8">AtomicLoadOr8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1224">1224</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1225">1225</th><td>             <i>// Src: (atomic_load_or:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)&lt;&lt;P:Predicate_atomic_load_or_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1226">1226</th><td><i>             // Dst: (AtomicLoadOr8:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)</i></td></tr>
<tr><th id="1227">1227</th><td><i>/*  2120*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2133</i></td></tr>
<tr><th id="1228">1228</th><td><i>/*  2122*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_or_16</i></td></tr>
<tr><th id="1229">1229</th><td><i>/*  2124*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1230">1230</th><td><i>/*  2125*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadOr16 &amp; 255, unsigned(AVR::AtomicLoadOr16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadOr16" title='llvm::AVR::AtomicLoadOr16' data-ref="llvm::AVR::AtomicLoadOr16" data-ref-filename="llvm..AVR..AtomicLoadOr16">AtomicLoadOr16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1231">1231</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1232">1232</th><td>             <i>// Src: (atomic_load_or:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)&lt;&lt;P:Predicate_atomic_load_or_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1233">1233</th><td><i>             // Dst: (AtomicLoadOr16:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)</i></td></tr>
<tr><th id="1234">1234</th><td><i>/*  2133*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1235">1235</th><td><i>/*  2134*/</i> <i>/*SwitchOpcode*/</i> <var>34</var>, <a class="macro" href="#55" title="ISD::ATOMIC_LOAD_XOR &amp; 255, unsigned(ISD::ATOMIC_LOAD_XOR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ATOMIC_LOAD_XOR" title='llvm::ISD::ATOMIC_LOAD_XOR' data-ref="llvm::ISD::ATOMIC_LOAD_XOR" data-ref-filename="llvm..ISD..ATOMIC_LOAD_XOR">ATOMIC_LOAD_XOR</a>),<i>// -&gt;2171</i></td></tr>
<tr><th id="1236">1236</th><td><i>/*  2137*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordMemRef" title='llvm::SelectionDAGISel::OPC_RecordMemRef' data-ref="llvm::SelectionDAGISel::OPC_RecordMemRef" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordMemRef">OPC_RecordMemRef</a>,</td></tr>
<tr><th id="1237">1237</th><td><i>/*  2138*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'atomic_load_xor' chained node</i></td></tr>
<tr><th id="1238">1238</th><td><i>/*  2139*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1239">1239</th><td><i>/*  2140*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1240">1240</th><td><i>/*  2142*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild2" title='llvm::SelectionDAGISel::OPC_RecordChild2' data-ref="llvm::SelectionDAGISel::OPC_RecordChild2" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild2">OPC_RecordChild2</a>, <i>// #2 = $operand</i></td></tr>
<tr><th id="1241">1241</th><td><i>/*  2143*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2157</i></td></tr>
<tr><th id="1242">1242</th><td><i>/*  2146*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>13</var>, <i>// Predicate_atomic_load_xor_8</i></td></tr>
<tr><th id="1243">1243</th><td><i>/*  2148*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1244">1244</th><td><i>/*  2149*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadXor8 &amp; 255, unsigned(AVR::AtomicLoadXor8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadXor8" title='llvm::AVR::AtomicLoadXor8' data-ref="llvm::AVR::AtomicLoadXor8" data-ref-filename="llvm..AVR..AtomicLoadXor8">AtomicLoadXor8</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1245">1245</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1246">1246</th><td>             <i>// Src: (atomic_load_xor:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)&lt;&lt;P:Predicate_atomic_load_xor_8&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1247">1247</th><td><i>             // Dst: (AtomicLoadXor8:{ *:[i8] } i16:{ *:[i16] }:$rr, GPR8:{ *:[i8] }:$operand)</i></td></tr>
<tr><th id="1248">1248</th><td><i>/*  2157*/</i>  <i>/*SwitchType*/</i> <var>11</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2170</i></td></tr>
<tr><th id="1249">1249</th><td><i>/*  2159*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckPredicate" title='llvm::SelectionDAGISel::OPC_CheckPredicate' data-ref="llvm::SelectionDAGISel::OPC_CheckPredicate" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckPredicate">OPC_CheckPredicate</a>, <var>14</var>, <i>// Predicate_atomic_load_xor_16</i></td></tr>
<tr><th id="1250">1250</th><td><i>/*  2161*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1251">1251</th><td><i>/*  2162*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::AtomicLoadXor16 &amp; 255, unsigned(AVR::AtomicLoadXor16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::AtomicLoadXor16" title='llvm::AVR::AtomicLoadXor16' data-ref="llvm::AVR::AtomicLoadXor16" data-ref-filename="llvm..AVR..AtomicLoadXor16">AtomicLoadXor16</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_MemRefs" title='llvm::SelectionDAGISel::OPFL_MemRefs' data-ref="llvm::SelectionDAGISel::OPFL_MemRefs" data-ref-filename="llvm..SelectionDAGISel..OPFL_MemRefs">OPFL_MemRefs</a>,</td></tr>
<tr><th id="1252">1252</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>2</var><i>/*#Ops*/</i>, <var>1</var>, <var>2</var>, </td></tr>
<tr><th id="1253">1253</th><td>             <i>// Src: (atomic_load_xor:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)&lt;&lt;P:Predicate_atomic_load_xor_16&gt;&gt; - Complexity = 4</i></td></tr>
<tr><th id="1254">1254</th><td><i>             // Dst: (AtomicLoadXor16:{ *:[i16] } i16:{ *:[i16] }:$rr, DREGS:{ *:[i16] }:$operand)</i></td></tr>
<tr><th id="1255">1255</th><td><i>/*  2170*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1256">1256</th><td><i>/*  2171*/</i> <i>/*SwitchOpcode*/</i> <var>14</var>, <a class="macro" href="#55" title="ISD::BR &amp; 255, unsigned(ISD::BR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BR" title='llvm::ISD::BR' data-ref="llvm::ISD::BR" data-ref-filename="llvm..ISD..BR">BR</a>),<i>// -&gt;2188</i></td></tr>
<tr><th id="1257">1257</th><td><i>/*  2174*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'br' chained node</i></td></tr>
<tr><th id="1258">1258</th><td><i>/*  2175*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $target</i></td></tr>
<tr><th id="1259">1259</th><td><i>/*  2176*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1260">1260</th><td><i>/*  2177*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckOpcode" title='llvm::SelectionDAGISel::OPC_CheckOpcode' data-ref="llvm::SelectionDAGISel::OPC_CheckOpcode" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckOpcode">OPC_CheckOpcode</a>, <a class="macro" href="#55" title="ISD::BasicBlock &amp; 255, unsigned(ISD::BasicBlock) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BasicBlock" title='llvm::ISD::BasicBlock' data-ref="llvm::ISD::BasicBlock" data-ref-filename="llvm..ISD..BasicBlock">BasicBlock</a>),</td></tr>
<tr><th id="1261">1261</th><td><i>/*  2180*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1262">1262</th><td><i>/*  2181*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1263">1263</th><td><i>/*  2182*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::RJMPk &amp; 255, unsigned(AVR::RJMPk) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RJMPk" title='llvm::AVR::RJMPk' data-ref="llvm::AVR::RJMPk" data-ref-filename="llvm..AVR..RJMPk">RJMPk</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>,</td></tr>
<tr><th id="1264">1264</th><td>                <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1265">1265</th><td>            <i>// Src: (br (bb:{ *:[Other] }):$target) - Complexity = 3</i></td></tr>
<tr><th id="1266">1266</th><td><i>            // Dst: (RJMPk (bb:{ *:[Other] }):$target)</i></td></tr>
<tr><th id="1267">1267</th><td><i>/*  2188*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="AVRISD::RET_FLAG &amp; 255, unsigned(AVRISD::RET_FLAG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::RET_FLAG" title='llvm::AVRISD::RET_FLAG' data-ref="llvm::AVRISD::RET_FLAG" data-ref-filename="llvm..AVRISD..RET_FLAG">RET_FLAG</a>),<i>// -&gt;2199</i></td></tr>
<tr><th id="1268">1268</th><td><i>/*  2191*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRretflag' chained node</i></td></tr>
<tr><th id="1269">1269</th><td><i>/*  2192*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1270">1270</th><td><i>/*  2193*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1271">1271</th><td><i>/*  2194*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::RET &amp; 255, unsigned(AVR::RET) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RET" title='llvm::AVR::RET' data-ref="llvm::AVR::RET" data-ref-filename="llvm..AVR..RET">RET</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic0" title='llvm::SelectionDAGISel::OPFL_Variadic0' data-ref="llvm::SelectionDAGISel::OPFL_Variadic0" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic0">OPFL_Variadic0</a>,</td></tr>
<tr><th id="1272">1272</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1273">1273</th><td>            <i>// Src: (AVRretflag) - Complexity = 3</i></td></tr>
<tr><th id="1274">1274</th><td><i>            // Dst: (RET)</i></td></tr>
<tr><th id="1275">1275</th><td><i>/*  2199*/</i> <i>/*SwitchOpcode*/</i> <var>8</var>, <a class="macro" href="#55" title="AVRISD::RETI_FLAG &amp; 255, unsigned(AVRISD::RETI_FLAG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::RETI_FLAG" title='llvm::AVRISD::RETI_FLAG' data-ref="llvm::AVRISD::RETI_FLAG" data-ref-filename="llvm..AVRISD..RETI_FLAG">RETI_FLAG</a>),<i>// -&gt;2210</i></td></tr>
<tr><th id="1276">1276</th><td><i>/*  2202*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = 'AVRretiflag' chained node</i></td></tr>
<tr><th id="1277">1277</th><td><i>/*  2203*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1278">1278</th><td><i>/*  2204*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" title='llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0' data-ref="llvm::SelectionDAGISel::OPC_EmitMergeInputChains1_0" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitMergeInputChains1_0">OPC_EmitMergeInputChains1_0</a>,</td></tr>
<tr><th id="1279">1279</th><td><i>/*  2205*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo0" title='llvm::SelectionDAGISel::OPC_MorphNodeTo0' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo0" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo0">OPC_MorphNodeTo0</a>, <a class="macro" href="#55" title="AVR::RETI &amp; 255, unsigned(AVR::RETI) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RETI" title='llvm::AVR::RETI' data-ref="llvm::AVR::RETI" data-ref-filename="llvm..AVR..RETI">RETI</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Chain" title='llvm::SelectionDAGISel::OPFL_Chain' data-ref="llvm::SelectionDAGISel::OPFL_Chain" data-ref-filename="llvm..SelectionDAGISel..OPFL_Chain">OPFL_Chain</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_Variadic0" title='llvm::SelectionDAGISel::OPFL_Variadic0' data-ref="llvm::SelectionDAGISel::OPFL_Variadic0" data-ref-filename="llvm..SelectionDAGISel..OPFL_Variadic0">OPFL_Variadic0</a>,</td></tr>
<tr><th id="1280">1280</th><td>                <var>0</var><i>/*#Ops*/</i>, </td></tr>
<tr><th id="1281">1281</th><td>            <i>// Src: (AVRretiflag) - Complexity = 3</i></td></tr>
<tr><th id="1282">1282</th><td><i>            // Dst: (RETI)</i></td></tr>
<tr><th id="1283">1283</th><td><i>/*  2210*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::CMPC &amp; 255, unsigned(AVRISD::CMPC) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::CMPC" title='llvm::AVRISD::CMPC' data-ref="llvm::AVRISD::CMPC" data-ref-filename="llvm..AVRISD..CMPC">CMPC</a>),<i>// -&gt;2241</i></td></tr>
<tr><th id="1284">1284</th><td><i>/*  2213*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CaptureGlueInput" title='llvm::SelectionDAGISel::OPC_CaptureGlueInput' data-ref="llvm::SelectionDAGISel::OPC_CaptureGlueInput" data-ref-filename="llvm..SelectionDAGISel..OPC_CaptureGlueInput">OPC_CaptureGlueInput</a>,</td></tr>
<tr><th id="1285">1285</th><td><i>/*  2214*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rd</i></td></tr>
<tr><th id="1286">1286</th><td><i>/*  2215*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_Scope" title='llvm::SelectionDAGISel::OPC_Scope' data-ref="llvm::SelectionDAGISel::OPC_Scope" data-ref-filename="llvm..SelectionDAGISel..OPC_Scope">OPC_Scope</a>, <var>11</var>, <i>/*-&gt;2228*/</i> <i>// 2 children in Scope</i></td></tr>
<tr><th id="1287">1287</th><td><i>/*  2217*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1288">1288</th><td><i>/*  2219*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $rr</i></td></tr>
<tr><th id="1289">1289</th><td><i>/*  2220*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::CPCRdRr &amp; 255, unsigned(AVR::CPCRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPCRdRr" title='llvm::AVR::CPCRdRr' data-ref="llvm::AVR::CPCRdRr" data-ref-filename="llvm..AVR..CPCRdRr">CPCRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1290">1290</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1291">1291</th><td>             <i>// Src: (AVRcmpc i8:{ *:[i8] }:$rd, i8:{ *:[i8] }:$rr) - Complexity = 3</i></td></tr>
<tr><th id="1292">1292</th><td><i>             // Dst: (CPCRdRr:{ *:[i8] } i8:{ *:[i8] }:$rd, i8:{ *:[i8] }:$rr)</i></td></tr>
<tr><th id="1293">1293</th><td><i>/*  2228*/</i>  <i>/*Scope*/</i> <var>11</var>, <i>/*-&gt;2240*/</i></td></tr>
<tr><th id="1294">1294</th><td><i>/*  2229*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,</td></tr>
<tr><th id="1295">1295</th><td><i>/*  2231*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $src2</i></td></tr>
<tr><th id="1296">1296</th><td><i>/*  2232*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::CPCWRdRr &amp; 255, unsigned(AVR::CPCWRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::CPCWRdRr" title='llvm::AVR::CPCWRdRr' data-ref="llvm::AVR::CPCWRdRr" data-ref-filename="llvm..AVR..CPCWRdRr">CPCWRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueInput" title='llvm::SelectionDAGISel::OPFL_GlueInput' data-ref="llvm::SelectionDAGISel::OPFL_GlueInput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueInput">OPFL_GlueInput</a>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1297">1297</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1298">1298</th><td>             <i>// Src: (AVRcmpc i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2) - Complexity = 3</i></td></tr>
<tr><th id="1299">1299</th><td><i>             // Dst: (CPCWRdRr:{ *:[i8] } i16:{ *:[i16] }:$src, i16:{ *:[i16] }:$src2)</i></td></tr>
<tr><th id="1300">1300</th><td><i>/*  2240*/</i>  <var>0</var>, <i>/*End of Scope*/</i></td></tr>
<tr><th id="1301">1301</th><td><i>/*  2241*/</i> <i>/*SwitchOpcode*/</i> <var>25</var>, <a class="macro" href="#55" title="ISD::Constant &amp; 255, unsigned(ISD::Constant) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>),<i>// -&gt;2269</i></td></tr>
<tr><th id="1302">1302</th><td><i>/*  2244*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordNode" title='llvm::SelectionDAGISel::OPC_RecordNode' data-ref="llvm::SelectionDAGISel::OPC_RecordNode" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordNode">OPC_RecordNode</a>, <i>// #0 = $k</i></td></tr>
<tr><th id="1303">1303</th><td><i>/*  2245*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2257</i></td></tr>
<tr><th id="1304">1304</th><td><i>/*  2248*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="1305">1305</th><td><i>/*  2250*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDIRdK &amp; 255, unsigned(AVR::LDIRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDIRdK" title='llvm::AVR::LDIRdK' data-ref="llvm::AVR::LDIRdK" data-ref-filename="llvm..AVR..LDIRdK">LDIRdK</a>), <var>0</var>,</td></tr>
<tr><th id="1306">1306</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1307">1307</th><td>             <i>// Src: (imm:{ *:[i8] }):$k - Complexity = 3</i></td></tr>
<tr><th id="1308">1308</th><td><i>             // Dst: (LDIRdK:{ *:[i8] } (imm:{ *:[i8] }):$k)</i></td></tr>
<tr><th id="1309">1309</th><td><i>/*  2257*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2268</i></td></tr>
<tr><th id="1310">1310</th><td><i>/*  2259*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitConvertToTarget" title='llvm::SelectionDAGISel::OPC_EmitConvertToTarget' data-ref="llvm::SelectionDAGISel::OPC_EmitConvertToTarget" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitConvertToTarget">OPC_EmitConvertToTarget</a>, <var>0</var>,</td></tr>
<tr><th id="1311">1311</th><td><i>/*  2261*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::LDIWRdK &amp; 255, unsigned(AVR::LDIWRdK) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LDIWRdK" title='llvm::AVR::LDIWRdK' data-ref="llvm::AVR::LDIWRdK" data-ref-filename="llvm..AVR..LDIWRdK">LDIWRdK</a>), <var>0</var>,</td></tr>
<tr><th id="1312">1312</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>1</var><i>/*#Ops*/</i>, <var>1</var>, </td></tr>
<tr><th id="1313">1313</th><td>             <i>// Src: (imm:{ *:[i16] }):$src - Complexity = 3</i></td></tr>
<tr><th id="1314">1314</th><td><i>             // Dst: (LDIWRdK:{ *:[i16] } (imm:{ *:[i16] }):$src)</i></td></tr>
<tr><th id="1315">1315</th><td><i>/*  2268*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1316">1316</th><td><i>/*  2269*/</i> <i>/*SwitchOpcode*/</i> <var>24</var>, <a class="macro" href="#55" title="AVRISD::LSL &amp; 255, unsigned(AVRISD::LSL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSL" title='llvm::AVRISD::LSL' data-ref="llvm::AVRISD::LSL" data-ref-filename="llvm..AVRISD..LSL">LSL</a>),<i>// -&gt;2296</i></td></tr>
<tr><th id="1317">1317</th><td><i>/*  2272*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1318">1318</th><td><i>/*  2273*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2284</i></td></tr>
<tr><th id="1319">1319</th><td><i>/*  2276*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSLWRd &amp; 255, unsigned(AVR::LSLWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSLWRd" title='llvm::AVR::LSLWRd' data-ref="llvm::AVR::LSLWRd" data-ref-filename="llvm..AVR..LSLWRd">LSLWRd</a>), <var>0</var>,</td></tr>
<tr><th id="1320">1320</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1321">1321</th><td>             <i>// Src: (AVRlsl:{ *:[i16] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1322">1322</th><td><i>             // Dst: (LSLWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="1323">1323</th><td><i>/*  2284*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2295</i></td></tr>
<tr><th id="1324">1324</th><td><i>/*  2286*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ADDRdRr &amp; 255, unsigned(AVR::ADDRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ADDRdRr" title='llvm::AVR::ADDRdRr' data-ref="llvm::AVR::ADDRdRr" data-ref-filename="llvm..AVR..ADDRdRr">ADDRdRr</a>), <var>0</var>,</td></tr>
<tr><th id="1325">1325</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="1326">1326</th><td>             <i>// Src: (AVRlsl:{ *:[i8] } i8:{ *:[i8] }:$rd) - Complexity = 3</i></td></tr>
<tr><th id="1327">1327</th><td><i>             // Dst: (ADDRdRr:{ *:[i8] }:{ *:[i8] } GPR8:{ *:[i8] }:$rd, GPR8:{ *:[i8] }:$rd)</i></td></tr>
<tr><th id="1328">1328</th><td><i>/*  2295*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1329">1329</th><td><i>/*  2296*/</i> <i>/*SwitchOpcode*/</i> <var>11</var>, <a class="macro" href="#55" title="AVRISD::LSL7 &amp; 255, unsigned(AVRISD::LSL7) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSL7" title='llvm::AVRISD::LSL7' data-ref="llvm::AVRISD::LSL7" data-ref-filename="llvm..AVRISD..LSL7">LSL7</a>),<i>// -&gt;2310</i></td></tr>
<tr><th id="1330">1330</th><td><i>/*  2299*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1331">1331</th><td><i>/*  2300*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1332">1332</th><td><i>/*  2302*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSLB7Rd &amp; 255, unsigned(AVR::LSLB7Rd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSLB7Rd" title='llvm::AVR::LSLB7Rd' data-ref="llvm::AVR::LSLB7Rd" data-ref-filename="llvm..AVR..LSLB7Rd">LSLB7Rd</a>), <var>0</var>,</td></tr>
<tr><th id="1333">1333</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1334">1334</th><td>            <i>// Src: (AVRlsl7:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1335">1335</th><td><i>            // Dst: (LSLB7Rd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1336">1336</th><td><i>/*  2310*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="AVRISD::LSR &amp; 255, unsigned(AVRISD::LSR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR" title='llvm::AVRISD::LSR' data-ref="llvm::AVRISD::LSR" data-ref-filename="llvm..AVRISD..LSR">LSR</a>),<i>// -&gt;2336</i></td></tr>
<tr><th id="1337">1337</th><td><i>/*  2313*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1338">1338</th><td><i>/*  2314*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2325</i></td></tr>
<tr><th id="1339">1339</th><td><i>/*  2317*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSRRd &amp; 255, unsigned(AVR::LSRRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSRRd" title='llvm::AVR::LSRRd' data-ref="llvm::AVR::LSRRd" data-ref-filename="llvm..AVR..LSRRd">LSRRd</a>), <var>0</var>,</td></tr>
<tr><th id="1340">1340</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1341">1341</th><td>             <i>// Src: (AVRlsr:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1342">1342</th><td><i>             // Dst: (LSRRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1343">1343</th><td><i>/*  2325*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2335</i></td></tr>
<tr><th id="1344">1344</th><td><i>/*  2327*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSRWRd &amp; 255, unsigned(AVR::LSRWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSRWRd" title='llvm::AVR::LSRWRd' data-ref="llvm::AVR::LSRWRd" data-ref-filename="llvm..AVR..LSRWRd">LSRWRd</a>), <var>0</var>,</td></tr>
<tr><th id="1345">1345</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1346">1346</th><td>             <i>// Src: (AVRlsr:{ *:[i16] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1347">1347</th><td><i>             // Dst: (LSRWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="1348">1348</th><td><i>/*  2335*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1349">1349</th><td><i>/*  2336*/</i> <i>/*SwitchOpcode*/</i> <var>11</var>, <a class="macro" href="#55" title="AVRISD::LSR7 &amp; 255, unsigned(AVRISD::LSR7) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSR7" title='llvm::AVRISD::LSR7' data-ref="llvm::AVRISD::LSR7" data-ref-filename="llvm..AVRISD..LSR7">LSR7</a>),<i>// -&gt;2350</i></td></tr>
<tr><th id="1350">1350</th><td><i>/*  2339*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1351">1351</th><td><i>/*  2340*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1352">1352</th><td><i>/*  2342*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::LSRB7Rd &amp; 255, unsigned(AVR::LSRB7Rd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::LSRB7Rd" title='llvm::AVR::LSRB7Rd' data-ref="llvm::AVR::LSRB7Rd" data-ref-filename="llvm..AVR..LSRB7Rd">LSRB7Rd</a>), <var>0</var>,</td></tr>
<tr><th id="1353">1353</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1354">1354</th><td>            <i>// Src: (AVRlsr7:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1355">1355</th><td><i>            // Dst: (LSRB7Rd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1356">1356</th><td><i>/*  2350*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="AVRISD::ASR &amp; 255, unsigned(AVRISD::ASR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ASR" title='llvm::AVRISD::ASR' data-ref="llvm::AVRISD::ASR" data-ref-filename="llvm..AVRISD..ASR">ASR</a>),<i>// -&gt;2376</i></td></tr>
<tr><th id="1357">1357</th><td><i>/*  2353*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1358">1358</th><td><i>/*  2354*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2365</i></td></tr>
<tr><th id="1359">1359</th><td><i>/*  2357*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ASRRd &amp; 255, unsigned(AVR::ASRRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ASRRd" title='llvm::AVR::ASRRd' data-ref="llvm::AVR::ASRRd" data-ref-filename="llvm..AVR..ASRRd">ASRRd</a>), <var>0</var>,</td></tr>
<tr><th id="1360">1360</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1361">1361</th><td>             <i>// Src: (AVRasr:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1362">1362</th><td><i>             // Dst: (ASRRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1363">1363</th><td><i>/*  2365*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2375</i></td></tr>
<tr><th id="1364">1364</th><td><i>/*  2367*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ASRWRd &amp; 255, unsigned(AVR::ASRWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ASRWRd" title='llvm::AVR::ASRWRd' data-ref="llvm::AVR::ASRWRd" data-ref-filename="llvm..AVR..ASRWRd">ASRWRd</a>), <var>0</var>,</td></tr>
<tr><th id="1365">1365</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1366">1366</th><td>             <i>// Src: (AVRasr:{ *:[i16] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1367">1367</th><td><i>             // Dst: (ASRWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="1368">1368</th><td><i>/*  2375*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1369">1369</th><td><i>/*  2376*/</i> <i>/*SwitchOpcode*/</i> <var>11</var>, <a class="macro" href="#55" title="AVRISD::ASR7 &amp; 255, unsigned(AVRISD::ASR7) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ASR7" title='llvm::AVRISD::ASR7' data-ref="llvm::AVRISD::ASR7" data-ref-filename="llvm..AVRISD..ASR7">ASR7</a>),<i>// -&gt;2390</i></td></tr>
<tr><th id="1370">1370</th><td><i>/*  2379*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1371">1371</th><td><i>/*  2380*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1372">1372</th><td><i>/*  2382*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ASRB7Rd &amp; 255, unsigned(AVR::ASRB7Rd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ASRB7Rd" title='llvm::AVR::ASRB7Rd' data-ref="llvm::AVR::ASRB7Rd" data-ref-filename="llvm..AVR..ASRB7Rd">ASRB7Rd</a>), <var>0</var>,</td></tr>
<tr><th id="1373">1373</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1374">1374</th><td>            <i>// Src: (AVRasr7:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1375">1375</th><td><i>            // Dst: (ASRB7Rd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1376">1376</th><td><i>/*  2390*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="AVRISD::ROL &amp; 255, unsigned(AVRISD::ROL) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ROL" title='llvm::AVRISD::ROL' data-ref="llvm::AVRISD::ROL" data-ref-filename="llvm..AVRISD..ROL">ROL</a>),<i>// -&gt;2416</i></td></tr>
<tr><th id="1377">1377</th><td><i>/*  2393*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1378">1378</th><td><i>/*  2394*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2405</i></td></tr>
<tr><th id="1379">1379</th><td><i>/*  2397*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ROLBRd &amp; 255, unsigned(AVR::ROLBRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ROLBRd" title='llvm::AVR::ROLBRd' data-ref="llvm::AVR::ROLBRd" data-ref-filename="llvm..AVR..ROLBRd">ROLBRd</a>), <var>0</var>,</td></tr>
<tr><th id="1380">1380</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1381">1381</th><td>             <i>// Src: (AVRrol:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1382">1382</th><td><i>             // Dst: (ROLBRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1383">1383</th><td><i>/*  2405*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2415</i></td></tr>
<tr><th id="1384">1384</th><td><i>/*  2407*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ROLWRd &amp; 255, unsigned(AVR::ROLWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ROLWRd" title='llvm::AVR::ROLWRd' data-ref="llvm::AVR::ROLWRd" data-ref-filename="llvm..AVR..ROLWRd">ROLWRd</a>), <var>0</var>,</td></tr>
<tr><th id="1385">1385</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1386">1386</th><td>             <i>// Src: (AVRrol:{ *:[i16] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1387">1387</th><td><i>             // Dst: (ROLWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="1388">1388</th><td><i>/*  2415*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1389">1389</th><td><i>/*  2416*/</i> <i>/*SwitchOpcode*/</i> <var>23</var>, <a class="macro" href="#55" title="AVRISD::ROR &amp; 255, unsigned(AVRISD::ROR) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ROR" title='llvm::AVRISD::ROR' data-ref="llvm::AVRISD::ROR" data-ref-filename="llvm..AVRISD..ROR">ROR</a>),<i>// -&gt;2442</i></td></tr>
<tr><th id="1390">1390</th><td><i>/*  2419*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1391">1391</th><td><i>/*  2420*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2431</i></td></tr>
<tr><th id="1392">1392</th><td><i>/*  2423*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::RORBRd &amp; 255, unsigned(AVR::RORBRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RORBRd" title='llvm::AVR::RORBRd' data-ref="llvm::AVR::RORBRd" data-ref-filename="llvm..AVR..RORBRd">RORBRd</a>), <var>0</var>,</td></tr>
<tr><th id="1393">1393</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1394">1394</th><td>             <i>// Src: (AVRror:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1395">1395</th><td><i>             // Dst: (RORBRd:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1396">1396</th><td><i>/*  2431*/</i>  <i>/*SwitchType*/</i> <var>8</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2441</i></td></tr>
<tr><th id="1397">1397</th><td><i>/*  2433*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::RORWRd &amp; 255, unsigned(AVR::RORWRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::RORWRd" title='llvm::AVR::RORWRd' data-ref="llvm::AVR::RORWRd" data-ref-filename="llvm..AVR..RORWRd">RORWRd</a>), <var>0</var>,</td></tr>
<tr><th id="1398">1398</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1399">1399</th><td>             <i>// Src: (AVRror:{ *:[i16] } i16:{ *:[i16] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1400">1400</th><td><i>             // Dst: (RORWRd:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src)</i></td></tr>
<tr><th id="1401">1401</th><td><i>/*  2441*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1402">1402</th><td><i>/*  2442*/</i> <i>/*SwitchOpcode*/</i> <var>10</var>, <a class="macro" href="#55" title="AVRISD::SWAP &amp; 255, unsigned(AVRISD::SWAP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::SWAP" title='llvm::AVRISD::SWAP' data-ref="llvm::AVRISD::SWAP" data-ref-filename="llvm..AVRISD..SWAP">SWAP</a>),<i>// -&gt;2455</i></td></tr>
<tr><th id="1403">1403</th><td><i>/*  2445*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1404">1404</th><td><i>/*  2446*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckType" title='llvm::SelectionDAGISel::OPC_CheckType' data-ref="llvm::SelectionDAGISel::OPC_CheckType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckType">OPC_CheckType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1405">1405</th><td><i>/*  2448*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="AVR::SWAPRd &amp; 255, unsigned(AVR::SWAPRd) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SWAPRd" title='llvm::AVR::SWAPRd' data-ref="llvm::AVR::SWAPRd" data-ref-filename="llvm..AVR..SWAPRd">SWAPRd</a>), <var>0</var>,</td></tr>
<tr><th id="1406">1406</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1407">1407</th><td>            <i>// Src: (AVRSwap:{ *:[i8] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1408">1408</th><td><i>            // Dst: (SWAPRd:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1409">1409</th><td><i>/*  2455*/</i> <i>/*SwitchOpcode*/</i> <var>9</var>, <a class="macro" href="#55" title="ISD::SIGN_EXTEND &amp; 255, unsigned(ISD::SIGN_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND" title='llvm::ISD::SIGN_EXTEND' data-ref="llvm::ISD::SIGN_EXTEND" data-ref-filename="llvm..ISD..SIGN_EXTEND">SIGN_EXTEND</a>),<i>// -&gt;2467</i></td></tr>
<tr><th id="1410">1410</th><td><i>/*  2458*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1411">1411</th><td><i>/*  2459*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SEXT &amp; 255, unsigned(AVR::SEXT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SEXT" title='llvm::AVR::SEXT' data-ref="llvm::AVR::SEXT" data-ref-filename="llvm..AVR..SEXT">SEXT</a>), <var>0</var>,</td></tr>
<tr><th id="1412">1412</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1413">1413</th><td>            <i>// Src: (sext:{ *:[i16] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1414">1414</th><td><i>            // Dst: (SEXT:{ *:[i16] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1415">1415</th><td><i>/*  2467*/</i> <i>/*SwitchOpcode*/</i> <var>9</var>, <a class="macro" href="#55" title="ISD::ZERO_EXTEND &amp; 255, unsigned(ISD::ZERO_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ZERO_EXTEND" title='llvm::ISD::ZERO_EXTEND' data-ref="llvm::ISD::ZERO_EXTEND" data-ref-filename="llvm..ISD..ZERO_EXTEND">ZERO_EXTEND</a>),<i>// -&gt;2479</i></td></tr>
<tr><th id="1416">1416</th><td><i>/*  2470*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1417">1417</th><td><i>/*  2471*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ZEXT &amp; 255, unsigned(AVR::ZEXT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ZEXT" title='llvm::AVR::ZEXT' data-ref="llvm::AVR::ZEXT" data-ref-filename="llvm..AVR..ZEXT">ZEXT</a>), <var>0</var>,</td></tr>
<tr><th id="1418">1418</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>0</var>, </td></tr>
<tr><th id="1419">1419</th><td>            <i>// Src: (zext:{ *:[i16] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1420">1420</th><td><i>            // Dst: (ZEXT:{ *:[i16] }:{ *:[i8] } i8:{ *:[i8] }:$src)</i></td></tr>
<tr><th id="1421">1421</th><td><i>/*  2479*/</i> <i>/*SwitchOpcode*/</i> <var>12</var>, <a class="macro" href="#55" title="AVRISD::TST &amp; 255, unsigned(AVRISD::TST) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::TST" title='llvm::AVRISD::TST' data-ref="llvm::AVRISD::TST" data-ref-filename="llvm..AVRISD..TST">TST</a>),<i>// -&gt;2494</i></td></tr>
<tr><th id="1422">1422</th><td><i>/*  2482*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $rd</i></td></tr>
<tr><th id="1423">1423</th><td><i>/*  2483*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild0Type" title='llvm::SelectionDAGISel::OPC_CheckChild0Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild0Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild0Type">OPC_CheckChild0Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1424">1424</th><td><i>/*  2485*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::ANDRdRr &amp; 255, unsigned(AVR::ANDRdRr) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::ANDRdRr" title='llvm::AVR::ANDRdRr' data-ref="llvm::AVR::ANDRdRr" data-ref-filename="llvm..AVR..ANDRdRr">ANDRdRr</a>), <var>0</var>|<a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPFL_GlueOutput" title='llvm::SelectionDAGISel::OPFL_GlueOutput' data-ref="llvm::SelectionDAGISel::OPFL_GlueOutput" data-ref-filename="llvm..SelectionDAGISel..OPFL_GlueOutput">OPFL_GlueOutput</a>,</td></tr>
<tr><th id="1425">1425</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>0</var>, </td></tr>
<tr><th id="1426">1426</th><td>            <i>// Src: (AVRtst i8:{ *:[i8] }:$rd) - Complexity = 3</i></td></tr>
<tr><th id="1427">1427</th><td><i>            // Dst: (ANDRdRr:{ *:[i8] }:{ *:[i8] } GPR8:{ *:[i8] }:$rd, GPR8:{ *:[i8] }:$rd)</i></td></tr>
<tr><th id="1428">1428</th><td><i>/*  2494*/</i> <i>/*SwitchOpcode*/</i> <var>19</var>, <a class="macro" href="#55" title="ISD::ANY_EXTEND &amp; 255, unsigned(ISD::ANY_EXTEND) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ANY_EXTEND" title='llvm::ISD::ANY_EXTEND' data-ref="llvm::ISD::ANY_EXTEND" data-ref-filename="llvm..ISD..ANY_EXTEND">ANY_EXTEND</a>),<i>// -&gt;2516</i></td></tr>
<tr><th id="1429">1429</th><td><i>/*  2497*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1430">1430</th><td><i>/*  2498*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="TargetOpcode::IMPLICIT_DEF &amp; 255, unsigned(TargetOpcode::IMPLICIT_DEF) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#57" title='llvm::TargetOpcode::IMPLICIT_DEF' data-ref="llvm::TargetOpcode::IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..IMPLICIT_DEF">IMPLICIT_DEF</a>), <var>0</var>,</td></tr>
<tr><th id="1431">1431</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>0</var><i>/*#Ops*/</i>,  <i>// Results = #1</i></td></tr>
<tr><th id="1432">1432</th><td><i>/*  2504*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::sub_lo" title='llvm::AVR::sub_lo' data-ref="llvm::AVR::sub_lo" data-ref-filename="llvm..AVR..sub_lo">sub_lo</a>,</td></tr>
<tr><th id="1433">1433</th><td><i>/*  2507*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo1" title='llvm::SelectionDAGISel::OPC_MorphNodeTo1' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo1" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo1">OPC_MorphNodeTo1</a>, <a class="macro" href="#55" title="TargetOpcode::INSERT_SUBREG &amp; 255, unsigned(TargetOpcode::INSERT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="1434">1434</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <var>3</var><i>/*#Ops*/</i>, <var>1</var>, <var>0</var>, <var>2</var>, </td></tr>
<tr><th id="1435">1435</th><td>            <i>// Src: (anyext:{ *:[i16] } i8:{ *:[i8] }:$src) - Complexity = 3</i></td></tr>
<tr><th id="1436">1436</th><td><i>            // Dst: (INSERT_SUBREG:{ *:[i16] } (IMPLICIT_DEF:{ *:[i16] }), i8:{ *:[i8] }:$src, sub_lo:{ *:[i32] })</i></td></tr>
<tr><th id="1437">1437</th><td><i>/*  2516*/</i> <i>/*SwitchOpcode*/</i> <var>24</var>, <a class="macro" href="#55" title="ISD::SIGN_EXTEND_INREG &amp; 255, unsigned(ISD::SIGN_EXTEND_INREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(ISD::<a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SIGN_EXTEND_INREG" title='llvm::ISD::SIGN_EXTEND_INREG' data-ref="llvm::ISD::SIGN_EXTEND_INREG" data-ref-filename="llvm..ISD..SIGN_EXTEND_INREG">SIGN_EXTEND_INREG</a>),<i>// -&gt;2543</i></td></tr>
<tr><th id="1438">1438</th><td><i>/*  2519*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1439">1439</th><td><i>/*  2520*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveChild1" title='llvm::SelectionDAGISel::OPC_MoveChild1' data-ref="llvm::SelectionDAGISel::OPC_MoveChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveChild1">OPC_MoveChild1</a>,</td></tr>
<tr><th id="1440">1440</th><td><i>/*  2521*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckValueType" title='llvm::SelectionDAGISel::OPC_CheckValueType' data-ref="llvm::SelectionDAGISel::OPC_CheckValueType" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckValueType">OPC_CheckValueType</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1441">1441</th><td><i>/*  2523*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MoveParent" title='llvm::SelectionDAGISel::OPC_MoveParent' data-ref="llvm::SelectionDAGISel::OPC_MoveParent" data-ref-filename="llvm..SelectionDAGISel..OPC_MoveParent">OPC_MoveParent</a>,</td></tr>
<tr><th id="1442">1442</th><td><i>/*  2524*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitInteger" title='llvm::SelectionDAGISel::OPC_EmitInteger' data-ref="llvm::SelectionDAGISel::OPC_EmitInteger" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitInteger">OPC_EmitInteger</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">AVR::</span><a class="enum" href="AVRGenRegisterInfo.inc.html#llvm::AVR::sub_lo" title='llvm::AVR::sub_lo' data-ref="llvm::AVR::sub_lo" data-ref-filename="llvm..AVR..sub_lo">sub_lo</a>,</td></tr>
<tr><th id="1443">1443</th><td><i>/*  2527*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_EmitNode1" title='llvm::SelectionDAGISel::OPC_EmitNode1' data-ref="llvm::SelectionDAGISel::OPC_EmitNode1" data-ref-filename="llvm..SelectionDAGISel..OPC_EmitNode1">OPC_EmitNode1</a>, <a class="macro" href="#55" title="TargetOpcode::EXTRACT_SUBREG &amp; 255, unsigned(TargetOpcode::EXTRACT_SUBREG) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(TargetOpcode::<a class="enum" href="../../../../llvm/include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG" data-ref-filename="llvm..TargetOpcode..EXTRACT_SUBREG">EXTRACT_SUBREG</a>), <var>0</var>,</td></tr>
<tr><th id="1444">1444</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>,  <i>// Results = #2</i></td></tr>
<tr><th id="1445">1445</th><td><i>/*  2535*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::SEXT &amp; 255, unsigned(AVR::SEXT) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::SEXT" title='llvm::AVR::SEXT' data-ref="llvm::AVR::SEXT" data-ref-filename="llvm..AVR..SEXT">SEXT</a>), <var>0</var>,</td></tr>
<tr><th id="1446">1446</th><td>                <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>1</var><i>/*#Ops*/</i>, <var>2</var>, </td></tr>
<tr><th id="1447">1447</th><td>            <i>// Src: (sext_inreg:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[Other] }) - Complexity = 3</i></td></tr>
<tr><th id="1448">1448</th><td><i>            // Dst: (SEXT:{ *:[i16] }:{ *:[i8] } (EXTRACT_SUBREG:{ *:[i8] } i16:{ *:[i16] }:$src, sub_lo:{ *:[i32] }))</i></td></tr>
<tr><th id="1449">1449</th><td><i>/*  2543*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::LSLLOOP &amp; 255, unsigned(AVRISD::LSLLOOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSLLOOP" title='llvm::AVRISD::LSLLOOP' data-ref="llvm::AVRISD::LSLLOOP" data-ref-filename="llvm..AVRISD..LSLLOOP">LSLLOOP</a>),<i>// -&gt;2574</i></td></tr>
<tr><th id="1450">1450</th><td><i>/*  2546*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1451">1451</th><td><i>/*  2547*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cnt</i></td></tr>
<tr><th id="1452">1452</th><td><i>/*  2548*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1453">1453</th><td><i>/*  2550*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2562</i></td></tr>
<tr><th id="1454">1454</th><td><i>/*  2553*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Lsl8 &amp; 255, unsigned(AVR::Lsl8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Lsl8" title='llvm::AVR::Lsl8' data-ref="llvm::AVR::Lsl8" data-ref-filename="llvm..AVR..Lsl8">Lsl8</a>), <var>0</var>,</td></tr>
<tr><th id="1455">1455</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1456">1456</th><td>             <i>// Src: (AVRlslLoop:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1457">1457</th><td><i>             // Dst: (Lsl8:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1458">1458</th><td><i>/*  2562*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2573</i></td></tr>
<tr><th id="1459">1459</th><td><i>/*  2564*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Lsl16 &amp; 255, unsigned(AVR::Lsl16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Lsl16" title='llvm::AVR::Lsl16' data-ref="llvm::AVR::Lsl16" data-ref-filename="llvm..AVR..Lsl16">Lsl16</a>), <var>0</var>,</td></tr>
<tr><th id="1460">1460</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1461">1461</th><td>             <i>// Src: (AVRlslLoop:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1462">1462</th><td><i>             // Dst: (Lsl16:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1463">1463</th><td><i>/*  2573*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1464">1464</th><td><i>/*  2574*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::LSRLOOP &amp; 255, unsigned(AVRISD::LSRLOOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::LSRLOOP" title='llvm::AVRISD::LSRLOOP' data-ref="llvm::AVRISD::LSRLOOP" data-ref-filename="llvm..AVRISD..LSRLOOP">LSRLOOP</a>),<i>// -&gt;2605</i></td></tr>
<tr><th id="1465">1465</th><td><i>/*  2577*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1466">1466</th><td><i>/*  2578*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cnt</i></td></tr>
<tr><th id="1467">1467</th><td><i>/*  2579*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1468">1468</th><td><i>/*  2581*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2593</i></td></tr>
<tr><th id="1469">1469</th><td><i>/*  2584*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Lsr8 &amp; 255, unsigned(AVR::Lsr8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Lsr8" title='llvm::AVR::Lsr8' data-ref="llvm::AVR::Lsr8" data-ref-filename="llvm..AVR..Lsr8">Lsr8</a>), <var>0</var>,</td></tr>
<tr><th id="1470">1470</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1471">1471</th><td>             <i>// Src: (AVRlsrLoop:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1472">1472</th><td><i>             // Dst: (Lsr8:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1473">1473</th><td><i>/*  2593*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2604</i></td></tr>
<tr><th id="1474">1474</th><td><i>/*  2595*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Lsr16 &amp; 255, unsigned(AVR::Lsr16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Lsr16" title='llvm::AVR::Lsr16' data-ref="llvm::AVR::Lsr16" data-ref-filename="llvm..AVR..Lsr16">Lsr16</a>), <var>0</var>,</td></tr>
<tr><th id="1475">1475</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1476">1476</th><td>             <i>// Src: (AVRlsrLoop:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1477">1477</th><td><i>             // Dst: (Lsr16:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1478">1478</th><td><i>/*  2604*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1479">1479</th><td><i>/*  2605*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::ROLLOOP &amp; 255, unsigned(AVRISD::ROLLOOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ROLLOOP" title='llvm::AVRISD::ROLLOOP' data-ref="llvm::AVRISD::ROLLOOP" data-ref-filename="llvm..AVRISD..ROLLOOP">ROLLOOP</a>),<i>// -&gt;2636</i></td></tr>
<tr><th id="1480">1480</th><td><i>/*  2608*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1481">1481</th><td><i>/*  2609*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cnt</i></td></tr>
<tr><th id="1482">1482</th><td><i>/*  2610*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1483">1483</th><td><i>/*  2612*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2624</i></td></tr>
<tr><th id="1484">1484</th><td><i>/*  2615*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Rol8 &amp; 255, unsigned(AVR::Rol8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Rol8" title='llvm::AVR::Rol8' data-ref="llvm::AVR::Rol8" data-ref-filename="llvm..AVR..Rol8">Rol8</a>), <var>0</var>,</td></tr>
<tr><th id="1485">1485</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1486">1486</th><td>             <i>// Src: (AVRrolLoop:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1487">1487</th><td><i>             // Dst: (Rol8:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1488">1488</th><td><i>/*  2624*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2635</i></td></tr>
<tr><th id="1489">1489</th><td><i>/*  2626*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Rol16 &amp; 255, unsigned(AVR::Rol16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Rol16" title='llvm::AVR::Rol16' data-ref="llvm::AVR::Rol16" data-ref-filename="llvm..AVR..Rol16">Rol16</a>), <var>0</var>,</td></tr>
<tr><th id="1490">1490</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1491">1491</th><td>             <i>// Src: (AVRrolLoop:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1492">1492</th><td><i>             // Dst: (Rol16:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1493">1493</th><td><i>/*  2635*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1494">1494</th><td><i>/*  2636*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::RORLOOP &amp; 255, unsigned(AVRISD::RORLOOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::RORLOOP" title='llvm::AVRISD::RORLOOP' data-ref="llvm::AVRISD::RORLOOP" data-ref-filename="llvm..AVRISD..RORLOOP">RORLOOP</a>),<i>// -&gt;2667</i></td></tr>
<tr><th id="1495">1495</th><td><i>/*  2639*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1496">1496</th><td><i>/*  2640*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cnt</i></td></tr>
<tr><th id="1497">1497</th><td><i>/*  2641*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1498">1498</th><td><i>/*  2643*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2655</i></td></tr>
<tr><th id="1499">1499</th><td><i>/*  2646*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Ror8 &amp; 255, unsigned(AVR::Ror8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Ror8" title='llvm::AVR::Ror8' data-ref="llvm::AVR::Ror8" data-ref-filename="llvm..AVR..Ror8">Ror8</a>), <var>0</var>,</td></tr>
<tr><th id="1500">1500</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1501">1501</th><td>             <i>// Src: (AVRrorLoop:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1502">1502</th><td><i>             // Dst: (Ror8:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1503">1503</th><td><i>/*  2655*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2666</i></td></tr>
<tr><th id="1504">1504</th><td><i>/*  2657*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Ror16 &amp; 255, unsigned(AVR::Ror16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Ror16" title='llvm::AVR::Ror16' data-ref="llvm::AVR::Ror16" data-ref-filename="llvm..AVR..Ror16">Ror16</a>), <var>0</var>,</td></tr>
<tr><th id="1505">1505</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1506">1506</th><td>             <i>// Src: (AVRrorLoop:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1507">1507</th><td><i>             // Dst: (Ror16:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1508">1508</th><td><i>/*  2666*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1509">1509</th><td><i>/*  2667*/</i> <i>/*SwitchOpcode*/</i> <var>28</var>, <a class="macro" href="#55" title="AVRISD::ASRLOOP &amp; 255, unsigned(AVRISD::ASRLOOP) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVRISD::<a class="enum" href="../../../../llvm/lib/Target/AVR/AVRISelLowering.h.html#llvm::AVRISD::ASRLOOP" title='llvm::AVRISD::ASRLOOP' data-ref="llvm::AVRISD::ASRLOOP" data-ref-filename="llvm..AVRISD..ASRLOOP">ASRLOOP</a>),<i>// -&gt;2698</i></td></tr>
<tr><th id="1510">1510</th><td><i>/*  2670*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild0" title='llvm::SelectionDAGISel::OPC_RecordChild0' data-ref="llvm::SelectionDAGISel::OPC_RecordChild0" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild0">OPC_RecordChild0</a>, <i>// #0 = $src</i></td></tr>
<tr><th id="1511">1511</th><td><i>/*  2671*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_RecordChild1" title='llvm::SelectionDAGISel::OPC_RecordChild1' data-ref="llvm::SelectionDAGISel::OPC_RecordChild1" data-ref-filename="llvm..SelectionDAGISel..OPC_RecordChild1">OPC_RecordChild1</a>, <i>// #1 = $cnt</i></td></tr>
<tr><th id="1512">1512</th><td><i>/*  2672*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_CheckChild1Type" title='llvm::SelectionDAGISel::OPC_CheckChild1Type' data-ref="llvm::SelectionDAGISel::OPC_CheckChild1Type" data-ref-filename="llvm..SelectionDAGISel..OPC_CheckChild1Type">OPC_CheckChild1Type</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,</td></tr>
<tr><th id="1513">1513</th><td><i>/*  2674*/</i>  <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_SwitchType" title='llvm::SelectionDAGISel::OPC_SwitchType' data-ref="llvm::SelectionDAGISel::OPC_SwitchType" data-ref-filename="llvm..SelectionDAGISel..OPC_SwitchType">OPC_SwitchType</a> <i>/*2 cases */</i>, <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>,<i>// -&gt;2686</i></td></tr>
<tr><th id="1514">1514</th><td><i>/*  2677*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Asr8 &amp; 255, unsigned(AVR::Asr8) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Asr8" title='llvm::AVR::Asr8' data-ref="llvm::AVR::Asr8" data-ref-filename="llvm..AVR..Asr8">Asr8</a>), <var>0</var>,</td></tr>
<tr><th id="1515">1515</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1516">1516</th><td>             <i>// Src: (AVRasrLoop:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1517">1517</th><td><i>             // Dst: (Asr8:{ *:[i8] }:{ *:[i8] } i8:{ *:[i8] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1518">1518</th><td><i>/*  2686*/</i>  <i>/*SwitchType*/</i> <var>9</var>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>,<i>// -&gt;2697</i></td></tr>
<tr><th id="1519">1519</th><td><i>/*  2688*/</i>   <a class="enum" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::OPC_MorphNodeTo2" title='llvm::SelectionDAGISel::OPC_MorphNodeTo2' data-ref="llvm::SelectionDAGISel::OPC_MorphNodeTo2" data-ref-filename="llvm..SelectionDAGISel..OPC_MorphNodeTo2">OPC_MorphNodeTo2</a>, <a class="macro" href="#55" title="AVR::Asr16 &amp; 255, unsigned(AVR::Asr16) &gt;&gt; 8" data-ref="_M/TARGET_VAL">TARGET_VAL</a>(AVR::<a class="enum" href="AVRGenInstrInfo.inc.html#llvm::AVR::Asr16" title='llvm::AVR::Asr16' data-ref="llvm::AVR::Asr16" data-ref-filename="llvm..AVR..Asr16">Asr16</a>), <var>0</var>,</td></tr>
<tr><th id="1520">1520</th><td>                 <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>, <a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>, <var>2</var><i>/*#Ops*/</i>, <var>0</var>, <var>1</var>, </td></tr>
<tr><th id="1521">1521</th><td>             <i>// Src: (AVRasrLoop:{ *:[i16] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt) - Complexity = 3</i></td></tr>
<tr><th id="1522">1522</th><td><i>             // Dst: (Asr16:{ *:[i16] }:{ *:[i8] } i16:{ *:[i16] }:$src, i8:{ *:[i8] }:$cnt)</i></td></tr>
<tr><th id="1523">1523</th><td><i>/*  2697*/</i>  <var>0</var>, <i>// EndSwitchType</i></td></tr>
<tr><th id="1524">1524</th><td><i>/*  2698*/</i> <var>0</var>, <i>// EndSwitchOpcode</i></td></tr>
<tr><th id="1525">1525</th><td>    <var>0</var></td></tr>
<tr><th id="1526">1526</th><td>  }; <i>// Total Array size is 2700 bytes</i></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <i>// Opcode Histogram:</i></td></tr>
<tr><th id="1529">1529</th><td><i>  // #OPC_Scope                                = 35</i></td></tr>
<tr><th id="1530">1530</th><td><i>  // #OPC_RecordNode                           = 20</i></td></tr>
<tr><th id="1531">1531</th><td><i>  // #OPC_RecordChild                          = 96</i></td></tr>
<tr><th id="1532">1532</th><td><i>  // #OPC_RecordMemRef                         = 11</i></td></tr>
<tr><th id="1533">1533</th><td><i>  // #OPC_CaptureGlueInput                     = 9</i></td></tr>
<tr><th id="1534">1534</th><td><i>  // #OPC_MoveChild                            = 51</i></td></tr>
<tr><th id="1535">1535</th><td><i>  // #OPC_MoveParent                           = 62</i></td></tr>
<tr><th id="1536">1536</th><td><i>  // #OPC_CheckSame                            = 0</i></td></tr>
<tr><th id="1537">1537</th><td><i>  // #OPC_CheckChildSame                       = 2</i></td></tr>
<tr><th id="1538">1538</th><td><i>  // #OPC_CheckPatternPredicate                = 19</i></td></tr>
<tr><th id="1539">1539</th><td><i>  // #OPC_CheckPredicate                       = 71</i></td></tr>
<tr><th id="1540">1540</th><td><i>  // #OPC_CheckOpcode                          = 47</i></td></tr>
<tr><th id="1541">1541</th><td><i>  // #OPC_SwitchOpcode                         = 4</i></td></tr>
<tr><th id="1542">1542</th><td><i>  // #OPC_CheckType                            = 41</i></td></tr>
<tr><th id="1543">1543</th><td><i>  // #OPC_SwitchType                           = 32</i></td></tr>
<tr><th id="1544">1544</th><td><i>  // #OPC_CheckChildType                       = 25</i></td></tr>
<tr><th id="1545">1545</th><td><i>  // #OPC_CheckInteger                         = 0</i></td></tr>
<tr><th id="1546">1546</th><td><i>  // #OPC_CheckChildInteger                    = 13</i></td></tr>
<tr><th id="1547">1547</th><td><i>  // #OPC_CheckCondCode                        = 0</i></td></tr>
<tr><th id="1548">1548</th><td><i>  // #OPC_CheckChild2CondCode                  = 0</i></td></tr>
<tr><th id="1549">1549</th><td><i>  // #OPC_CheckValueType                       = 1</i></td></tr>
<tr><th id="1550">1550</th><td><i>  // #OPC_CheckComplexPat                      = 6</i></td></tr>
<tr><th id="1551">1551</th><td><i>  // #OPC_CheckAndImm                          = 0</i></td></tr>
<tr><th id="1552">1552</th><td><i>  // #OPC_CheckOrImm                           = 0</i></td></tr>
<tr><th id="1553">1553</th><td><i>  // #OPC_CheckImmAllOnesV                     = 0</i></td></tr>
<tr><th id="1554">1554</th><td><i>  // #OPC_CheckImmAllZerosV                    = 0</i></td></tr>
<tr><th id="1555">1555</th><td><i>  // #OPC_CheckFoldableChainNode               = 2</i></td></tr>
<tr><th id="1556">1556</th><td><i>  // #OPC_EmitInteger                          = 0</i></td></tr>
<tr><th id="1557">1557</th><td><i>  // #OPC_EmitStringInteger                    = 4</i></td></tr>
<tr><th id="1558">1558</th><td><i>  // #OPC_EmitRegister                         = 0</i></td></tr>
<tr><th id="1559">1559</th><td><i>  // #OPC_EmitConvertToTarget                  = 40</i></td></tr>
<tr><th id="1560">1560</th><td><i>  // #OPC_EmitMergeInputChains                 = 59</i></td></tr>
<tr><th id="1561">1561</th><td><i>  // #OPC_EmitCopyToReg                        = 0</i></td></tr>
<tr><th id="1562">1562</th><td><i>  // #OPC_EmitNode                             = 2</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // #OPC_EmitNodeXForm                        = 14</i></td></tr>
<tr><th id="1564">1564</th><td><i>  // #OPC_CompleteMatch                        = 0</i></td></tr>
<tr><th id="1565">1565</th><td><i>  // #OPC_MorphNodeTo                          = 146</i></td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <u>#undef <a class="macro" href="#55" data-ref="_M/TARGET_VAL">TARGET_VAL</a></u></td></tr>
<tr><th id="1568">1568</th><td>  <a class="member fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" title='llvm::SelectionDAGISel::SelectCodeCommon' data-ref="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj" data-ref-filename="_ZN4llvm16SelectionDAGISel16SelectCodeCommonEPNS_6SDNodeEPKhj">SelectCodeCommon</a>(<a class="local col4 ref" href="#14N" title='N' data-ref="14N" data-ref-filename="14N">N</a>, <a class="local col5 ref" href="#15MatcherTable" title='MatcherTable' data-ref="15MatcherTable" data-ref-filename="15MatcherTable">MatcherTable</a>,<b>sizeof</b>(<a class="local col5 ref" href="#15MatcherTable" title='MatcherTable' data-ref="15MatcherTable" data-ref-filename="15MatcherTable">MatcherTable</a>));</td></tr>
<tr><th id="1569">1569</th><td>}</td></tr>
<tr><th id="1570">1570</th><td><u>#<span data-ppcond="50">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td><u>#<span data-ppcond="1572">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="1573">1573</th><td><em>bool</em> CheckPatternPredicate(<em>unsigned</em> PredNo) <em>const</em> override;</td></tr>
<tr><th id="1574">1574</th><td><u>#<span data-ppcond="1572">endif</span></u></td></tr>
<tr><th id="1575">1575</th><td><u>#<span data-ppcond="1575">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1576">1576</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZNK4llvm15AVRDAGToDAGISel21CheckPatternPredicateEj" title='llvm::AVRDAGToDAGISel::CheckPatternPredicate' data-ref="_ZNK4llvm15AVRDAGToDAGISel21CheckPatternPredicateEj" data-ref-filename="_ZNK4llvm15AVRDAGToDAGISel21CheckPatternPredicateEj">CheckPatternPredicate</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="16PredNo" title='PredNo' data-type='unsigned int' data-ref="16PredNo" data-ref-filename="16PredNo">PredNo</dfn>) <em>const</em></td></tr>
<tr><th id="1577">1577</th><td><u>#<span data-ppcond="1577">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1578">1578</th><td>  override</td></tr>
<tr><th id="1579">1579</th><td><u>#<span data-ppcond="1577">endif</span></u></td></tr>
<tr><th id="1580">1580</th><td>{</td></tr>
<tr><th id="1581">1581</th><td>  <b>switch</b> (<a class="local col6 ref" href="#16PredNo" title='PredNo' data-ref="16PredNo" data-ref-filename="16PredNo">PredNo</a>) {</td></tr>
<tr><th id="1582">1582</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid predicate in table?"</q>);</td></tr>
<tr><th id="1583">1583</th><td>  <b>case</b> <var>0</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget7hasSRAMEv" title='llvm::AVRSubtarget::hasSRAM' data-ref="_ZNK4llvm12AVRSubtarget7hasSRAMEv" data-ref-filename="_ZNK4llvm12AVRSubtarget7hasSRAMEv">hasSRAM</a>());</td></tr>
<tr><th id="1584">1584</th><td>  <b>case</b> <var>1</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget11hasADDSUBIWEv" title='llvm::AVRSubtarget::hasADDSUBIW' data-ref="_ZNK4llvm12AVRSubtarget11hasADDSUBIWEv" data-ref-filename="_ZNK4llvm12AVRSubtarget11hasADDSUBIWEv">hasADDSUBIW</a>());</td></tr>
<tr><th id="1585">1585</th><td>  <b>case</b> <var>2</var>: <b>return</b> (<a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget10hasJMPCALLEv" title='llvm::AVRSubtarget::hasJMPCALL' data-ref="_ZNK4llvm12AVRSubtarget10hasJMPCALLEv" data-ref-filename="_ZNK4llvm12AVRSubtarget10hasJMPCALLEv">hasJMPCALL</a>());</td></tr>
<tr><th id="1586">1586</th><td>  }</td></tr>
<tr><th id="1587">1587</th><td>}</td></tr>
<tr><th id="1588">1588</th><td><u>#<span data-ppcond="1575">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1589">1589</th><td></td></tr>
<tr><th id="1590">1590</th><td><u>#<span data-ppcond="1590">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="1591">1591</th><td><em>bool</em> CheckNodePredicate(SDNode *Node, <em>unsigned</em> PredNo) <em>const</em> override;</td></tr>
<tr><th id="1592">1592</th><td><u>#<span data-ppcond="1590">endif</span></u></td></tr>
<tr><th id="1593">1593</th><td><u>#<span data-ppcond="1593">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1594">1594</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZNK4llvm15AVRDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj" title='llvm::AVRDAGToDAGISel::CheckNodePredicate' data-ref="_ZNK4llvm15AVRDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj" data-ref-filename="_ZNK4llvm15AVRDAGToDAGISel18CheckNodePredicateEPNS_6SDNodeEj">CheckNodePredicate</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="17Node" title='Node' data-type='llvm::SDNode *' data-ref="17Node" data-ref-filename="17Node">Node</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18PredNo" title='PredNo' data-type='unsigned int' data-ref="18PredNo" data-ref-filename="18PredNo">PredNo</dfn>) <em>const</em></td></tr>
<tr><th id="1595">1595</th><td><u>#<span data-ppcond="1595">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1596">1596</th><td>  override</td></tr>
<tr><th id="1597">1597</th><td><u>#<span data-ppcond="1595">endif</span></u></td></tr>
<tr><th id="1598">1598</th><td>{</td></tr>
<tr><th id="1599">1599</th><td>  <b>switch</b> (<a class="local col8 ref" href="#18PredNo" title='PredNo' data-ref="18PredNo" data-ref-filename="18PredNo">PredNo</a>) {</td></tr>
<tr><th id="1600">1600</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid predicate in table?"</q>);</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <var>0</var>: {</td></tr>
<tr><th id="1602">1602</th><td>    <i>// Predicate_lowioaddr8</i></td></tr>
<tr><th id="1603">1603</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="19N" title='N' data-type='llvm::ConstantSDNode *' data-ref="19N" data-ref-filename="19N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1604">1604</th><td>    (<em>void</em>)<a class="local col9 ref" href="#19N" title='N' data-ref="19N" data-ref-filename="19N">N</a>;</td></tr>
<tr><th id="1605">1605</th><td></td></tr>
<tr><th id="1606">1606</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="20offset" title='offset' data-type='uint8_t' data-ref="20offset" data-ref-filename="20offset">offset</dfn> = <a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" title='llvm::AVRSubtarget::getIORegisterOffset' data-ref="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" data-ref-filename="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv">getIORegisterOffset</a>();</td></tr>
<tr><th id="1607">1607</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="21val" title='val' data-type='uint64_t' data-ref="21val" data-ref-filename="21val">val</dfn> = <a class="local col9 ref" href="#19N" title='N' data-ref="19N" data-ref-filename="19N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() - <a class="local col0 ref" href="#20offset" title='offset' data-ref="20offset" data-ref-filename="20offset">offset</a>;</td></tr>
<tr><th id="1608">1608</th><td>  <b>return</b> <a class="local col1 ref" href="#21val" title='val' data-ref="21val" data-ref-filename="21val">val</a> &lt; <var>0x20</var>;</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>  }</td></tr>
<tr><th id="1611">1611</th><td>  <b>case</b> <var>1</var>: {</td></tr>
<tr><th id="1612">1612</th><td>    <i>// Predicate_unindexedload</i></td></tr>
<tr><th id="1613">1613</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="22N" title='N' data-type='llvm::SDNode *' data-ref="22N" data-ref-filename="22N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1614">1614</th><td>    (<em>void</em>)<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>;</td></tr>
<tr><th id="1615">1615</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col2 ref" href="#22N" title='N' data-ref="22N" data-ref-filename="22N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1616">1616</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1617">1617</th><td></td></tr>
<tr><th id="1618">1618</th><td>  }</td></tr>
<tr><th id="1619">1619</th><td>  <b>case</b> <var>2</var>: {</td></tr>
<tr><th id="1620">1620</th><td>    <i>// Predicate_load</i></td></tr>
<tr><th id="1621">1621</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="23N" title='N' data-type='llvm::SDNode *' data-ref="23N" data-ref-filename="23N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1622">1622</th><td>    (<em>void</em>)<a class="local col3 ref" href="#23N" title='N' data-ref="23N" data-ref-filename="23N">N</a>;</td></tr>
<tr><th id="1623">1623</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::LoadSDNode" title='llvm::LoadSDNode' data-ref="llvm::LoadSDNode" data-ref-filename="llvm..LoadSDNode">LoadSDNode</a>&gt;(<a class="local col3 ref" href="#23N" title='N' data-ref="23N" data-ref-filename="23N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm10LoadSDNode16getExtensionTypeEv" title='llvm::LoadSDNode::getExtensionType' data-ref="_ZNK4llvm10LoadSDNode16getExtensionTypeEv" data-ref-filename="_ZNK4llvm10LoadSDNode16getExtensionTypeEv">getExtensionType</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NON_EXTLOAD" title='llvm::ISD::NON_EXTLOAD' data-ref="llvm::ISD::NON_EXTLOAD" data-ref-filename="llvm..ISD..NON_EXTLOAD">NON_EXTLOAD</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1624">1624</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td>  }</td></tr>
<tr><th id="1627">1627</th><td>  <b>case</b> <var>3</var>: {</td></tr>
<tr><th id="1628">1628</th><td>    <i>// Predicate_iobitpos8</i></td></tr>
<tr><th id="1629">1629</th><td>    <em>auto</em> *<dfn class="local col4 decl" id="24N" title='N' data-type='llvm::ConstantSDNode *' data-ref="24N" data-ref-filename="24N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1630">1630</th><td>    (<em>void</em>)<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>;</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td>  <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>(<a class="local col4 ref" href="#24N" title='N' data-ref="24N" data-ref-filename="24N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()));</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  }</td></tr>
<tr><th id="1635">1635</th><td>  <b>case</b> <var>4</var>: {</td></tr>
<tr><th id="1636">1636</th><td>    <i>// Predicate_unindexedstore</i></td></tr>
<tr><th id="1637">1637</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="25N" title='N' data-type='llvm::SDNode *' data-ref="25N" data-ref-filename="25N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1638">1638</th><td>    (<em>void</em>)<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>;</td></tr>
<tr><th id="1639">1639</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col5 ref" href="#25N" title='N' data-ref="25N" data-ref-filename="25N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>() != <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UNINDEXED" title='llvm::ISD::UNINDEXED' data-ref="llvm::ISD::UNINDEXED" data-ref-filename="llvm..ISD..UNINDEXED">UNINDEXED</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1640">1640</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>  }</td></tr>
<tr><th id="1643">1643</th><td>  <b>case</b> <var>5</var>: {</td></tr>
<tr><th id="1644">1644</th><td>    <i>// Predicate_store</i></td></tr>
<tr><th id="1645">1645</th><td><i>    // Predicate_istore</i></td></tr>
<tr><th id="1646">1646</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="26N" title='N' data-type='llvm::SDNode *' data-ref="26N" data-ref-filename="26N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1647">1647</th><td>    (<em>void</em>)<a class="local col6 ref" href="#26N" title='N' data-ref="26N" data-ref-filename="26N">N</a>;</td></tr>
<tr><th id="1648">1648</th><td> <b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col6 ref" href="#26N" title='N' data-ref="26N" data-ref-filename="26N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" title='llvm::StoreSDNode::isTruncatingStore' data-ref="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv" data-ref-filename="_ZNK4llvm11StoreSDNode17isTruncatingStoreEv">isTruncatingStore</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1649">1649</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1650">1650</th><td></td></tr>
<tr><th id="1651">1651</th><td>  }</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> <var>6</var>: {</td></tr>
<tr><th id="1653">1653</th><td>    <i>// Predicate_iobitposn8</i></td></tr>
<tr><th id="1654">1654</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="27N" title='N' data-type='llvm::ConstantSDNode *' data-ref="27N" data-ref-filename="27N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1655">1655</th><td>    (<em>void</em>)<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>;</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td>  <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_32Ej" title='llvm::isPowerOf2_32' data-ref="_ZN4llvm13isPowerOf2_32Ej" data-ref-filename="_ZN4llvm13isPowerOf2_32Ej">isPowerOf2_32</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>(~<a class="local col7 ref" href="#27N" title='N' data-ref="27N" data-ref-filename="27N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()));</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  }</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> <var>7</var>: {</td></tr>
<tr><th id="1661">1661</th><td>    <i>// Predicate_ioaddr8</i></td></tr>
<tr><th id="1662">1662</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="28N" title='N' data-type='llvm::ConstantSDNode *' data-ref="28N" data-ref-filename="28N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1663">1663</th><td>    (<em>void</em>)<a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>;</td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="29offset" title='offset' data-type='uint8_t' data-ref="29offset" data-ref-filename="29offset">offset</dfn> = <a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" title='llvm::AVRSubtarget::getIORegisterOffset' data-ref="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" data-ref-filename="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv">getIORegisterOffset</a>();</td></tr>
<tr><th id="1666">1666</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="30val" title='val' data-type='uint64_t' data-ref="30val" data-ref-filename="30val">val</dfn> = <a class="local col8 ref" href="#28N" title='N' data-ref="28N" data-ref-filename="28N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() - <a class="local col9 ref" href="#29offset" title='offset' data-ref="29offset" data-ref-filename="29offset">offset</a>;</td></tr>
<tr><th id="1667">1667</th><td>  <b>return</b> <a class="local col0 ref" href="#30val" title='val' data-ref="30val" data-ref-filename="30val">val</a> &lt; <var>0x40</var>;</td></tr>
<tr><th id="1668">1668</th><td></td></tr>
<tr><th id="1669">1669</th><td>  }</td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> <var>8</var>: {</td></tr>
<tr><th id="1671">1671</th><td>    <i>// Predicate_post_store</i></td></tr>
<tr><th id="1672">1672</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="31N" title='N' data-type='llvm::SDNode *' data-ref="31N" data-ref-filename="31N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1673">1673</th><td>    (<em>void</em>)<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>;</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode" data-ref-filename="llvm..ISD..MemIndexedMode">MemIndexedMode</a> <dfn class="local col2 decl" id="32AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="32AM" data-ref-filename="32AM">AM</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col1 ref" href="#31N" title='N' data-ref="31N" data-ref-filename="31N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1676">1676</th><td>  <b>return</b> <a class="local col2 ref" href="#32AM" title='AM' data-ref="32AM" data-ref-filename="32AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::POST_INC" title='llvm::ISD::POST_INC' data-ref="llvm::ISD::POST_INC" data-ref-filename="llvm..ISD..POST_INC">POST_INC</a> || <a class="local col2 ref" href="#32AM" title='AM' data-ref="32AM" data-ref-filename="32AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::POST_DEC" title='llvm::ISD::POST_DEC' data-ref="llvm::ISD::POST_DEC" data-ref-filename="llvm..ISD..POST_DEC">POST_DEC</a>;</td></tr>
<tr><th id="1677">1677</th><td></td></tr>
<tr><th id="1678">1678</th><td>  }</td></tr>
<tr><th id="1679">1679</th><td>  <b>case</b> <var>9</var>: {</td></tr>
<tr><th id="1680">1680</th><td>    <i>// Predicate_pre_store</i></td></tr>
<tr><th id="1681">1681</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="33N" title='N' data-type='llvm::SDNode *' data-ref="33N" data-ref-filename="33N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1682">1682</th><td>    (<em>void</em>)<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>;</td></tr>
<tr><th id="1683">1683</th><td></td></tr>
<tr><th id="1684">1684</th><td>  <span class="namespace">ISD::</span><a class="type" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MemIndexedMode" title='llvm::ISD::MemIndexedMode' data-ref="llvm::ISD::MemIndexedMode" data-ref-filename="llvm..ISD..MemIndexedMode">MemIndexedMode</a> <dfn class="local col4 decl" id="34AM" title='AM' data-type='ISD::MemIndexedMode' data-ref="34AM" data-ref-filename="34AM">AM</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::StoreSDNode" title='llvm::StoreSDNode' data-ref="llvm::StoreSDNode" data-ref-filename="llvm..StoreSDNode">StoreSDNode</a>&gt;(<a class="local col3 ref" href="#33N" title='N' data-ref="33N" data-ref-filename="33N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" title='llvm::LSBaseSDNode::getAddressingMode' data-ref="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv" data-ref-filename="_ZNK4llvm12LSBaseSDNode17getAddressingModeEv">getAddressingMode</a>();</td></tr>
<tr><th id="1685">1685</th><td>  <b>return</b> <a class="local col4 ref" href="#34AM" title='AM' data-ref="34AM" data-ref-filename="34AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::PRE_INC" title='llvm::ISD::PRE_INC' data-ref="llvm::ISD::PRE_INC" data-ref-filename="llvm..ISD..PRE_INC">PRE_INC</a> || <a class="local col4 ref" href="#34AM" title='AM' data-ref="34AM" data-ref-filename="34AM">AM</a> == <span class="namespace">ISD::</span><a class="enum" href="../../../../llvm/include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::PRE_DEC" title='llvm::ISD::PRE_DEC' data-ref="llvm::ISD::PRE_DEC" data-ref-filename="llvm..ISD..PRE_DEC">PRE_DEC</a>;</td></tr>
<tr><th id="1686">1686</th><td></td></tr>
<tr><th id="1687">1687</th><td>  }</td></tr>
<tr><th id="1688">1688</th><td>  <b>case</b> <var>10</var>: {</td></tr>
<tr><th id="1689">1689</th><td>    <i>// Predicate_ioaddr16</i></td></tr>
<tr><th id="1690">1690</th><td>    <em>auto</em> *<dfn class="local col5 decl" id="35N" title='N' data-type='llvm::ConstantSDNode *' data-ref="35N" data-ref-filename="35N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1691">1691</th><td>    (<em>void</em>)<a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>;</td></tr>
<tr><th id="1692">1692</th><td></td></tr>
<tr><th id="1693">1693</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="36offset" title='offset' data-type='uint8_t' data-ref="36offset" data-ref-filename="36offset">offset</dfn> = <a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" title='llvm::AVRSubtarget::getIORegisterOffset' data-ref="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" data-ref-filename="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv">getIORegisterOffset</a>();</td></tr>
<tr><th id="1694">1694</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="37val" title='val' data-type='uint64_t' data-ref="37val" data-ref-filename="37val">val</dfn> = <a class="local col5 ref" href="#35N" title='N' data-ref="35N" data-ref-filename="35N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>() - <a class="local col6 ref" href="#36offset" title='offset' data-ref="36offset" data-ref-filename="36offset">offset</a>;</td></tr>
<tr><th id="1695">1695</th><td>  <b>return</b> <a class="local col7 ref" href="#37val" title='val' data-ref="37val" data-ref-filename="37val">val</a> &lt; <var>0x3f</var>;</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>  }</td></tr>
<tr><th id="1698">1698</th><td>  <b>case</b> <var>11</var>: {</td></tr>
<tr><th id="1699">1699</th><td>    <i>// Predicate_uimm6</i></td></tr>
<tr><th id="1700">1700</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="38N" title='N' data-type='llvm::ConstantSDNode *' data-ref="38N" data-ref-filename="38N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1701">1701</th><td>    (<em>void</em>)<a class="local col8 ref" href="#38N" title='N' data-ref="38N" data-ref-filename="38N">N</a>;</td></tr>
<tr><th id="1702">1702</th><td> <b>return</b> <a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>6</var>&gt;(<a class="local col8 ref" href="#38N" title='N' data-ref="38N" data-ref-filename="38N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()); </td></tr>
<tr><th id="1703">1703</th><td>  }</td></tr>
<tr><th id="1704">1704</th><td>  <b>case</b> <var>12</var>: {</td></tr>
<tr><th id="1705">1705</th><td>    <i>// Predicate_imm0_63_neg</i></td></tr>
<tr><th id="1706">1706</th><td>    <em>auto</em> *<dfn class="local col9 decl" id="39N" title='N' data-type='llvm::ConstantSDNode *' data-ref="39N" data-ref-filename="39N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>);</td></tr>
<tr><th id="1707">1707</th><td>    (<em>void</em>)<a class="local col9 ref" href="#39N" title='N' data-ref="39N" data-ref-filename="39N">N</a>;</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="40val" title='val' data-type='int64_t' data-ref="40val" data-ref-filename="40val">val</dfn> = -<a class="local col9 ref" href="#39N" title='N' data-ref="39N" data-ref-filename="39N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1710">1710</th><td>  <b>return</b> <a class="local col0 ref" href="#40val" title='val' data-ref="40val" data-ref-filename="40val">val</a> &gt;= <var>0</var> &amp;&amp; <a class="local col0 ref" href="#40val" title='val' data-ref="40val" data-ref-filename="40val">val</a> &lt; <var>64</var>;</td></tr>
<tr><th id="1711">1711</th><td></td></tr>
<tr><th id="1712">1712</th><td>  }</td></tr>
<tr><th id="1713">1713</th><td>  <b>case</b> <var>13</var>: {</td></tr>
<tr><th id="1714">1714</th><td>    <i>// Predicate_atomic_load_8</i></td></tr>
<tr><th id="1715">1715</th><td><i>    // Predicate_atomic_store_8</i></td></tr>
<tr><th id="1716">1716</th><td><i>    // Predicate_atomic_load_add_8</i></td></tr>
<tr><th id="1717">1717</th><td><i>    // Predicate_atomic_load_sub_8</i></td></tr>
<tr><th id="1718">1718</th><td><i>    // Predicate_atomic_load_and_8</i></td></tr>
<tr><th id="1719">1719</th><td><i>    // Predicate_atomic_load_or_8</i></td></tr>
<tr><th id="1720">1720</th><td><i>    // Predicate_atomic_load_xor_8</i></td></tr>
<tr><th id="1721">1721</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col1 decl" id="41N" title='N' data-type='llvm::SDNode *' data-ref="41N" data-ref-filename="41N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1722">1722</th><td>    (<em>void</em>)<a class="local col1 ref" href="#41N" title='N' data-ref="41N" data-ref-filename="41N">N</a>;</td></tr>
<tr><th id="1723">1723</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col1 ref" href="#41N" title='N' data-ref="41N" data-ref-filename="41N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1724">1724</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1725">1725</th><td></td></tr>
<tr><th id="1726">1726</th><td>  }</td></tr>
<tr><th id="1727">1727</th><td>  <b>case</b> <var>14</var>: {</td></tr>
<tr><th id="1728">1728</th><td>    <i>// Predicate_atomic_load_16</i></td></tr>
<tr><th id="1729">1729</th><td><i>    // Predicate_atomic_store_16</i></td></tr>
<tr><th id="1730">1730</th><td><i>    // Predicate_atomic_load_add_16</i></td></tr>
<tr><th id="1731">1731</th><td><i>    // Predicate_atomic_load_sub_16</i></td></tr>
<tr><th id="1732">1732</th><td><i>    // Predicate_atomic_load_and_16</i></td></tr>
<tr><th id="1733">1733</th><td><i>    // Predicate_atomic_load_or_16</i></td></tr>
<tr><th id="1734">1734</th><td><i>    // Predicate_atomic_load_xor_16</i></td></tr>
<tr><th id="1735">1735</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="42N" title='N' data-type='llvm::SDNode *' data-ref="42N" data-ref-filename="42N">N</dfn> = <a class="local col7 ref" href="#17Node" title='Node' data-ref="17Node" data-ref-filename="17Node">Node</a>;</td></tr>
<tr><th id="1736">1736</th><td>    (<em>void</em>)<a class="local col2 ref" href="#42N" title='N' data-ref="42N" data-ref-filename="42N">N</a>;</td></tr>
<tr><th id="1737">1737</th><td><b>if</b> (<a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MemSDNode" title='llvm::MemSDNode' data-ref="llvm::MemSDNode" data-ref-filename="llvm..MemSDNode">MemSDNode</a>&gt;(<a class="local col2 ref" href="#42N" title='N' data-ref="42N" data-ref-filename="42N">N</a>)-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm9MemSDNode11getMemoryVTEv" title='llvm::MemSDNode::getMemoryVT' data-ref="_ZNK4llvm9MemSDNode11getMemoryVTEv" data-ref-filename="_ZNK4llvm9MemSDNode11getMemoryVTEv">getMemoryVT</a>() <a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1738">1738</th><td><b>return</b> <b>true</b>;</td></tr>
<tr><th id="1739">1739</th><td></td></tr>
<tr><th id="1740">1740</th><td>  }</td></tr>
<tr><th id="1741">1741</th><td>  }</td></tr>
<tr><th id="1742">1742</th><td>}</td></tr>
<tr><th id="1743">1743</th><td><u>#<span data-ppcond="1593">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1744">1744</th><td></td></tr>
<tr><th id="1745">1745</th><td><u>#<span data-ppcond="1745">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="1746">1746</th><td><em>bool</em> CheckComplexPattern(SDNode *Root, SDNode *Parent,</td></tr>
<tr><th id="1747">1747</th><td>      SDValue N, <em>unsigned</em> PatternNo,</td></tr>
<tr><th id="1748">1748</th><td>      SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt;&gt; &amp;Result) override;</td></tr>
<tr><th id="1749">1749</th><td><u>#<span data-ppcond="1745">endif</span></u></td></tr>
<tr><th id="1750">1750</th><td><u>#<span data-ppcond="1750">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1751">1751</th><td><em>bool</em> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN4llvm15AVRDAGToDAGISel19CheckComplexPatternEPNS_6SDNodeES2_NS_7SDValueEjRNS_15SmallVectorImplISt4pairIS3_S2_EEE" title='llvm::AVRDAGToDAGISel::CheckComplexPattern' data-ref="_ZN4llvm15AVRDAGToDAGISel19CheckComplexPatternEPNS_6SDNodeES2_NS_7SDValueEjRNS_15SmallVectorImplISt4pairIS3_S2_EEE" data-ref-filename="_ZN4llvm15AVRDAGToDAGISel19CheckComplexPatternEPNS_6SDNodeES2_NS_7SDValueEjRNS_15SmallVectorImplISt4pairIS3_S2_EEE">CheckComplexPattern</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="43Root" title='Root' data-type='llvm::SDNode *' data-ref="43Root" data-ref-filename="43Root">Root</dfn>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="44Parent" title='Parent' data-type='llvm::SDNode *' data-ref="44Parent" data-ref-filename="44Parent">Parent</dfn>,</td></tr>
<tr><th id="1752">1752</th><td>      <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="45N" title='N' data-type='llvm::SDValue' data-ref="45N" data-ref-filename="45N">N</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46PatternNo" title='PatternNo' data-type='unsigned int' data-ref="46PatternNo" data-ref-filename="46PatternNo">PatternNo</dfn>,</td></tr>
<tr><th id="1753">1753</th><td>      <a class="type" href="../../../../llvm/include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>, <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *&gt;&gt; &amp;<dfn class="local col7 decl" id="47Result" title='Result' data-type='SmallVectorImpl&lt;std::pair&lt;SDValue, SDNode *&gt; &gt; &amp;' data-ref="47Result" data-ref-filename="47Result">Result</dfn>)</td></tr>
<tr><th id="1754">1754</th><td><u>#<span data-ppcond="1754">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1755">1755</th><td>  override</td></tr>
<tr><th id="1756">1756</th><td><u>#<span data-ppcond="1754">endif</span></u></td></tr>
<tr><th id="1757">1757</th><td>{</td></tr>
<tr><th id="1758">1758</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48NextRes" title='NextRes' data-type='unsigned int' data-ref="48NextRes" data-ref-filename="48NextRes">NextRes</dfn> = <a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="1759">1759</th><td>  <b>switch</b> (<a class="local col6 ref" href="#46PatternNo" title='PatternNo' data-ref="46PatternNo" data-ref-filename="46PatternNo">PatternNo</a>) {</td></tr>
<tr><th id="1760">1760</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid pattern # in table?"</q>);</td></tr>
<tr><th id="1761">1761</th><td>  <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1762">1762</th><td>    <a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a>.<a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113" data-ref-filename="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl2685113">resize</a>(<a class="local col8 ref" href="#48NextRes" title='NextRes' data-ref="48NextRes" data-ref-filename="48NextRes">NextRes</a>+<var>2</var>);</td></tr>
<tr><th id="1763">1763</th><td>  <b>return</b> <a class="tu member fn" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#_ZN4llvm15AVRDAGToDAGISel10SelectAddrEPNS_6SDNodeENS_7SDValueERS3_S4_" title='llvm::AVRDAGToDAGISel::SelectAddr' data-use='c' data-ref="_ZN4llvm15AVRDAGToDAGISel10SelectAddrEPNS_6SDNodeENS_7SDValueERS3_S4_" data-ref-filename="_ZN4llvm15AVRDAGToDAGISel10SelectAddrEPNS_6SDNodeENS_7SDValueERS3_S4_">SelectAddr</a>(<a class="local col3 ref" href="#43Root" title='Root' data-ref="43Root" data-ref-filename="43Root">Root</a>, <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col5 ref" href="#45N" title='N' data-ref="45N" data-ref-filename="45N">N</a>, <span class='refarg'><a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#48NextRes" title='NextRes' data-ref="48NextRes" data-ref-filename="48NextRes">NextRes</a>+<var>0</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>, <span class='refarg'><a class="local col7 ref" href="#47Result" title='Result' data-ref="47Result" data-ref-filename="47Result">Result</a><a class="ref fn" href="../../../../llvm/include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#48NextRes" title='NextRes' data-ref="48NextRes" data-ref-filename="48NextRes">NextRes</a>+<var>1</var>]</a>.<span class='ref field' title='std::pair&lt;llvm::SDValue, llvm::SDNode *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span></span>);</td></tr>
<tr><th id="1764">1764</th><td>  }</td></tr>
<tr><th id="1765">1765</th><td>}</td></tr>
<tr><th id="1766">1766</th><td><u>#<span data-ppcond="1750">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1767">1767</th><td></td></tr>
<tr><th id="1768">1768</th><td><u>#<span data-ppcond="1768">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="1769">1769</th><td>SDValue RunSDNodeXForm(SDValue V, <em>unsigned</em> XFormNo) override;</td></tr>
<tr><th id="1770">1770</th><td><u>#<span data-ppcond="1768">endif</span></u></td></tr>
<tr><th id="1771">1771</th><td><u>#<span data-ppcond="1771">if</span> defined(<span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span>) || <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1772">1772</th><td><a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <a class="macro" href="#44" title="" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a> <dfn class="virtual decl def fn" id="_ZN4llvm15AVRDAGToDAGISel14RunSDNodeXFormENS_7SDValueEj" title='llvm::AVRDAGToDAGISel::RunSDNodeXForm' data-ref="_ZN4llvm15AVRDAGToDAGISel14RunSDNodeXFormENS_7SDValueEj" data-ref-filename="_ZN4llvm15AVRDAGToDAGISel14RunSDNodeXFormENS_7SDValueEj">RunSDNodeXForm</dfn>(<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="49V" title='V' data-type='llvm::SDValue' data-ref="49V" data-ref-filename="49V">V</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50XFormNo" title='XFormNo' data-type='unsigned int' data-ref="50XFormNo" data-ref-filename="50XFormNo">XFormNo</dfn>)</td></tr>
<tr><th id="1773">1773</th><td><u>#<span data-ppcond="1773">if</span> <a class="macro" href="#36" title="1" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1774">1774</th><td>  override</td></tr>
<tr><th id="1775">1775</th><td><u>#<span data-ppcond="1773">endif</span></u></td></tr>
<tr><th id="1776">1776</th><td>{</td></tr>
<tr><th id="1777">1777</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50XFormNo" title='XFormNo' data-ref="50XFormNo" data-ref-filename="50XFormNo">XFormNo</a>) {</td></tr>
<tr><th id="1778">1778</th><td>  <b>default</b>: <a class="macro" href="../../../../llvm/include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid xform # in table?"</q>);</td></tr>
<tr><th id="1779">1779</th><td>  <b>case</b> <var>0</var>: {  <i>// ioaddr_XFORM</i></td></tr>
<tr><th id="1780">1780</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col1 decl" id="51N" title='N' data-type='llvm::ConstantSDNode *' data-ref="51N" data-ref-filename="51N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#49V" title='V' data-ref="49V" data-ref-filename="49V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1781">1781</th><td></td></tr>
<tr><th id="1782">1782</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="52offset" title='offset' data-type='uint8_t' data-ref="52offset" data-ref-filename="52offset">offset</dfn> = <a class="tu member field" href="../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html#llvm::AVRDAGToDAGISel::Subtarget" title='llvm::AVRDAGToDAGISel::Subtarget' data-use='r' data-ref="llvm::AVRDAGToDAGISel::Subtarget" data-ref-filename="llvm..AVRDAGToDAGISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="../../../../llvm/lib/Target/AVR/AVRSubtarget.h.html#_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" title='llvm::AVRSubtarget::getIORegisterOffset' data-ref="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv" data-ref-filename="_ZNK4llvm12AVRSubtarget19getIORegisterOffsetEv">getIORegisterOffset</a>();</td></tr>
<tr><th id="1783">1783</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>(<a class="local col1 ref" href="#51N" title='N' data-ref="51N" data-ref-filename="51N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>()) - <a class="local col2 ref" href="#52offset" title='offset' data-ref="52offset" data-ref-filename="52offset">offset</a>,</td></tr>
<tr><th id="1784">1784</th><td>                                   <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col1 ref" href="#51N" title='N' data-ref="51N" data-ref-filename="51N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>);</td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td>  }</td></tr>
<tr><th id="1787">1787</th><td>  <b>case</b> <var>1</var>: {  <i>// iobitpos8_XFORM</i></td></tr>
<tr><th id="1788">1788</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col3 decl" id="53N" title='N' data-type='llvm::ConstantSDNode *' data-ref="53N" data-ref-filename="53N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#49V" title='V' data-ref="49V" data-ref-filename="49V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>(<a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>())),</td></tr>
<tr><th id="1791">1791</th><td>                                   <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#53N" title='N' data-ref="53N" data-ref-filename="53N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>);</td></tr>
<tr><th id="1792">1792</th><td></td></tr>
<tr><th id="1793">1793</th><td>  }</td></tr>
<tr><th id="1794">1794</th><td>  <b>case</b> <var>2</var>: {  <i>// iobitposn8_XFORM</i></td></tr>
<tr><th id="1795">1795</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col4 decl" id="54N" title='N' data-type='llvm::ConstantSDNode *' data-ref="54N" data-ref-filename="54N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#49V" title='V' data-ref="49V" data-ref-filename="49V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1796">1796</th><td></td></tr>
<tr><th id="1797">1797</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantEmRKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref fn" href="../../../../llvm/include/llvm/Support/MathExtras.h.html#_ZN4llvm7Log2_32Ej" title='llvm::Log2_32' data-ref="_ZN4llvm7Log2_32Ej" data-ref-filename="_ZN4llvm7Log2_32Ej">Log2_32</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>(~<a class="local col4 ref" href="#54N" title='N' data-ref="54N" data-ref-filename="54N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getZExtValueEv" title='llvm::ConstantSDNode::getZExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getZExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getZExtValueEv">getZExtValue</a>())),</td></tr>
<tr><th id="1798">1798</th><td>                                   <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col4 ref" href="#54N" title='N' data-ref="54N" data-ref-filename="54N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>);</td></tr>
<tr><th id="1799">1799</th><td></td></tr>
<tr><th id="1800">1800</th><td>  }</td></tr>
<tr><th id="1801">1801</th><td>  <b>case</b> <var>3</var>: {  <i>// imm16_neg_XFORM</i></td></tr>
<tr><th id="1802">1802</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col5 decl" id="55N" title='N' data-type='llvm::ConstantSDNode *' data-ref="55N" data-ref-filename="55N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#49V" title='V' data-ref="49V" data-ref-filename="49V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref fn" href="../../../../llvm/include/llvm/ADT/APInt.h.html#_ZN4llvmngENS_5APIntE" title='llvm::operator-' data-ref="_ZN4llvmngENS_5APIntE" data-ref-filename="_ZN4llvmngENS_5APIntE">-</a><a class="ref fn fake" href="../../../../llvm/include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>(), <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col5 ref" href="#55N" title='N' data-ref="55N" data-ref-filename="55N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>);</td></tr>
<tr><th id="1805">1805</th><td></td></tr>
<tr><th id="1806">1806</th><td>  }</td></tr>
<tr><th id="1807">1807</th><td>  <b>case</b> <var>4</var>: {  <i>// imm8_neg_XFORM</i></td></tr>
<tr><th id="1808">1808</th><td>    <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a> *<dfn class="local col6 decl" id="56N" title='N' data-type='llvm::ConstantSDNode *' data-ref="56N" data-ref-filename="56N">N</dfn> = <a class="ref fn" href="../../../../llvm/include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col9 ref" href="#49V" title='V' data-ref="49V" data-ref-filename="49V">V</a>.<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue7getNodeEv" title='llvm::SDValue::getNode' data-ref="_ZNK4llvm7SDValue7getNodeEv" data-ref-filename="_ZNK4llvm7SDValue7getNodeEv">getNode</a>());</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td>  <b>return</b> <a class="member field" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGISel.h.html#llvm::SelectionDAGISel::CurDAG" title='llvm::SelectionDAGISel::CurDAG' data-ref="llvm::SelectionDAGISel::CurDAG" data-ref-filename="llvm..SelectionDAGISel..CurDAG">CurDAG</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" title='llvm::SelectionDAG::getTargetConstant' data-ref="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb" data-ref-filename="_ZN4llvm12SelectionDAG17getTargetConstantERKNS_5APIntERKNS_5SDLocENS_3EVTEb">getTargetConstant</a>(<a class="ref fn" href="../../../../llvm/include/llvm/ADT/APInt.h.html#_ZN4llvmngENS_5APIntE" title='llvm::operator-' data-ref="_ZN4llvmngENS_5APIntE" data-ref-filename="_ZN4llvmngENS_5APIntE">-</a><a class="ref fn fake" href="../../../../llvm/include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col6 ref" href="#56N" title='N' data-ref="56N" data-ref-filename="56N">N</a>-&gt;<a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode13getAPIntValueEv" title='llvm::ConstantSDNode::getAPIntValue' data-ref="_ZNK4llvm14ConstantSDNode13getAPIntValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode13getAPIntValueEv">getAPIntValue</a>(), <a class="type" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../../llvm/include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col6 ref" href="#56N" title='N' data-ref="56N" data-ref-filename="56N">N</a>), <a class="ref fn fake" href="../../../../llvm/include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../../llvm/include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>);</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td>  }</td></tr>
<tr><th id="1813">1813</th><td>  }</td></tr>
<tr><th id="1814">1814</th><td>}</td></tr>
<tr><th id="1815">1815</th><td><u>#<span data-ppcond="1771">endif</span> // GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1816">1816</th><td></td></tr>
<tr><th id="1817">1817</th><td></td></tr>
<tr><th id="1818">1818</th><td><u>#<span data-ppcond="1818">ifdef</span> <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1819">1819</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/DAGISEL_INLINE">DAGISEL_INLINE</a></u></td></tr>
<tr><th id="1820">1820</th><td><u>#<span data-ppcond="1818">endif</span></u></td></tr>
<tr><th id="1821">1821</th><td><u>#<span data-ppcond="1821">ifdef</span> <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="1822">1822</th><td><u>#undef <a class="macro" href="#44" data-ref="_M/DAGISEL_CLASS_COLONCOLON">DAGISEL_CLASS_COLONCOLON</a></u></td></tr>
<tr><th id="1823">1823</th><td><u>#<span data-ppcond="1821">endif</span></u></td></tr>
<tr><th id="1824">1824</th><td><u>#<span data-ppcond="1824">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_DECL">GET_DAGISEL_DECL</span></u></td></tr>
<tr><th id="1825">1825</th><td><u>#undef GET_DAGISEL_DECL</u></td></tr>
<tr><th id="1826">1826</th><td><u>#<span data-ppcond="1824">endif</span></u></td></tr>
<tr><th id="1827">1827</th><td><u>#<span data-ppcond="1827">ifdef</span> <span class="macro" data-ref="_M/GET_DAGISEL_BODY">GET_DAGISEL_BODY</span></u></td></tr>
<tr><th id="1828">1828</th><td><u>#undef GET_DAGISEL_BODY</u></td></tr>
<tr><th id="1829">1829</th><td><u>#<span data-ppcond="1827">endif</span></u></td></tr>
<tr><th id="1830">1830</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp.html'>llvm/llvm/lib/Target/AVR/AVRISelDAGToDAG.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>