$date
	Sun Oct 23 05:33:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#630966
b10 &
b10 %
1$
b10 !
1"
#630967
0"
#630970
b1 &
b1 %
1#
#630974
b0 &
0#
b0 %
0$
#1674833
1"
#1674834
b10 &
b10 %
1$
#1674835
0"
#1674838
b1 &
1#
b1 %
#1674842
b0 &
b0 %
0#
0$
#2707687
b1001 !
1"
#2707690
b1001 &
b1001 %
1$
#2707691
0"
#2707694
b11100 &
b11100 %
#2707698
b1110 &
b1110 %
#2707702
b111 &
b111 %
#2707706
b10110 &
b10110 %
#2707710
b1011 &
b1011 %
#2707714
b100010 &
b100010 %
#2707718
b10001 &
b10001 %
#2707722
b110100 &
b110100 %
#2707726
b11010 &
b11010 %
#2707730
b1101 &
b1101 %
#2707734
b101000 &
b101000 %
#2707738
b10100 &
b10100 %
#2707742
b1010 &
b1010 %
#2707746
b101 &
b101 %
#2707750
b10000 &
b10000 %
#2707754
b1000 &
b1000 %
#2707758
b100 &
b100 %
#2707762
b10 &
b10 %
#2707766
b1 &
1#
b1 %
#2707770
b0 &
b0 %
0#
0$
#4500012
