[2025-09-18 10:14:51] START suite=qualcomm_srv trace=srv206_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv206_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2628617 heartbeat IPC: 3.804 cumulative IPC: 3.804 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5069909 heartbeat IPC: 4.096 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5069909 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5069909 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13630154 heartbeat IPC: 1.168 cumulative IPC: 1.168 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 22328544 heartbeat IPC: 1.15 cumulative IPC: 1.159 (Simulation time: 00 hr 03 min 24 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 30878637 heartbeat IPC: 1.17 cumulative IPC: 1.162 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 39459633 heartbeat IPC: 1.165 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 45 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 48259062 heartbeat IPC: 1.136 cumulative IPC: 1.158 (Simulation time: 00 hr 06 min 53 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 57087626 heartbeat IPC: 1.133 cumulative IPC: 1.153 (Simulation time: 00 hr 08 min 03 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv206_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 65716628 heartbeat IPC: 1.159 cumulative IPC: 1.154 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 74413480 heartbeat IPC: 1.15 cumulative IPC: 1.154 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 82940204 heartbeat IPC: 1.173 cumulative IPC: 1.156 (Simulation time: 00 hr 11 min 28 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86484266 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 40 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86484266 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv206_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.156 instructions: 100000000 cycles: 86484266
CPU 0 Branch Prediction Accuracy: 92.56% MPKI: 13.4 Average ROB Occupancy at Mispredict: 29.21
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.131
BRANCH_INDIRECT: 0.3584
BRANCH_CONDITIONAL: 11.49
BRANCH_DIRECT_CALL: 0.486
BRANCH_INDIRECT_CALL: 0.5111
BRANCH_RETURN: 0.4241


====Backend Stall Breakdown====
ROB_STALL: 106513
LQ_STALL: 0
SQ_STALL: 412584


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 42.82251
REPLAY_LOAD: 30.084482
NON_REPLAY_LOAD: 6.831

== Total ==
ADDR_TRANS: 19784
REPLAY_LOAD: 17449
NON_REPLAY_LOAD: 69280

== Counts ==
ADDR_TRANS: 462
REPLAY_LOAD: 580
NON_REPLAY_LOAD: 10142

cpu0->cpu0_STLB TOTAL        ACCESS:    2059681 HIT:    2046001 MISS:      13680 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2059681 HIT:    2046001 MISS:      13680 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.87 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10196302 HIT:    9015997 MISS:    1180305 MSHR_MERGE:      76793
cpu0->cpu0_L2C LOAD         ACCESS:    7903338 HIT:    6949687 MISS:     953651 MSHR_MERGE:      10534
cpu0->cpu0_L2C RFO          ACCESS:     598181 HIT:     501533 MISS:      96648 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     506656 HIT:     400459 MISS:     106197 MSHR_MERGE:      66259
cpu0->cpu0_L2C WRITE        ACCESS:    1165269 HIT:    1154298 MISS:      10971 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22858 HIT:      10020 MISS:      12838 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     994547 ISSUED:     265239 USEFUL:       3850 USELESS:      10066
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15695746 HIT:    8169866 MISS:    7525880 MSHR_MERGE:    1830853
cpu0->cpu0_L1I LOAD         ACCESS:   15695746 HIT:    8169866 MISS:    7525880 MSHR_MERGE:    1830853
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30389186 HIT:   25365761 MISS:    5023425 MSHR_MERGE:    1837162
cpu0->cpu0_L1D LOAD         ACCESS:   16542371 HIT:   13799223 MISS:    2743148 MSHR_MERGE:     534829
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     696237 HIT:     224750 MISS:     471487 MSHR_MERGE:     114582
cpu0->cpu0_L1D WRITE        ACCESS:   13122920 HIT:   11337159 MISS:    1785761 MSHR_MERGE:    1187580
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27658 HIT:       4629 MISS:      23029 MSHR_MERGE:        171
cpu0->cpu0_L1D PREFETCH REQUESTED:     854995 ISSUED:     696237 USEFUL:      62808 USELESS:      41553
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12770119 HIT:   10663719 MISS:    2106400 MSHR_MERGE:    1062429
cpu0->cpu0_ITLB LOAD         ACCESS:   12770119 HIT:   10663719 MISS:    2106400 MSHR_MERGE:    1062429
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.39 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28251229 HIT:   26882347 MISS:    1368882 MSHR_MERGE:     353172
cpu0->cpu0_DTLB LOAD         ACCESS:   28251229 HIT:   26882347 MISS:    1368882 MSHR_MERGE:     353172
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.899 cycles
cpu0->LLC TOTAL        ACCESS:    1266917 HIT:    1230546 MISS:      36371 MSHR_MERGE:       2211
cpu0->LLC LOAD         ACCESS:     943117 HIT:     924974 MISS:      18143 MSHR_MERGE:        163
cpu0->LLC RFO          ACCESS:      96648 HIT:      91338 MISS:       5310 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      39937 HIT:      30307 MISS:       9630 MSHR_MERGE:       2048
cpu0->LLC WRITE        ACCESS:     174377 HIT:     174205 MISS:        172 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12838 HIT:       9722 MISS:       3116 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        980
  ROW_BUFFER_MISS:      33008
  AVG DBUS CONGESTED CYCLE: 3.257
Channel 0 WQ ROW_BUFFER_HIT:        193
  ROW_BUFFER_MISS:       3067
  FULL:          0
Channel 0 REFRESHES ISSUED:       7207

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       493574       558977        98007         2111
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           43         2037         1232          249
  STLB miss resolved @ L2C                0         1357         1596         1430          121
  STLB miss resolved @ LLC                0         1118         2073         3221          737
  STLB miss resolved @ MEM                0            4          542         2246         1415

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185300        52568      1390925       150533          270
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10         1225          391           49
  STLB miss resolved @ L2C                0          913         6752         1376            0
  STLB miss resolved @ LLC                0          381         3378         1574           28
  STLB miss resolved @ MEM                0            0           72          136          151
[2025-09-18 10:27:32] END   suite=qualcomm_srv trace=srv206_ap (rc=0)
