temp_extracted_local\__Loopback\ece5745-tut4-verilog.pdf_172e14