Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Mar 31 16:45:40 2024
| Host         : r00t running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blink_timing_summary_routed.rpt -pb blink_timing_summary_routed.pb -rpx blink_timing_summary_routed.rpx -warn_on_violation
| Design       : blink
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   66          inf        0.000                      0                   66           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.738ns  (logic 3.536ns (74.640%)  route 1.202ns (25.360%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X112Y67        FDRE (Prop_fdre_C_Q)         0.393     0.393 r  state_reg/Q
                         net (fo=2, routed)           1.202     1.595    led_d3_OBUF
    P22                  OBUF (Prop_obuf_I_O)         3.143     4.738 r  led_d3_OBUF_inst/O
                         net (fo=0)                   0.000     4.738    led_d3
    P22                                                               r  led_d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.620ns  (logic 0.535ns (20.417%)  route 2.085ns (79.583%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.740     2.620    state
    SLICE_X113Y70        FDRE                                         r  clk_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.620ns  (logic 0.535ns (20.417%)  route 2.085ns (79.583%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.740     2.620    state
    SLICE_X113Y70        FDRE                                         r  clk_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.620ns  (logic 0.535ns (20.417%)  route 2.085ns (79.583%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.740     2.620    state
    SLICE_X113Y70        FDRE                                         r  clk_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.535ns (21.229%)  route 1.985ns (78.771%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.639     2.520    state
    SLICE_X113Y69        FDRE                                         r  clk_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.535ns (21.229%)  route 1.985ns (78.771%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.639     2.520    state
    SLICE_X113Y69        FDRE                                         r  clk_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.535ns (21.229%)  route 1.985ns (78.771%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.639     2.520    state
    SLICE_X113Y69        FDRE                                         r  clk_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 0.535ns (21.229%)  route 1.985ns (78.771%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.639     2.520    state
    SLICE_X113Y69        FDRE                                         r  clk_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.454ns  (logic 0.535ns (21.802%)  route 1.919ns (78.198%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.573     2.454    state
    SLICE_X113Y63        FDRE                                         r  clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.454ns  (logic 0.535ns (21.802%)  route 1.919ns (78.198%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.341     0.341 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.615     0.956    clk_counter[20]
    SLICE_X112Y68        LUT6 (Prop_lut6_I2_O)        0.097     1.053 r  clk_counter[31]_i_7/O
                         net (fo=1, routed)           0.731     1.784    clk_counter[31]_i_7_n_0
    SLICE_X112Y67        LUT6 (Prop_lut6_I4_O)        0.097     1.881 r  clk_counter[31]_i_1/O
                         net (fo=33, routed)          0.573     2.454    state
    SLICE_X113Y63        FDRE                                         r  clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_counter_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE                         0.000     0.000 r  clk_counter_reg[24]/C
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[24]/Q
                         net (fo=2, routed)           0.113     0.254    clk_counter[24]
    SLICE_X113Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  clk_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    p_1_in[24]
    SLICE_X113Y68        FDRE                                         r  clk_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE                         0.000     0.000 r  clk_counter_reg[28]/C
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[28]/Q
                         net (fo=2, routed)           0.113     0.254    clk_counter[28]
    SLICE_X113Y69        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.362 r  clk_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.362    p_1_in[28]
    SLICE_X113Y69        FDRE                                         r  clk_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.249ns (68.319%)  route 0.115ns (31.681%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE                         0.000     0.000 r  clk_counter_reg[12]/C
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[12]/Q
                         net (fo=2, routed)           0.115     0.256    clk_counter[12]
    SLICE_X113Y65        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.364 r  clk_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    p_1_in[12]
    SLICE_X113Y65        FDRE                                         r  clk_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.256ns (70.022%)  route 0.110ns (29.978%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDRE                         0.000     0.000 r  clk_counter_reg[5]/C
    SLICE_X113Y64        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[5]/Q
                         net (fo=2, routed)           0.110     0.251    clk_counter[5]
    SLICE_X113Y64        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.366 r  clk_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.366    p_1_in[5]
    SLICE_X113Y64        FDRE                                         r  clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE                         0.000     0.000 r  clk_counter_reg[16]/C
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     0.258    clk_counter[16]
    SLICE_X113Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    p_1_in[16]
    SLICE_X113Y66        FDRE                                         r  clk_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[20]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    clk_counter[20]
    SLICE_X113Y67        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    p_1_in[20]
    SLICE_X113Y67        FDRE                                         r  clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE                         0.000     0.000 r  clk_counter_reg[4]/C
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.117     0.258    clk_counter[4]
    SLICE_X113Y63        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    p_1_in[4]
    SLICE_X113Y63        FDRE                                         r  clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (68.095%)  route 0.117ns (31.905%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y64        FDRE                         0.000     0.000 r  clk_counter_reg[8]/C
    SLICE_X113Y64        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    clk_counter[8]
    SLICE_X113Y64        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  clk_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    p_1_in[8]
    SLICE_X113Y64        FDRE                                         r  clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.256ns (70.002%)  route 0.110ns (29.998%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDRE                         0.000     0.000 r  clk_counter_reg[17]/C
    SLICE_X113Y67        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[17]/Q
                         net (fo=2, routed)           0.110     0.251    clk_counter[17]
    SLICE_X113Y67        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.366 r  clk_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.366    p_1_in[17]
    SLICE_X113Y67        FDRE                                         r  clk_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.252ns (68.834%)  route 0.114ns (31.166%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE                         0.000     0.000 r  clk_counter_reg[11]/C
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_counter_reg[11]/Q
                         net (fo=2, routed)           0.114     0.255    clk_counter[11]
    SLICE_X113Y65        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.366 r  clk_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.366    p_1_in[11]
    SLICE_X113Y65        FDRE                                         r  clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





