--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sat Jul 13 09:16:35 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     calc_ber
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets din_clk_c]
            3768 items scored, 3768 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 3.908ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_bytes__i58  (from din_clk_c +)
   Destination:    FD1P3AX    SP             ber_i0_i64  (to din_clk_c +)

   Delay:                   8.672ns  (32.5% logic, 67.5% route), 7 logic levels.

 Constraint Details:

      8.672ns data_path count_bytes__i58 to ber_i0_i64 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.908ns

 Path Details: count_bytes__i58 to ber_i0_i64

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_bytes__i58 (from din_clk_c)
Route         2   e 0.838                                  count_bytes[58]
LUT4        ---     0.408              C to Z              i45_4_lut
Route         1   e 0.660                                  n106
LUT4        ---     0.408              B to Z              i53_4_lut
Route         1   e 0.660                                  n114
LUT4        ---     0.408              B to Z              i57_4_lut
Route         1   e 0.660                                  n118
LUT4        ---     0.408              B to Z              i59_4_lut
Route         1   e 0.660                                  n120
LUT4        ---     0.408              B to Z              i60_4_lut
Route         2   e 0.798                                  n1217
LUT4        ---     0.408              C to Z              i344_2_lut_2_lut_3_lut
Route        64   e 1.581                                  din_clk_c_enable_64
                  --------
                    8.672  (32.5% logic, 67.5% route), 7 logic levels.


Error:  The following path violates requirements by 3.908ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_bytes__i58  (from din_clk_c +)
   Destination:    FD1P3AX    SP             ber_i0_i63  (to din_clk_c +)

   Delay:                   8.672ns  (32.5% logic, 67.5% route), 7 logic levels.

 Constraint Details:

      8.672ns data_path count_bytes__i58 to ber_i0_i63 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.908ns

 Path Details: count_bytes__i58 to ber_i0_i63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_bytes__i58 (from din_clk_c)
Route         2   e 0.838                                  count_bytes[58]
LUT4        ---     0.408              C to Z              i45_4_lut
Route         1   e 0.660                                  n106
LUT4        ---     0.408              B to Z              i53_4_lut
Route         1   e 0.660                                  n114
LUT4        ---     0.408              B to Z              i57_4_lut
Route         1   e 0.660                                  n118
LUT4        ---     0.408              B to Z              i59_4_lut
Route         1   e 0.660                                  n120
LUT4        ---     0.408              B to Z              i60_4_lut
Route         2   e 0.798                                  n1217
LUT4        ---     0.408              C to Z              i344_2_lut_2_lut_3_lut
Route        64   e 1.581                                  din_clk_c_enable_64
                  --------
                    8.672  (32.5% logic, 67.5% route), 7 logic levels.


Error:  The following path violates requirements by 3.908ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_bytes__i58  (from din_clk_c +)
   Destination:    FD1P3AX    SP             ber_i0_i62  (to din_clk_c +)

   Delay:                   8.672ns  (32.5% logic, 67.5% route), 7 logic levels.

 Constraint Details:

      8.672ns data_path count_bytes__i58 to ber_i0_i62 violates
      5.000ns delay constraint less
      0.236ns LCE_S requirement (totaling 4.764ns) by 3.908ns

 Path Details: count_bytes__i58 to ber_i0_i62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367             CK to Q              count_bytes__i58 (from din_clk_c)
Route         2   e 0.838                                  count_bytes[58]
LUT4        ---     0.408              C to Z              i45_4_lut
Route         1   e 0.660                                  n106
LUT4        ---     0.408              B to Z              i53_4_lut
Route         1   e 0.660                                  n114
LUT4        ---     0.408              B to Z              i57_4_lut
Route         1   e 0.660                                  n118
LUT4        ---     0.408              B to Z              i59_4_lut
Route         1   e 0.660                                  n120
LUT4        ---     0.408              B to Z              i60_4_lut
Route         2   e 0.798                                  n1217
LUT4        ---     0.408              C to Z              i344_2_lut_2_lut_3_lut
Route        64   e 1.581                                  din_clk_c_enable_64
                  --------
                    8.672  (32.5% logic, 67.5% route), 7 logic levels.

Warning: 8.908 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets din_clk_c]               |     5.000 ns|     8.908 ns|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n1217                                   |       2|    3584|     95.12%
                                        |        |        |
n120                                    |       1|    2816|     74.73%
                                        |        |        |
n118                                    |       1|    2048|     54.35%
                                        |        |        |
din_clk_c_enable_64                     |      64|    1792|     47.56%
                                        |        |        |
n917                                    |      64|    1792|     47.56%
                                        |        |        |
n114                                    |       1|    1024|     27.18%
                                        |        |        |
n108                                    |       1|     768|     20.38%
                                        |        |        |
n112                                    |       1|     768|     20.38%
                                        |        |        |
n115                                    |       1|     768|     20.38%
                                        |        |        |
n94                                     |       1|     512|     13.59%
                                        |        |        |
n102                                    |       1|     512|     13.59%
                                        |        |        |
n104                                    |       1|     512|     13.59%
                                        |        |        |
n106                                    |       1|     512|     13.59%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3768  Score: 11196006

Constraints cover  11904 paths, 340 nets, and 780 connections (78.6% coverage)


Peak memory: 226598912 bytes, TRCE: 1388544 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
