INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <kc705_chipscope_icon> already exists in the
   output directory. Output products for this core may be overwritten.
Configuring files for kc705_chipscope_icon root...
Gathering HDL files for kc705_chipscope_icon root...
Creating XST project for kc705_chipscope_icon...
Creating XST script file for kc705_chipscope_icon...
Creating XST instantiation file for kc705_chipscope_icon...
Running XST for kc705_chipscope_icon...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for kc705_chipscope_icon...
Skipping Verilog instantiation template for kc705_chipscope_icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'kc705_chipscope_icon'...
Generating metadata file...
Generating ISE project...
XCO file found: kc705_chipscope_icon.xco
XMDF file found: kc705_chipscope_icon_xmdf.tcl
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7v
7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.asy -view all -origin_type
imported
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7v
7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.ngc -view all -origin_type
created
Checking file
"M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7
v7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.ngc" for project device
match ...
File
"M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7
v7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.ngc" device information
matches project device.
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7v
7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx
   _k7v7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
M:/project_gbt/hdl_projects/new_structure_20_40_xlx_7/example_designs/xilinx_k7v
7/kc705/chipscope/icon/tmp/_cg/kc705_chipscope_icon.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/kc705_chipscope_icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'kc705_chipscope_icon'.
