cnn_top_flow_control_loop_pipe
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_5ns_3ns_2_9_1
cnn_top_mul_5ns_7ns_11_1_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_sparsemux_7_2_16_1_1
cnn_top_mul_4ns_6ns_9_1_1
cnn_top_mul_16s_16s_28_1_1
cnn_top_mac_muladd_16s_16s_28s_28_4_1
cnn_top_mac_muladd_16s_16s_28ns_28_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_urem_4ns_3ns_2_8_seq_1
cnn_top_am_addmul_4ns_2ns_6ns_11_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_4_input_buf_RAM_AUTO_1R1W
cnn_top_compute_4_output_buf_RAM_AUTO_1R1W
cnn_top_compute_4_local_weights_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_mac_muladd_16s_16s_32ns_32_4_1
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_3_input_buf_RAM_AUTO_1R1W
cnn_top_compute_3_output_buf_RAM_AUTO_1R1W
cnn_top_compute_3_local_weights_RAM_AUTO_1R1W
cnn_top_compute_3_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_1_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_2_input_buf_RAM_AUTO_1R1W
cnn_top_compute_2_output_buf_RAM_AUTO_1R1W
cnn_top_compute_2_local_weights_RAM_AUTO_1R1W
cnn_top_compute_2_local_bias_RAM_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_compute_input_buf_RAM_1WNR_AUTO_1R1W
cnn_top_flow_control_loop_pipe_sequential_init
cnn_top_fifo_w32_d8_S
cnn_top_fifo_w16_d256_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d8192_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d2048_A
cnn_top_fifo_w16_d512_A
cnn_top_start_for_Block_entry_gmem1_wr_proc_U0
cnn_top_start_for_compute_1_U0
cnn_top_start_for_compute_U0
cnn_top_gmem0_m_axi
cnn_top_gmem1_m_axi
cnn_top_gmem2_m_axi
cnn_top_gmem3_m_axi
cnn_top_gmem4_m_axi
cnn_top_gmem5_m_axi
cnn_top_gmem6_m_axi
cnn_top_gmem7_m_axi
cnn_top_control_s_axi
entry_proc
read_input_top
load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4
load_params_func_2_Pipeline_VITIS_LOOP_40_5
load_params_func_2
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5
prepare_input_buf_func_2
convolution_func_2_Pipeline_VITIS_LOOP_81_3
convolution_func_2
write_output_func_2
compute_4
load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI
load_params_func_1_Pipeline_VITIS_LOOP_40_5
load_params_func_1
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s
prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s
prepare_input_buf_func_1
convolution_func_1
write_output_func_1
compute_3
read_input_func_1
pooling_func_1
compute_1
load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s
load_params_func_Pipeline_VITIS_LOOP_40_5
load_params_func
prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3
prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6
prepare_input_buf_func
convolution_func
write_output_func
compute_2
read_input_func
pooling_func
compute
write_output_top_Pipeline_VITIS_LOOP_192_1
write_output_top
Block_entry_gmem1_wr_proc
cnn_top
