<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3.1"/>
<title>TauLabs: System AHB, APB1 and APB2 busses clocks configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="icon_128x128.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">TauLabs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_c_c___group2.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">System AHB, APB1 and APB2 busses clocks configuration functions<div class="ingroups"><a class="el" href="group___r_c_c___private___functions.html">RCC_Private_Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>System, AHB and APB busses clocks configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga3551a36a8f0a3dc96a74d6b939048337">RCC_SYSCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_SYSCLKSource)</td></tr>
<tr class="memdesc:ga3551a36a8f0a3dc96a74d6b939048337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the system clock (SYSCLK).  <a href="#ga3551a36a8f0a3dc96a74d6b939048337">More...</a><br/></td></tr>
<tr class="separator:ga3551a36a8f0a3dc96a74d6b939048337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32311c208b2a980841c9c884a41ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#gaaeb32311c208b2a980841c9c884a41ea">RCC_GetSYSCLKSource</a> (<a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>)</td></tr>
<tr class="memdesc:gaaeb32311c208b2a980841c9c884a41ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the clock source used as system clock.  <a href="#gaaeb32311c208b2a980841c9c884a41ea">More...</a><br/></td></tr>
<tr class="separator:gaaeb32311c208b2a980841c9c884a41ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga9d0aec72e236c6cdf3a3a82dfb525491">RCC_HCLKConfig</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_SYSCLK)</td></tr>
<tr class="memdesc:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the AHB clock (HCLK).  <a href="#ga9d0aec72e236c6cdf3a3a82dfb525491">More...</a><br/></td></tr>
<tr class="separator:ga9d0aec72e236c6cdf3a3a82dfb525491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448137346d4292985d4e7a61dd1a824f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga448137346d4292985d4e7a61dd1a824f">RCC_PCLK1Config</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_HCLK)</td></tr>
<tr class="memdesc:ga448137346d4292985d4e7a61dd1a824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Low Speed APB clock (PCLK1).  <a href="#ga448137346d4292985d4e7a61dd1a824f">More...</a><br/></td></tr>
<tr class="separator:ga448137346d4292985d4e7a61dd1a824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga09f9c010a4adca9e036da42c2ca6126a">RCC_PCLK2Config</a> (<a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_HCLK)</td></tr>
<tr class="memdesc:ga09f9c010a4adca9e036da42c2ca6126a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the High Speed APB clock (PCLK2).  <a href="#ga09f9c010a4adca9e036da42c2ca6126a">More...</a><br/></td></tr>
<tr class="separator:ga09f9c010a4adca9e036da42c2ca6126a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___group2.html#ga3e9944fd1ed734275222bbb3e3f29993">RCC_GetClocksFreq</a> (RCC_ClocksTypeDef *RCC_Clocks)</td></tr>
<tr class="memdesc:ga3e9944fd1ed734275222bbb3e3f29993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the frequencies of the System, AHB, APB2 and APB1 busses clocks.  <a href="#ga3e9944fd1ed734275222bbb3e3f29993">More...</a><br/></td></tr>
<tr class="separator:ga3e9944fd1ed734275222bbb3e3f29993"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>System, AHB and APB busses clocks configuration functions. </p>
<pre class="fragment"> ===============================================================================
  ##### System, AHB, APB1 and APB2 busses clocks configuration functions #####
 ===============================================================================  
    [..] This section provide functions allowing to configure the System, AHB, APB1 and 
         APB2 busses clocks.
         (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
             HSE and PLL.
             The AHB clock (HCLK) is derived from System clock through configurable prescaler
             and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA and GPIO).
             APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
             configurable prescalers and used to clock the peripherals mapped on these busses.
             You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.

         (#) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 72 MHz.
             Depending on the maximum frequency, the FLASH wait states (WS) should be 
             adapted accordingly:
        +---------------------------------+
        |  Wait states  |   HCLK clock    |
        |   (Latency)   | frequency (MHz) |
        |-------------- |-----------------|             
        |0WS(1CPU cycle)| 0 &lt; HCLK &lt;= 24  |
        |---------------|-----------------| 
        |1WS(2CPU cycle)|24 &lt; HCLK &lt;=48   |
        |---------------|-----------------| 
        |2WS(3CPU cycle)|48 &lt; HCLK &lt;= 72  |
        +---------------------------------+

         (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and 
             prefetch is disabled.
        [..]
         (@) All the peripheral clocks are derived from the System clock (SYSCLK) 
             except:
             (+@) The FLASH program/erase clock  which is always HSI 8MHz clock.
             (+@) The USB 48 MHz clock which is derived from the PLL VCO clock.
             (+@) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
             (+@) The I2C clock which can be derived as well from HSI 8MHz clock.
             (+@) The ADC clock which is derived from PLL output.
             (+@) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC 
                  (HSE divided by a programmable prescaler). The System clock (SYSCLK) 
                  frequency must be higher or equal to the RTC clock frequency.
             (+@) IWDG clock which is always the LSI clock.
    [..] It is recommended to use the following software sequences to tune the number
         of wait states needed to access the Flash memory with the CPU frequency (HCLK).
         (+) Increasing the CPU frequency
            (++) Program the Flash Prefetch buffer, using "FLASH_PrefetchBufferCmd(ENABLE)" 
                 function
            (++) Check that Flash Prefetch buffer activation is taken into account by 
                 reading FLASH_ACR using the FLASH_GetPrefetchBufferStatus() function
            (++) Program Flash WS to 1 or 2, using "FLASH_SetLatency()" function
            (++) Check that the new number of WS is taken into account by reading FLASH_ACR
            (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function
            (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function
            (++) Check that the new CPU clock source is taken into account by reading 
                 the clock source status, using "RCC_GetSYSCLKSource()" function 
         (+) Decreasing the CPU frequency
            (++) Modify the CPU clock source, using "RCC_SYSCLKConfig()" function
            (++) If needed, modify the CPU clock prescaler by using "RCC_HCLKConfig()" function
            (++) Check that the new CPU clock source is taken into account by reading 
                 the clock source status, using "RCC_GetSYSCLKSource()" function
            (++) Program the new number of WS, using "FLASH_SetLatency()" function
            (++) Check that the new number of WS is taken into account by reading FLASH_ACR
            (++) Disable the Flash Prefetch buffer using "FLASH_PrefetchBufferCmd(DISABLE)" 
                 function
            (++) Check that Flash Prefetch buffer deactivation is taken into account by reading FLASH_ACR
                 using the FLASH_GetPrefetchBufferStatus() function.</pre><pre class="fragment"> ===============================================================================
             System, AHB and APB busses clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the System, AHB, APB1 and 
  APB2 busses clocks.
  
  1. Several clock sources can be used to drive the System clock (SYSCLK): HSI,
     HSE and PLL.
     The AHB clock (HCLK) is derived from System clock through configurable prescaler
     and used to clock the CPU, memory and peripherals mapped on AHB bus (DMA, GPIO...).
     APB1 (PCLK1) and APB2 (PCLK2) clocks are derived from AHB clock through 
     configurable prescalers and used to clock the peripherals mapped on these busses.
     You can use "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  

@note All the peripheral clocks are derived from the System clock (SYSCLK) except:
       - I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
          from an external clock mapped on the I2S_CKIN pin. 
          You have to use RCC_I2SCLKConfig() function to configure this clock. 
       - RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
          divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
          functions to configure this clock. 
       - USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
          to work correctly, while the SDIO require a frequency equal or lower than
          to 48. This clock is derived of the main PLL through PLLQ divider.
       - IWDG clock which is always the LSI clock.
       
  2. The maximum frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 82 MHz and PCLK1 42 MHz.
     Depending on the device voltage range, the maximum frequency should be 
     adapted accordingly:
 +-------------------------------------------------------------------------------------+     
 | Latency       |                HCLK clock frequency (MHz)                           |
 |               |---------------------------------------------------------------------|     
 |               | voltage range  | voltage range  | voltage range   | voltage range   |
 |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 |---------------|----------------|----------------|-----------------|-----------------|              
 |0WS(1CPU cycle)|0 &lt; HCLK &lt;= 30  |0 &lt; HCLK &lt;= 24  |0 &lt; HCLK &lt;= 18   |0 &lt; HCLK &lt;= 16   |
 |---------------|----------------|----------------|-----------------|-----------------|   
 |1WS(2CPU cycle)|30 &lt; HCLK &lt;= 60 |24 &lt; HCLK &lt;= 48 |18 &lt; HCLK &lt;= 36  |16 &lt; HCLK &lt;= 32  | 
 |---------------|----------------|----------------|-----------------|-----------------|   
 |2WS(3CPU cycle)|60 &lt; HCLK &lt;= 90 |48 &lt; HCLK &lt;= 72 |36 &lt; HCLK &lt;= 54  |32 &lt; HCLK &lt;= 48  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |3WS(4CPU cycle)|90 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 96 |54 &lt; HCLK &lt;= 72  |48 &lt; HCLK &lt;= 64  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |4WS(5CPU cycle)|120&lt; HCLK &lt;= 150|96 &lt; HCLK &lt;= 120|72 &lt; HCLK &lt;= 90  |64 &lt; HCLK &lt;= 80  |
 |---------------|----------------|----------------|-----------------|-----------------| 
 |5WS(6CPU cycle)|120&lt; HCLK &lt;= 168|120&lt; HCLK &lt;= 144|90 &lt; HCLK &lt;= 108 |80 &lt; HCLK &lt;= 96  | 
 |---------------|----------------|----------------|-----------------|-----------------| 
 |6WS(7CPU cycle)|      NA        |144&lt; HCLK &lt;= 168|108 &lt; HCLK &lt;= 120|96 &lt; HCLK &lt;= 112 | 
 |---------------|----------------|----------------|-----------------|-----------------| 
 |7WS(8CPU cycle)|      NA        |      NA        |120 &lt; HCLK &lt;= 138|112 &lt; HCLK &lt;= 120| 
 +-------------------------------------------------------------------------------------+    
   @note When VOS bit (in PWR_CR register) is reset to '0’, the maximum value of HCLK is 144 MHz.
         You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.</pre> <h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga3e9944fd1ed734275222bbb3e3f29993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_GetClocksFreq </td>
          <td>(</td>
          <td class="paramtype">RCC_ClocksTypeDef *&#160;</td>
          <td class="paramname"><em>RCC_Clocks</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the frequencies of the System, AHB, APB2 and APB1 busses clocks. </p>
<p>Returns the frequencies of different on chip clocks.</p>
<p>Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2.</p>
<dl class="section note"><dt>Note</dt><dd>This function returns the frequencies of : System, AHB, APB2 and APB1 busses clocks, ADC1/2/3/4 clocks, USART1/2/3/4/5 clocks, I2C1/2 clocks and TIM1/8 Clocks.</dd>
<dd>
The frequency returned by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the source selected by <a class="el" href="group___r_c_c___exported___functions.html#ga3551a36a8f0a3dc96a74d6b939048337" title="Configures the system clock (SYSCLK).">RCC_SYSCLKConfig()</a>.</dd>
<dd>
If SYSCLK source is HSI, function returns constant HSI_VALUE(*)</dd>
<dd>
If SYSCLK source is HSE, function returns constant HSE_VALUE(**)</dd>
<dd>
If SYSCLK source is PLL, function returns constant HSE_VALUE(**) or HSI_VALUE(*) multiplied by the PLL factors.</dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a> file (default value 8 MHz) but the real value may vary depending on the variations in voltage and temperature, refer to <a class="el" href="group___r_c_c___exported___functions.html#gaa2d6a35f5c2e0f86317c3beb222677fc" title="Adjusts the Internal High Speed oscillator (HSI) calibration value.">RCC_AdjustHSICalibrationValue()</a>.</dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="stm32f30x_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f30x.h</a> file (default value 8 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may return wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks,:</td><td>pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The system frequency computed by this function is not the real frequency in the chip. It is calculated based on the predefined constant and the selected clock source: </dd>
<dd>
If SYSCLK source is HSI, function returns values based on HSI_VALUE(*) </dd>
<dd>
If SYSCLK source is HSE, function returns values based on HSE_VALUE(**) </dd>
<dd>
If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) or HSI_VALUE(*) multiplied/divided by the PLL factors. </dd>
<dd>
(*) HSI_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature. </dd>
<dd>
(**) HSE_VALUE is a constant defined in <a class="el" href="stm32f4xx_8h.html" title="CMSIS Cortex-M4 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...">stm32f4xx.h</a> file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used. Otherwise, this function may have wrong result.</dd>
<dd>
The result of this function could be not correct when using fractional value for HSE crystal.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_Clocks,:</td><td>pointer to a RCC_ClocksTypeDef structure which will hold the clocks frequencies.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters. </dd>
<dd>
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field. Otherwise, any configuration based on this function will be incorrect.</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00795">795</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="gaaeb32311c208b2a980841c9c884a41ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCC_GetSYSCLKSource </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a>&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the clock source used as system clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following values:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>0x00: HSI used as system clock</li>
<li>0x04: HSE used as system clock</li>
<li>0x08: PLL used as system clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00652">652</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d0aec72e236c6cdf3a3a82dfb525491"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_HCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_SYSCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the AHB clock (HCLK). </p>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that the system frequency does not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions"). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK,:</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above "CPU, AHB and APB busses clocks configuration functions") </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLK,:</td><td>defines the AHB clock divider. This clock is derived from the system clock (SYSCLK). This parameter can be one of the following values: <ul>
<li>RCC_SYSCLK_Div1: AHB clock = SYSCLK </li>
<li>RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 </li>
<li>RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 </li>
<li>RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 </li>
<li>RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 </li>
<li>RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 </li>
<li>RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 </li>
<li>RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 </li>
<li>RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00677">677</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga448137346d4292985d4e7a61dd1a824f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PCLK1Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Low Speed APB clock (PCLK1). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK,:</td><td>defines the APB1 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB1 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB1 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB1 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB1 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB1 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00708">708</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga09f9c010a4adca9e036da42c2ca6126a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_PCLK2Config </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_HCLK</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the High Speed APB clock (PCLK2). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_HCLK,:</td><td>defines the APB2 clock divider. This clock is derived from the AHB clock (HCLK). This parameter can be one of the following values: <ul>
<li>RCC_HCLK_Div1: APB2 clock = HCLK </li>
<li>RCC_HCLK_Div2: APB2 clock = HCLK/2 </li>
<li>RCC_HCLK_Div4: APB2 clock = HCLK/4 </li>
<li>RCC_HCLK_Div8: APB2 clock = HCLK/8 </li>
<li>RCC_HCLK_Div16: APB2 clock = HCLK/16 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00738">738</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
<a class="anchor" id="ga3551a36a8f0a3dc96a74d6b939048337"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___n_a_m_e.html#ga18028b8badbf1ea7e704ccac3c488e82">void</a> RCC_SYSCLKConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_SYSCLKSource</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the system clock (SYSCLK). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="group___r_c_c___exported___functions.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock.">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource,:</td><td>specifies the clock source used as system clock source This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). </dd>
<dd>
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked). If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready. You can use <a class="el" href="group___r_c_c___exported___functions.html#gaaeb32311c208b2a980841c9c884a41ea" title="Returns the clock source used as system clock.">RCC_GetSYSCLKSource()</a> function to know which clock is currently used as system clock source. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_SYSCLKSource,:</td><td>specifies the clock source used as system clock. This parameter can be one of the following values: <ul>
<li>RCC_SYSCLKSource_HSI: HSI selected as system clock source </li>
<li>RCC_SYSCLKSource_HSE: HSE selected as system clock source </li>
<li>RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="stm32f30x__rcc_8c_source.html#l00624">624</a> of file <a class="el" href="stm32f30x__rcc_8c_source.html">stm32f30x_rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.3.1 </li>
  </ul>
</div>
</body>
</html>
