Classic Timing Analyzer report for Counter
Sun Dec 05 16:10:56 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.853 ns                         ; con           ; count[5]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.427 ns                         ; count[5]~reg0 ; count[5]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.085 ns                        ; reset         ; count[5]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 268.89 MHz ( period = 3.719 ns ) ; count[1]~reg0 ; count[5]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 268.89 MHz ( period = 3.719 ns )               ; count[1]~reg0 ; count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A   ; 268.89 MHz ( period = 3.719 ns )               ; count[1]~reg0 ; count[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A   ; 268.89 MHz ( period = 3.719 ns )               ; count[1]~reg0 ; count[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.455 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; count[2]~reg0 ; count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; count[2]~reg0 ; count[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; 287.94 MHz ( period = 3.473 ns )               ; count[2]~reg0 ; count[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.209 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; count[3]~reg0 ; count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; count[3]~reg0 ; count[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; 305.72 MHz ( period = 3.271 ns )               ; count[3]~reg0 ; count[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 3.007 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; count[5]~reg0 ; count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; count[5]~reg0 ; count[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 316.26 MHz ( period = 3.162 ns )               ; count[5]~reg0 ; count[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.898 ns                ;
; N/A   ; 319.59 MHz ( period = 3.129 ns )               ; count[4]~reg0 ; count[5]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.865 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[4]~reg0 ; count[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[4]~reg0 ; count[4]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.293 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[1]~reg0 ; count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[5]~reg0 ; count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[5]~reg0 ; count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[2]~reg0 ; count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.814 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[3]~reg0 ; count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.798 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[2]~reg0 ; count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[4]~reg0 ; count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[4]~reg0 ; count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[3]~reg0 ; count[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.361 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count[1]~reg0 ; count[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+---------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To            ; To Clock ;
+-------+--------------+------------+---------+---------------+----------+
; N/A   ; None         ; 6.853 ns   ; con     ; count[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.853 ns   ; con     ; count[4]~reg0 ; clk      ;
; N/A   ; None         ; 6.853 ns   ; con     ; count[5]~reg0 ; clk      ;
; N/A   ; None         ; 6.736 ns   ; mode[1] ; count[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.736 ns   ; mode[1] ; count[4]~reg0 ; clk      ;
; N/A   ; None         ; 6.736 ns   ; mode[1] ; count[5]~reg0 ; clk      ;
; N/A   ; None         ; 6.056 ns   ; con     ; count[3]~reg0 ; clk      ;
; N/A   ; None         ; 6.044 ns   ; mode[2] ; count[2]~reg0 ; clk      ;
; N/A   ; None         ; 6.044 ns   ; mode[2] ; count[4]~reg0 ; clk      ;
; N/A   ; None         ; 6.044 ns   ; mode[2] ; count[5]~reg0 ; clk      ;
; N/A   ; None         ; 5.749 ns   ; mode[1] ; count[3]~reg0 ; clk      ;
; N/A   ; None         ; 5.193 ns   ; con     ; count[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.408 ns   ; reset   ; count[1]~reg0 ; clk      ;
; N/A   ; None         ; 4.379 ns   ; reset   ; count[3]~reg0 ; clk      ;
; N/A   ; None         ; 4.351 ns   ; reset   ; count[2]~reg0 ; clk      ;
; N/A   ; None         ; 4.351 ns   ; reset   ; count[4]~reg0 ; clk      ;
; N/A   ; None         ; 4.351 ns   ; reset   ; count[5]~reg0 ; clk      ;
+-------+--------------+------------+---------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+---------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 8.427 ns   ; count[5]~reg0 ; count[5] ; clk        ;
; N/A   ; None         ; 8.387 ns   ; count[4]~reg0 ; count[4] ; clk        ;
; N/A   ; None         ; 8.385 ns   ; count[3]~reg0 ; count[3] ; clk        ;
; N/A   ; None         ; 8.036 ns   ; count[2]~reg0 ; count[2] ; clk        ;
; N/A   ; None         ; 8.019 ns   ; count[1]~reg0 ; count[1] ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+---------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To            ; To Clock ;
+---------------+-------------+-----------+---------+---------------+----------+
; N/A           ; None        ; -4.085 ns ; reset   ; count[2]~reg0 ; clk      ;
; N/A           ; None        ; -4.085 ns ; reset   ; count[4]~reg0 ; clk      ;
; N/A           ; None        ; -4.085 ns ; reset   ; count[5]~reg0 ; clk      ;
; N/A           ; None        ; -4.113 ns ; reset   ; count[3]~reg0 ; clk      ;
; N/A           ; None        ; -4.142 ns ; reset   ; count[1]~reg0 ; clk      ;
; N/A           ; None        ; -4.927 ns ; con     ; count[1]~reg0 ; clk      ;
; N/A           ; None        ; -5.162 ns ; mode[1] ; count[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.410 ns ; mode[2] ; count[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.469 ns ; con     ; count[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.483 ns ; mode[1] ; count[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.531 ns ; con     ; count[4]~reg0 ; clk      ;
; N/A           ; None        ; -5.778 ns ; mode[2] ; count[2]~reg0 ; clk      ;
; N/A           ; None        ; -5.778 ns ; mode[2] ; count[5]~reg0 ; clk      ;
; N/A           ; None        ; -5.790 ns ; con     ; count[3]~reg0 ; clk      ;
; N/A           ; None        ; -5.888 ns ; con     ; count[5]~reg0 ; clk      ;
; N/A           ; None        ; -6.470 ns ; mode[1] ; count[4]~reg0 ; clk      ;
; N/A           ; None        ; -6.470 ns ; mode[1] ; count[5]~reg0 ; clk      ;
+---------------+-------------+-----------+---------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 05 16:10:56 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Counter -c Counter --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 268.89 MHz between source register "count[1]~reg0" and destination register "count[2]~reg0" (period= 3.719 ns)
    Info: + Longest register to register delay is 3.455 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 10; REG Node = 'count[1]~reg0'
        Info: 2: + IC(0.506 ns) + CELL(0.624 ns) = 1.130 ns; Loc. = LCCOMB_X1_Y5_N0; Fanout = 1; COMB Node = 'count~33'
        Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.696 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'count~34'
        Info: 4: + IC(0.363 ns) + CELL(0.206 ns) = 2.265 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 3; COMB Node = 'count~35'
        Info: 5: + IC(0.368 ns) + CELL(0.822 ns) = 3.455 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
        Info: Total cell delay = 1.858 ns ( 53.78 % )
        Info: Total interconnect delay = 1.597 ns ( 46.22 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.450 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
            Info: Total cell delay = 1.611 ns ( 65.76 % )
            Info: Total interconnect delay = 0.839 ns ( 34.24 % )
        Info: - Longest clock path from clock "clk" to source register is 2.450 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N9; Fanout = 10; REG Node = 'count[1]~reg0'
            Info: Total cell delay = 1.611 ns ( 65.76 % )
            Info: Total interconnect delay = 0.839 ns ( 34.24 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "count[2]~reg0" (data pin = "con", clock pin = "clk") is 6.853 ns
    Info: + Longest pin to register delay is 9.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 5; PIN Node = 'con'
        Info: 2: + IC(6.015 ns) + CELL(0.624 ns) = 7.584 ns; Loc. = LCCOMB_X1_Y5_N10; Fanout = 1; COMB Node = 'count~34'
        Info: 3: + IC(0.363 ns) + CELL(0.206 ns) = 8.153 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 3; COMB Node = 'count~35'
        Info: 4: + IC(0.368 ns) + CELL(0.822 ns) = 9.343 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
        Info: Total cell delay = 2.597 ns ( 27.80 % )
        Info: Total interconnect delay = 6.746 ns ( 72.20 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
        Info: Total cell delay = 1.611 ns ( 65.76 % )
        Info: Total interconnect delay = 0.839 ns ( 34.24 % )
Info: tco from clock "clk" to destination pin "count[5]" through register "count[5]~reg0" is 8.427 ns
    Info: + Longest clock path from clock "clk" to source register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 6; REG Node = 'count[5]~reg0'
        Info: Total cell delay = 1.611 ns ( 65.76 % )
        Info: Total interconnect delay = 0.839 ns ( 34.24 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y5_N21; Fanout = 6; REG Node = 'count[5]~reg0'
        Info: 2: + IC(2.447 ns) + CELL(3.226 ns) = 5.673 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'count[5]'
        Info: Total cell delay = 3.226 ns ( 56.87 % )
        Info: Total interconnect delay = 2.447 ns ( 43.13 % )
Info: th for register "count[2]~reg0" (data pin = "reset", clock pin = "clk") is -4.085 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.450 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.839 ns) + CELL(0.666 ns) = 2.450 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
        Info: Total cell delay = 1.611 ns ( 65.76 % )
        Info: Total interconnect delay = 0.839 ns ( 34.24 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(5.226 ns) + CELL(0.660 ns) = 6.841 ns; Loc. = LCFF_X1_Y5_N15; Fanout = 8; REG Node = 'count[2]~reg0'
        Info: Total cell delay = 1.615 ns ( 23.61 % )
        Info: Total interconnect delay = 5.226 ns ( 76.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sun Dec 05 16:10:56 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


