Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jun  8 18:06:04 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (162)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1004)
5. checking no_input_delay (13)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (162)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1004)
---------------------------------------------------
 There are 1004 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.103       -3.114                      3                  795        0.133        0.000                      0                  795        4.500        0.000                       0                   452  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.103       -3.114                      3                  780        0.133        0.000                      0                  780        4.500        0.000                       0                   452  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.254        0.000                      0                   15        1.156        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.103ns,  Total Violation       -3.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 3.871ns (37.177%)  route 6.541ns (62.823%))
  Logic Levels:           16  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.572     5.093    u_game/u_FlagGame/clk
    SLICE_X51Y49         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.674     6.223    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X51Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.347 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.499    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.623 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.829     7.452    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.576    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.952 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.952    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.186 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.186    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.405 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[0]
                         net (fo=11, routed)          0.805     9.210    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_7
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.295     9.505 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.512    10.017    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.543 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.765 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.630    11.396    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.299    11.695 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.695    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.071 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.929    12.999    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X51Y52         LUT6 (Prop_lut6_I4_O)        0.124    13.123 r  u_Text_display/u_Text_score/u_font/data_reg_i_48_comp/O
                         net (fo=3, routed)           0.445    13.568    u_Text_display/u_Text_score/u_font/data_reg_i_48_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  u_Text_display/u_Text_score/u_font/data_reg_i_27/O
                         net (fo=3, routed)           0.838    14.530    u_Text_display/u_Text_score/u_font/data_reg_i_27_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.654 r  u_Text_display/u_Text_score/u_font/data_reg_i_12/O
                         net (fo=1, routed)           0.151    14.806    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.930 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.576    15.506    u_Text_display/u_Text_score/u_font/data_reg_1[6]
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.483    14.824    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.403    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.506    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.011ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.321ns  (logic 3.995ns (38.708%)  route 6.326ns (61.292%))
  Logic Levels:           17  (CARRY4=7 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.572     5.093    u_game/u_FlagGame/clk
    SLICE_X51Y49         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.674     6.223    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X51Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.347 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.499    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.623 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.829     7.452    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.576    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.952 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.952    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.186 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.186    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.405 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[0]
                         net (fo=11, routed)          0.805     9.210    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_7
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.295     9.505 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.512    10.017    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.543 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.765 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.630    11.396    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.299    11.695 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.695    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.071 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.822    12.892    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    13.016 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.427    13.443    u_Text_display/u_Text_score/u_font/game_score_reg[13]_5
    SLICE_X53Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  u_Text_display/u_Text_score/u_font/data_reg_i_50/O
                         net (fo=1, routed)           0.263    13.830    u_Text_display/u_Text_score/u_font/hundreds0__263[7]
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.954 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.322    14.276    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.400 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.457    14.857    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.124    14.981 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.433    15.414    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.483    14.824    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.403    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.414    
  -------------------------------------------------------------------
                         slack                                 -1.011    

Slack (VIOLATED) :        -0.999ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.309ns  (logic 3.995ns (38.753%)  route 6.314ns (61.247%))
  Logic Levels:           17  (CARRY4=7 LUT3=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.572     5.093    u_game/u_FlagGame/clk
    SLICE_X51Y49         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.674     6.223    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X51Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.347 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.499    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.623 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.829     7.452    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.576    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.952 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.952    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.186 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.186    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.405 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[0]
                         net (fo=11, routed)          0.805     9.210    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_7
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.295     9.505 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.512    10.017    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.543 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.765 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.630    11.396    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.299    11.695 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.695    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.071 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.822    12.892    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    13.016 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.427    13.443    u_Text_display/u_Text_score/u_font/game_score_reg[13]_5
    SLICE_X53Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.567 r  u_Text_display/u_Text_score/u_font/data_reg_i_50/O
                         net (fo=1, routed)           0.263    13.830    u_Text_display/u_Text_score/u_font/hundreds0__263[7]
    SLICE_X53Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.954 r  u_Text_display/u_Text_score/u_font/data_reg_i_28/O
                         net (fo=4, routed)           0.322    14.276    u_Text_display/u_Text_score/u_font/data_reg_i_28_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.400 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.443    14.844    u_game/u_FlagGame/data_reg_1
    SLICE_X48Y52         LUT5 (Prop_lut5_I2_O)        0.124    14.968 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.434    15.402    u_Text_display/u_Text_score/u_font/data_reg_1[5]
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.483    14.824    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.403    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -15.402    
  -------------------------------------------------------------------
                         slack                                 -0.999    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 3.623ns (39.290%)  route 5.598ns (60.710%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.572     5.093    u_game/u_FlagGame/clk
    SLICE_X51Y49         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  u_game/u_FlagGame/game_score_reg[5]/Q
                         net (fo=25, routed)          0.674     6.223    u_game/u_FlagGame/game_score_reg[7]_0[1]
    SLICE_X51Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.347 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_9/O
                         net (fo=1, routed)           0.151     6.499    u_game/u_FlagGame/hundreds0__1_carry__1_i_9_n_0
    SLICE_X51Y48         LUT5 (Prop_lut5_I4_O)        0.124     6.623 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_1/O
                         net (fo=2, routed)           0.829     7.452    u_game/u_FlagGame/game_score_reg[4]_0[3]
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.576 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.576    u_Text_display/u_Text_score/hundreds0__1_carry__2_1[3]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.952 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.001     7.952    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.069 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.069    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.186 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.186    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.405 r  u_Text_display/u_Text_score/hundreds0__1_carry__4/O[0]
                         net (fo=11, routed)          0.805     9.210    u_Text_display/u_Text_score/hundreds0__1_carry__4_n_7
    SLICE_X53Y50         LUT3 (Prop_lut3_I1_O)        0.295     9.505 r  u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4/O
                         net (fo=1, routed)           0.512    10.017    u_Text_display/u_Text_score/hundreds0__50_carry__0_i_4_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.543 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.543    u_Text_display/u_Text_score/hundreds0__50_carry__0_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.765 r  u_Text_display/u_Text_score/hundreds0__50_carry__1/O[0]
                         net (fo=10, routed)          0.630    11.396    u_game/u_FlagGame/hundreds0__75_carry__1_0[0]
    SLICE_X52Y50         LUT4 (Prop_lut4_I2_O)        0.299    11.695 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_5/O
                         net (fo=1, routed)           0.000    11.695    u_Text_display/u_Text_score/data_reg_i_24[3]
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.071 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.822    12.892    u_Text_display/u_Text_score/u_font/data_reg_7[0]
    SLICE_X53Y51         LUT3 (Prop_lut3_I2_O)        0.124    13.016 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.598    13.614    u_game/u_FlagGame/data_reg_8
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.738 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.576    14.314    u_Text_display/u_Text_score/u_font/data_reg_1[4]
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.483    14.824    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X1Y20         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.969    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.403    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.911ns (45.036%)  route 4.773ns (54.964%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.743    13.819    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y17         FDCE (Setup_fdce_C_CE)      -0.371    14.639    u_game/u_color_find/red_flag_U_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.911ns (45.036%)  route 4.773ns (54.964%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.743    13.819    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y17         FDCE (Setup_fdce_C_CE)      -0.371    14.639    u_game/u_color_find/red_flag_U_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.911ns (45.036%)  route 4.773ns (54.964%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.743    13.819    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y17         FDCE (Setup_fdce_C_CE)      -0.371    14.639    u_game/u_color_find/red_flag_U_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.911ns (45.036%)  route 4.773ns (54.964%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.743    13.819    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.444    14.785    u_game/u_color_find/clk
    SLICE_X50Y17         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X50Y17         FDCE (Setup_fdce_C_CE)      -0.371    14.639    u_game/u_color_find/red_flag_U_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -13.819    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.911ns (45.173%)  route 4.747ns (54.827%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.716    13.793    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y18         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_color_find/clk
    SLICE_X50Y18         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y18         FDCE (Setup_fdce_C_CE)      -0.371    14.637    u_game/u_color_find/red_flag_U_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_U_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 3.911ns (45.173%)  route 4.747ns (54.827%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.614     5.135    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X1Y0          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.007 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.072    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9_n_1
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.497 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/DOBDO[0]
                         net (fo=1, routed)           1.241     9.738    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9_n_67
    SLICE_X49Y18         LUT5 (Prop_lut5_I1_O)        0.124     9.862 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.167    11.029    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[2]
    SLICE_X48Y30         LUT4 (Prop_lut4_I0_O)        0.124    11.153 f  u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15/O
                         net (fo=2, routed)           0.597    11.750    u_OV7670_VGA_Display/U_Frame_Buffer/blue_flag_U_count[0]_i_15_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    11.874 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.510    12.384    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.508 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.451    12.958    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X49Y23         LUT3 (Prop_lut3_I0_O)        0.118    13.076 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count[0]_i_1/O
                         net (fo=32, routed)          0.716    13.793    u_game/u_color_find/red_flag_U_count
    SLICE_X50Y18         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_color_find/clk
    SLICE_X50Y18         FDCE                                         r  u_game/u_color_find/red_flag_U_count_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X50Y18         FDCE (Setup_fdce_C_CE)      -0.371    14.637    u_game/u_color_find/red_flag_U_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.554     1.437    u_game/u_xorshift128/clk
    SLICE_X39Y29         FDPE                                         r  u_game/u_xorshift128/w_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  u_game/u_xorshift128/w_reg[15]/Q
                         net (fo=2, routed)           0.067     1.645    u_game/u_xorshift128/w_reg_n_0_[15]
    SLICE_X39Y29         FDPE                                         r  u_game/u_xorshift128/z_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.821     1.948    u_game/u_xorshift128/clk
    SLICE_X39Y29         FDPE                                         r  u_game/u_xorshift128/z_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y29         FDPE (Hold_fdpe_C_D)         0.075     1.512    u_game/u_xorshift128/z_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.554     1.437    u_game/u_xorshift128/clk
    SLICE_X39Y29         FDPE                                         r  u_game/u_xorshift128/w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  u_game/u_xorshift128/w_reg[7]/Q
                         net (fo=3, routed)           0.068     1.646    u_game/u_xorshift128/w_reg_n_0_[7]
    SLICE_X39Y29         FDCE                                         r  u_game/u_xorshift128/z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.821     1.948    u_game/u_xorshift128/clk
    SLICE_X39Y29         FDCE                                         r  u_game/u_xorshift128/z_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y29         FDCE (Hold_fdce_C_D)         0.071     1.508    u_game/u_xorshift128/z_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.506%)  route 0.071ns (27.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.555     1.438    u_game/u_xorshift128/clk
    SLICE_X41Y30         FDCE                                         r  u_game/u_xorshift128/x_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  u_game/u_xorshift128/x_reg[29]/Q
                         net (fo=2, routed)           0.071     1.650    u_game/u_xorshift128/x[29]
    SLICE_X40Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.695 r  u_game/u_xorshift128/w[29]_i_1/O
                         net (fo=1, routed)           0.000     1.695    u_game/u_xorshift128/w0[29]
    SLICE_X40Y30         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.823     1.950    u_game/u_xorshift128/clk
    SLICE_X40Y30         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X40Y30         FDCE (Hold_fdce_C_D)         0.092     1.543    u_game/u_xorshift128/w_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.553     1.436    u_game/u_xorshift128/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_xorshift128/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_game/u_xorshift128/x_reg[13]/Q
                         net (fo=4, routed)           0.111     1.689    u_game/u_xorshift128/x[13]
    SLICE_X42Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.734 r  u_game/u_xorshift128/w[16]_i_1/O
                         net (fo=1, routed)           0.000     1.734    u_game/u_xorshift128/w0[16]
    SLICE_X42Y27         FDCE                                         r  u_game/u_xorshift128/w_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.820     1.947    u_game/u_xorshift128/clk
    SLICE_X42Y27         FDCE                                         r  u_game/u_xorshift128/w_reg[16]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X42Y27         FDCE (Hold_fdce_C_D)         0.120     1.569    u_game/u_xorshift128/w_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/z_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/y_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_xorshift128/clk
    SLICE_X37Y26         FDPE                                         r  u_game/u_xorshift128/z_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  u_game/u_xorshift128/z_reg[25]/Q
                         net (fo=1, routed)           0.110     1.685    u_game/u_xorshift128/z[25]
    SLICE_X36Y25         FDPE                                         r  u_game/u_xorshift128/y_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.816     1.943    u_game/u_xorshift128/clk
    SLICE_X36Y25         FDPE                                         r  u_game/u_xorshift128/y_reg[25]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X36Y25         FDPE (Hold_fdpe_C_D)         0.070     1.516    u_game/u_xorshift128/y_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/z_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/y_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.553     1.436    u_game/u_xorshift128/clk
    SLICE_X37Y27         FDCE                                         r  u_game/u_xorshift128/z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_game/u_xorshift128/z_reg[6]/Q
                         net (fo=1, routed)           0.112     1.689    u_game/u_xorshift128/z[6]
    SLICE_X36Y27         FDCE                                         r  u_game/u_xorshift128/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.819     1.946    u_game/u_xorshift128/clk
    SLICE_X36Y27         FDCE                                         r  u_game/u_xorshift128/y_reg[6]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X36Y27         FDCE (Hold_fdce_C_D)         0.071     1.520    u_game/u_xorshift128/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/y_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/x_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.554     1.437    u_game/u_xorshift128/clk
    SLICE_X40Y29         FDPE                                         r  u_game/u_xorshift128/y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  u_game/u_xorshift128/y_reg[18]/Q
                         net (fo=1, routed)           0.118     1.696    u_game/u_xorshift128/y[18]
    SLICE_X41Y29         FDPE                                         r  u_game/u_xorshift128/x_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.822     1.949    u_game/u_xorshift128/clk
    SLICE_X41Y29         FDPE                                         r  u_game/u_xorshift128/x_reg[18]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X41Y29         FDPE (Hold_fdpe_C_D)         0.070     1.520    u_game/u_xorshift128/x_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.329%)  route 0.122ns (39.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.553     1.436    u_game/u_xorshift128/clk
    SLICE_X43Y27         FDCE                                         r  u_game/u_xorshift128/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  u_game/u_xorshift128/x_reg[2]/Q
                         net (fo=3, routed)           0.122     1.699    u_game/u_xorshift128/x[2]
    SLICE_X42Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.744 r  u_game/u_xorshift128/w[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    u_game/u_xorshift128/w0[5]
    SLICE_X42Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.818     1.945    u_game/u_xorshift128/clk
    SLICE_X42Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[5]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y26         FDPE (Hold_fdpe_C_D)         0.120     1.567    u_game/u_xorshift128/w_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.109     1.684    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.048     1.732 r  u_game/u_FlagGame/FSM_onehot_game_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.732    u_game/u_FlagGame/FSM_onehot_game_state[3]_i_1_n_0
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.818     1.945    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X45Y25         FDCE (Hold_fdce_C_D)         0.107     1.554    u_game/u_FlagGame/FSM_onehot_game_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_Flag_cmd/selected_cmd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/flag_cmd_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_Flag_cmd/clk
    SLICE_X43Y26         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  u_game/u_Flag_cmd/selected_cmd_reg[2]/Q
                         net (fo=1, routed)           0.113     1.688    u_game/u_Flag_cmd/selected_cmd[2]
    SLICE_X43Y26         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.818     1.945    u_game/u_Flag_cmd/clk
    SLICE_X43Y26         FDCE                                         r  u_game/u_Flag_cmd/flag_cmd_reg[2]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.075     1.509    u_game/u_Flag_cmd/flag_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y23  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y23  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y17  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y55   u_OV7670_SCCB_core/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57   u_OV7670_SCCB_core/U_btn_detector/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57   u_OV7670_SCCB_core/U_btn_detector/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57   u_OV7670_SCCB_core/U_btn_detector/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.608ns (15.231%)  route 3.384ns (84.769%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.851     9.060    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y51         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_FlagGame/clk
    SLICE_X49Y51         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y51         FDCE (Recov_fdce_C_CLR)     -0.613    14.314    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.608ns (15.939%)  route 3.206ns (84.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.673     8.883    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X51Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X51Y50         FDCE (Recov_fdce_C_CLR)     -0.613    14.315    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 0.608ns (16.109%)  route 3.166ns (83.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.633     8.843    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_FlagGame/clk
    SLICE_X48Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X48Y50         FDCE (Recov_fdce_C_CLR)     -0.613    14.314    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.608ns (16.127%)  route 3.162ns (83.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.629     8.838    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_FlagGame/clk
    SLICE_X49Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.613    14.314    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.476ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.608ns (16.127%)  route 3.162ns (83.873%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.629     8.838    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.442    14.783    u_game/u_FlagGame/clk
    SLICE_X49Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X49Y50         FDCE (Recov_fdce_C_CLR)     -0.613    14.314    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  5.476    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.608ns (16.807%)  route 3.010ns (83.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.476     8.686    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y48         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.453    14.794    u_game/u_FlagGame/clk
    SLICE_X51Y48         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y48         FDCE (Recov_fdce_C_CLR)     -0.613    14.406    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.608ns (16.862%)  route 2.998ns (83.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.464     8.674    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y49         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.453    14.794    u_game/u_FlagGame/clk
    SLICE_X51Y49         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y49         FDCE (Recov_fdce_C_CLR)     -0.613    14.406    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.608ns (16.896%)  route 2.990ns (83.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.457     8.667    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.443    14.784    u_game/u_FlagGame/clk
    SLICE_X52Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X52Y50         FDCE (Recov_fdce_C_CLR)     -0.527    14.401    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.401    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.608ns (19.213%)  route 2.557ns (80.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.023     8.233    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.453    14.794    u_game/u_FlagGame/clk
    SLICE_X51Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X51Y47         FDCE (Recov_fdce_C_CLR)     -0.613    14.406    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.608ns (19.343%)  route 2.535ns (80.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.547     5.068    u_game/u_FlagGame/clk
    SLICE_X45Y25         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y25         FDCE (Prop_fdce_C_Q)         0.456     5.524 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.533     6.058    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X45Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.210 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          2.002     8.212    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         1.453    14.794    u_game/u_FlagGame/clk
    SLICE_X53Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y47         FDCE (Recov_fdce_C_CLR)     -0.613    14.406    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -8.212    
  -------------------------------------------------------------------
                         slack                                  6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.190ns (18.106%)  route 0.859ns (81.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.749     2.484    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X49Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.327    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.190ns (18.106%)  route 0.859ns (81.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.749     2.484    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X49Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X49Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.327    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.161ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.190ns (18.031%)  route 0.864ns (81.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.754     2.488    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X48Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.327    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.190ns (17.412%)  route 0.901ns (82.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.791     2.525    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y48         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X49Y48         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.159     1.327    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.190ns (17.412%)  route 0.901ns (82.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.791     2.525    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y48         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.837     1.964    u_game/u_FlagGame/clk
    SLICE_X49Y48         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X49Y48         FDCE (Remov_fdce_C_CLR)     -0.159     1.327    u_game/u_FlagGame/game_score_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.190ns (13.737%)  route 1.193ns (86.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          1.083     2.817    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.835     1.963    u_game/u_FlagGame/clk
    SLICE_X52Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.134     1.585    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.190ns (16.071%)  route 0.992ns (83.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.882     2.616    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.838     1.965    u_game/u_FlagGame/clk
    SLICE_X51Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism             -0.478     1.487    
    SLICE_X51Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.328    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           2.616    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.190ns (16.006%)  route 0.997ns (83.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          0.887     2.621    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y47         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.838     1.965    u_game/u_FlagGame/clk
    SLICE_X53Y47         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y47         FDCE (Remov_fdce_C_CLR)     -0.159     1.328    u_game/u_FlagGame/game_score_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.190ns (12.980%)  route 1.274ns (87.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          1.164     2.898    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.559    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.190ns (12.980%)  route 1.274ns (87.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.551     1.434    u_game/u_FlagGame/clk
    SLICE_X44Y25         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.575 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.110     1.685    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.049     1.734 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=47, routed)          1.164     2.898    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y50         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=451, routed)         0.834     1.962    u_game/u_FlagGame/clk
    SLICE_X49Y50         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.559    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  1.339    





