/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32u59x/registers/ramcfg.hpp>

namespace stm32::stm32u59x {

namespace ramcfgx {
  using m1cr_tt = regs::ramcfg_m1cr_v1_tt;
  using m1isr_tt = regs::ramcfg_m1isr_v1_tt;
  using ram1erkeyr_tt = regs::ramcfg_ram1erkeyr_v1_tt;
  using m2cr_tt = regs::ramcfg_m2cr_v1_tt;
  using m2ier_tt = regs::ramcfg_m2ier_v1_tt;
  using m2isr_tt = regs::ramcfg_m2isr_v1_tt;
  using m2sear_tt = regs::ramcfg_m2sear_v1_tt;
  using m2dear_tt = regs::ramcfg_m2dear_v1_tt;
  using m2icr_tt = regs::ramcfg_m2icr_v1_tt;
  using m2wpr1_tt = regs::ramcfg_m2wpr1_v1_tt;
  using m2wpr2_tt = regs::ramcfg_m2wpr2_v1_tt;
  using m2ecckeyr_tt = regs::ramcfg_m2ecckeyr_v1_tt;
  using m2erkeyr_tt = regs::ramcfg_m2erkeyr_v1_tt;
  using m3cr_tt = regs::ramcfg_m3cr_v1_tt;
  using m3ier_tt = regs::ramcfg_m3ier_v1_tt;
  using m3isr_tt = regs::ramcfg_m3isr_v1_tt;
  using m3sear_tt = regs::ramcfg_m3sear_v1_tt;
  using m3dear_tt = regs::ramcfg_m3dear_v1_tt;
  using m3icr_tt = regs::ramcfg_m3icr_v1_tt;
  using m3ecckeyr_tt = regs::ramcfg_m3ecckeyr_v1_tt;
  using m3erkeyr_tt = regs::ramcfg_m3erkeyr_v1_tt;
  using m4cr_tt = regs::ramcfg_m4cr_v1_tt;
  using m4isr_tt = regs::ramcfg_m4isr_v1_tt;
  using m4erkeyr_tt = regs::ramcfg_m4erkeyr_v1_tt;
  using m5cr_tt = regs::ramcfg_m5cr_v1_tt;
  using m5ier_tt = regs::ramcfg_m5ier_v1_tt;
  using m5isr_tt = regs::ramcfg_m5isr_v1_tt;
  using m5sear_tt = regs::ramcfg_m5sear_v1_tt;
  using m5dear_tt = regs::ramcfg_m5dear_v1_tt;
  using m5icr_tt = regs::ramcfg_m5icr_v1_tt;
  using m5ecckeyr_tt = regs::ramcfg_m5ecckeyr_v1_tt;
  using m5erkeyr_tt = regs::ramcfg_m5erkeyr_v1_tt;
  using m6cr_tt = regs::ramcfg_m6cr_v1_tt;
  using m6isr_tt = regs::ramcfg_m6isr_v1_tt;
  using m6erkeyr_tt = regs::ramcfg_m6erkeyr_v1_tt;

  template <stdx::ct_string name, std::uint32_t baseaddress>
  using ramcfgx_t =
    groov::group<name,
                 groov::mmio_bus<>,
                 m1cr_tt<"m1cr", baseaddress, 0x0>,
                 m1isr_tt<"m1isr", baseaddress, 0x8>,
                 ram1erkeyr_tt<"ram1erkeyr", baseaddress, 0x28>,
                 m2cr_tt<"m2cr", baseaddress, 0x40>,
                 m2ier_tt<"m2ier", baseaddress, 0x44>,
                 m2isr_tt<"m2isr", baseaddress, 0x48>,
                 m2sear_tt<"m2sear", baseaddress, 0x4c>,
                 m2dear_tt<"m2dear", baseaddress, 0x50>,
                 m2icr_tt<"m2icr", baseaddress, 0x54>,
                 m2wpr1_tt<"m2wpr1", baseaddress, 0x58>,
                 m2wpr2_tt<"m2wpr2", baseaddress, 0x5c>,
                 m2ecckeyr_tt<"m2ecckeyr", baseaddress, 0x64>,
                 m2erkeyr_tt<"m2erkeyr", baseaddress, 0x68>,
                 m3cr_tt<"m3cr", baseaddress, 0x80>,
                 m3ier_tt<"m3ier", baseaddress, 0x84>,
                 m3isr_tt<"m3isr", baseaddress, 0x88>,
                 m3sear_tt<"m3sear", baseaddress, 0x8c>,
                 m3dear_tt<"m3dear", baseaddress, 0x90>,
                 m3icr_tt<"m3icr", baseaddress, 0x94>,
                 m3ecckeyr_tt<"m3ecckeyr", baseaddress, 0xa4>,
                 m3erkeyr_tt<"m3erkeyr", baseaddress, 0xa8>,
                 m4cr_tt<"m4cr", baseaddress, 0xc0>,
                 m4isr_tt<"m4isr", baseaddress, 0xc8>,
                 m4erkeyr_tt<"m4erkeyr", baseaddress, 0xe8>,
                 m5cr_tt<"m5cr", baseaddress, 0x100>,
                 m5ier_tt<"m5ier", baseaddress, 0x104>,
                 m5isr_tt<"m5isr", baseaddress, 0x108>,
                 m5sear_tt<"m5sear", baseaddress, 0x10c>,
                 m5dear_tt<"m5dear", baseaddress, 0x110>,
                 m5icr_tt<"m5icr", baseaddress, 0x114>,
                 m5ecckeyr_tt<"m5ecckeyr", baseaddress, 0x124>,
                 m5erkeyr_tt<"m5erkeyr", baseaddress, 0x128>,
                 m6cr_tt<"m6cr", baseaddress, 0x140>,
                 m6isr_tt<"m6isr", baseaddress, 0x148>,
                 m6erkeyr_tt<"m6erkeyr", baseaddress, 0x168>>;

} // namespace ramcfgx

} // namespace stm32::stm32u59x
