#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\Users\Xi Han\Documents\workspace\ucla-cs252a\design_exp1\ppa\ise
#Date/Time:
#:T   Sat Apr 15 18:32:21 2017
#------------------------------
	#Reading gap.ncd...
	#Loading device for application Rf_Device from file '7a100t.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
	#   "gap" is an NCD, version 3.2, device xc7a100t, package csg324, speed -3
	#Design creation date: 2017.04.16.01.31.25
	#Building chip graphics...
	#Loading speed info...
	#1
setattr main edit-mode no-logic-changes
	#2
unselect -all
	#3
unselect -all
	#4
select site 'TIEOFF_X6Y131'
	#site "TIEOFF_X6Y131",  type = TIEOFF  (RPM grid X32Y262)
	#5
unselect -all
	#6
unselect -all
	#7
unselect -all
	#8
unselect -all
	#9
unselect -all
