

================================================================
== Vitis HLS Report for 'AxiStream2Axi'
================================================================
* Date:           Mon Feb 26 05:31:43 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   115208|  10.000 ns|  1.152 ms|    1|  115208|     none|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip    |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+
        |- MMIterOutLoop2  |        2|   115201|         3|          1|          1|  1 ~ 115200|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%addrbound_V_read_1 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %addrbound_V_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1396]   --->   Operation 11 'read' 'addrbound_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%dout_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %dout" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1397]   --->   Operation 15 'read' 'dout_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem2, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_17, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.43ns)   --->   "%icmp_ln878 = icmp_eq  i18 %addrbound_V_read_1, i18 0"   --->   Operation 18 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1402 = br i1 %icmp_ln878, void %.lr.ph.i, void %.exit" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 19 'br' 'br_ln1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %dout_1, i32 3, i32 63" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1402 = sext i61 %trunc_ln" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 21 'sext' 'sext_ln1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i64 %gmem2, i64 %sext_ln1402" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 22 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1402 = zext i18 %addrbound_V_read_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 23 'zext' 'zext_ln1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (7.30ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i64, i64 %gmem2_addr, i32 %zext_ln1402" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 24 'writereq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln1402 = br void" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 25 'br' 'br_ln1402' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_V = phi i18 0, void %.lr.ph.i, i18 %i_V_4, void %.split.i"   --->   Operation 26 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.13ns)   --->   "%i_V_4 = add i18 %i_V, i18 1"   --->   Operation 27 'add' 'i_V_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (2.43ns)   --->   "%icmp_ln1402 = icmp_eq  i18 %i_V, i18 %addrbound_V_read_1" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 28 'icmp' 'icmp_ln1402' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1402 = br i1 %icmp_ln1402, void %.split.i, void %._crit_edge.loopexit.i" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1402]   --->   Operation 29 'br' 'br_ln1402' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %ldata1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'tmp' <Predicate = (!icmp_ln1402)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln1399 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_19" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1399]   --->   Operation 31 'specpipeline' 'specpipeline_ln1399' <Predicate = (!icmp_ln1402)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1399 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 115200, i64 57600" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1399]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln1399' <Predicate = (!icmp_ln1402)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1399 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1399]   --->   Operation 33 'specloopname' 'specloopname_ln1399' <Predicate = (!icmp_ln1402)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (7.30ns)   --->   "%write_ln1407 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %gmem2_addr, i64 %tmp, i8 255" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1407]   --->   Operation 34 'write' 'write_ln1407' <Predicate = (!icmp_ln1402)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln1402)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 36 [5/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 36 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 37 [4/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 37 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 38 [3/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 38 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 39 [2/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 39 'writeresp' 'empty_106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 40 [1/5] (7.30ns)   --->   "%empty_106 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i64, i64 %gmem2_addr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 40 'writeresp' 'empty_106' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1409 = br void %.exit" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1409]   --->   Operation 41 'br' 'br_ln1409' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln301 = ret"   --->   Operation 42 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addrbound_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
addrbound_V_read_1       (read             ) [ 00111100000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
dout_1                   (read             ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
specinterface_ln0        (specinterface    ) [ 00000000000]
icmp_ln878               (icmp             ) [ 01111111111]
br_ln1402                (br               ) [ 00000000000]
trunc_ln                 (partselect       ) [ 00100000000]
sext_ln1402              (sext             ) [ 00000000000]
gmem2_addr               (getelementptr    ) [ 00011111111]
zext_ln1402              (zext             ) [ 00000000000]
empty                    (writereq         ) [ 00000000000]
br_ln1402                (br               ) [ 00111100000]
i_V                      (phi              ) [ 00010000000]
i_V_4                    (add              ) [ 00111100000]
icmp_ln1402              (icmp             ) [ 00011100000]
br_ln1402                (br               ) [ 00000000000]
tmp                      (read             ) [ 00010100000]
specpipeline_ln1399      (specpipeline     ) [ 00000000000]
speclooptripcount_ln1399 (speclooptripcount) [ 00000000000]
specloopname_ln1399      (specloopname     ) [ 00000000000]
write_ln1407             (write            ) [ 00000000000]
br_ln0                   (br               ) [ 00111100000]
empty_106                (writeresp        ) [ 00000000000]
br_ln1409                (br               ) [ 00000000000]
ret_ln301                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addrbound_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addrbound_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="addrbound_V_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addrbound_V_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="dout_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_writeresp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="18" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_106/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln1407_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="3"/>
<pin id="99" dir="0" index="2" bw="64" slack="1"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1407/5 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_V_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="18" slack="1"/>
<pin id="107" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_V_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="18" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln878_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="61" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="7" slack="0"/>
<pin id="127" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln1402_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="61" slack="1"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1402/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="gmem2_addr_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="61" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln1402_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1402/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_V_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="18" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln1402_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="18" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="2"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1402/3 "/>
</bind>
</comp>

<comp id="157" class="1005" name="addrbound_V_read_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="18" slack="1"/>
<pin id="159" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="addrbound_V_read_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln878_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="7"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="167" class="1005" name="trunc_ln_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="61" slack="1"/>
<pin id="169" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="172" class="1005" name="gmem2_addr_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="2"/>
<pin id="174" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="i_V_4_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="i_V_4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln1402_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1402 "/>
</bind>
</comp>

<comp id="187" class="1005" name="tmp_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="68" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="104"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="72" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="78" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="42" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="145"><net_src comp="142" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="150"><net_src comp="109" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="109" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="72" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="166"><net_src comp="116" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="122" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="175"><net_src comp="135" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="181"><net_src comp="146" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="186"><net_src comp="152" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="90" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 5 6 7 8 9 10 }
 - Input state : 
	Port: AxiStream2Axi : ldata1 | {4 }
	Port: AxiStream2Axi : dout | {1 }
	Port: AxiStream2Axi : addrbound_V_read | {1 }
  - Chain level:
	State 1
		br_ln1402 : 1
	State 2
		gmem2_addr : 1
		empty : 2
	State 3
		i_V_4 : 1
		icmp_ln1402 : 1
		br_ln1402 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln878_fu_116       |    0    |    13   |
|          |       icmp_ln1402_fu_152      |    0    |    13   |
|----------|-------------------------------|---------|---------|
|    add   |          i_V_4_fu_146         |    0    |    25   |
|----------|-------------------------------|---------|---------|
|          | addrbound_V_read_1_read_fu_72 |    0    |    0    |
|   read   |       dout_1_read_fu_78       |    0    |    0    |
|          |         tmp_read_fu_90        |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_84      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln1407_write_fu_96   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln_fu_122        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln1402_fu_132      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln1402_fu_142      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    51   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|addrbound_V_read_1_reg_157|   18   |
|    gmem2_addr_reg_172    |   64   |
|       i_V_4_reg_178      |   18   |
|        i_V_reg_105       |   18   |
|    icmp_ln1402_reg_183   |    1   |
|    icmp_ln878_reg_163    |    1   |
|        tmp_reg_187       |   64   |
|     trunc_ln_reg_167     |   61   |
+--------------------------+--------+
|           Total          |   245  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_84 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_84 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  3.176  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   51   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   245  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   245  |   60   |
+-----------+--------+--------+--------+
