\hypertarget{group___t_m___i_d___macros}{}\subsection{T\+M\+\_\+\+I\+D\+\_\+\+Macros}
\label{group___t_m___i_d___macros}\index{T\+M\+\_\+\+I\+D\+\_\+\+Macros@{T\+M\+\_\+\+I\+D\+\_\+\+Macros}}


Library defines.  


\subsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___t_m___i_d___macros_ga631ce0b70a16d3e71bb83d4ad88552c2}{}\#define \hyperlink{group___t_m___i_d___macros_ga631ce0b70a16d3e71bb83d4ad88552c2}{I\+D\+\_\+\+U\+N\+I\+Q\+U\+E\+\_\+\+A\+D\+D\+R\+E\+S\+S}~0x1\+F\+F\+F7\+A10\label{group___t_m___i_d___macros_ga631ce0b70a16d3e71bb83d4ad88552c2}

\begin{DoxyCompactList}\small\item\em Unique I\+D register address location. \end{DoxyCompactList}\item 
\hypertarget{group___t_m___i_d___macros_ga95fa471f6d9518cbf3228a2a6d69f5a7}{}\#define \hyperlink{group___t_m___i_d___macros_ga95fa471f6d9518cbf3228a2a6d69f5a7}{I\+D\+\_\+\+F\+L\+A\+S\+H\+\_\+\+A\+D\+D\+R\+E\+S\+S}~0x1\+F\+F\+F7\+A22\label{group___t_m___i_d___macros_ga95fa471f6d9518cbf3228a2a6d69f5a7}

\begin{DoxyCompactList}\small\item\em Flash size register address. \end{DoxyCompactList}\item 
\hypertarget{group___t_m___i_d___macros_gad1789f86a55e8fc3c2c486dacf3df1a6}{}\#define \hyperlink{group___t_m___i_d___macros_gad1789f86a55e8fc3c2c486dacf3df1a6}{I\+D\+\_\+\+D\+B\+G\+M\+C\+U\+\_\+\+I\+D\+C\+O\+D\+E}~0x\+E0042000\label{group___t_m___i_d___macros_gad1789f86a55e8fc3c2c486dacf3df1a6}

\begin{DoxyCompactList}\small\item\em Device I\+D register address. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsubsection{Detailed Description}
Library defines. 

Defines for register locations inside S\+T\+M32\+F4xx devices 