

================================================================
== Vitis HLS Report for 'chan_est_top'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     1030|     6341|  3.430 us|  21.116 us|  1031|  6342|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_chan_est_top_Pipeline_buf_loop_fu_152    |chan_est_top_Pipeline_buf_loop    |     1026|     1026|   3.417 us|   3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_pilot_scan_fu_176  |chan_est_top_Pipeline_pilot_scan  |      178|      178|   0.593 us|   0.593 us|   173|   173|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_zoh_fill_fu_192    |chan_est_top_Pipeline_zoh_fill    |     1029|     1029|   3.427 us|   3.427 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_weight_out_fu_210  |chan_est_top_Pipeline_weight_out  |     4099|     4099|  13.650 us|  13.650 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 10 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%symbol_num_read = read i4 @_ssdm_op_Read.ap_none.i4, i4 %symbol_num"   --->   Operation 11 'read' 'symbol_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%fft_re = alloca i64 1" [chan_est.cpp:205]   --->   Operation 12 'alloca' 'fft_re' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%fft_re_1 = alloca i64 1" [chan_est.cpp:205]   --->   Operation 13 'alloca' 'fft_re_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%fft_im = alloca i64 1" [chan_est.cpp:206]   --->   Operation 14 'alloca' 'fft_im' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%fft_im_1 = alloca i64 1" [chan_est.cpp:206]   --->   Operation 15 'alloca' 'fft_im_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%pilot_h_re = alloca i64 1" [chan_est.cpp:211]   --->   Operation 16 'alloca' 'pilot_h_re' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%pilot_h_re_1 = alloca i64 1" [chan_est.cpp:211]   --->   Operation 17 'alloca' 'pilot_h_re_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%pilot_h_im = alloca i64 1" [chan_est.cpp:212]   --->   Operation 18 'alloca' 'pilot_h_im' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%pilot_h_im_1 = alloca i64 1" [chan_est.cpp:212]   --->   Operation 19 'alloca' 'pilot_h_im_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%w_re = alloca i64 1" [chan_est.cpp:217]   --->   Operation 20 'alloca' 'w_re' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%w_re_1 = alloca i64 1" [chan_est.cpp:217]   --->   Operation 21 'alloca' 'w_re_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%w_re_2 = alloca i64 1" [chan_est.cpp:217]   --->   Operation 22 'alloca' 'w_re_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 23 [1/1] (1.23ns)   --->   "%w_re_3 = alloca i64 1" [chan_est.cpp:217]   --->   Operation 23 'alloca' 'w_re_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 24 [1/1] (1.23ns)   --->   "%w_im = alloca i64 1" [chan_est.cpp:218]   --->   Operation 24 'alloca' 'w_im' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 25 [1/1] (1.23ns)   --->   "%w_im_1 = alloca i64 1" [chan_est.cpp:218]   --->   Operation 25 'alloca' 'w_im_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 26 [1/1] (1.23ns)   --->   "%w_im_2 = alloca i64 1" [chan_est.cpp:218]   --->   Operation 26 'alloca' 'w_im_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 27 [1/1] (1.23ns)   --->   "%w_im_3 = alloca i64 1" [chan_est.cpp:218]   --->   Operation 27 'alloca' 'w_im_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln243 = icmp_eq  i4 %symbol_num_read, i4 2" [chan_est.cpp:243]   --->   Operation 28 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 29 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.07ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_buf_loop, i16 %fft_im_1, i16 %fft_im, i16 %fft_re_1, i16 %fft_re, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 %fft_in_0_V_last_V, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 %fft_in_1_V_last_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 31 [1/2] (1.65ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_buf_loop, i16 %fft_im_1, i16 %fft_im, i16 %fft_re_1, i16 %fft_re, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 %fft_in_0_V_last_V, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 %fft_in_1_V_last_V"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln190 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [chan_est.cpp:190]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln190 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0" [chan_est.cpp:190]   --->   Operation 33 'specinterface' 'specinterface_ln190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 %fft_in_0_V_last_V, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fft_in_0_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fft_in_0_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fft_in_0_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fft_in_0_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 %fft_in_1_V_last_V, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %fft_in_1_V_data_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fft_in_1_V_keep_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fft_in_1_V_strb_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fft_in_1_V_last_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %symbol_num"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %symbol_num, void @empty_7, i32 4294967295, i32 4294967295, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V, void @empty_10, i32 1, i32 1, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weight_stream_V_data_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_keep_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %weight_stream_V_strb_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %weight_stream_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln228 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 0, i1 %weight_stream_V_last_V, i1 0, i1 0, void @empty_6" [chan_est.cpp:228]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln228 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 0, i1 %fft_in_1_V_last_V, i1 0, i1 0, void @empty_1" [chan_est.cpp:228]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln228 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 0, i1 %fft_in_0_V_last_V, i1 0, i1 0, void @empty_0" [chan_est.cpp:228]   --->   Operation 53 'specaxissidechannel' 'specaxissidechannel_ln228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %if.end, void %VITIS_LOOP_251_2.preheader" [chan_est.cpp:243]   --->   Operation 55 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_pilot_scan, i16 %pilot_h_im_1, i16 %pilot_h_im, i16 %pilot_h_re_1, i16 %pilot_h_re, i16 %fft_re, i16 %fft_im, i16 %fft_re_1, i16 %fft_im_1, i15 %DMRS_RE, i15 %DMRS_IM"   --->   Operation 56 'call' 'call_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_pilot_scan, i16 %pilot_h_im_1, i16 %pilot_h_im, i16 %pilot_h_re_1, i16 %pilot_h_re, i16 %fft_re, i16 %fft_im, i16 %fft_re_1, i16 %fft_im_1, i15 %DMRS_RE, i15 %DMRS_IM"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_zoh_fill, i16 %w_im_3, i16 %w_im_2, i16 %w_im_1, i16 %w_im, i16 %w_re_3, i16 %w_re_2, i16 %w_re_1, i16 %w_re, i16 %pilot_h_re, i16 %pilot_h_im, i16 %pilot_h_re_1, i16 %pilot_h_im_1, i8 %PILOT_FOR_K"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_zoh_fill, i16 %w_im_3, i16 %w_im_2, i16 %w_im_1, i16 %w_im, i16 %w_re_3, i16 %w_re_2, i16 %w_re_1, i16 %w_re, i16 %pilot_h_re, i16 %pilot_h_im, i16 %pilot_h_re_1, i16 %pilot_h_im_1, i8 %PILOT_FOR_K"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%empty_23 = wait i32 @_ssdm_op_Wait"   --->   Operation 60 'wait' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_weight_out, i16 %w_re, i16 %w_re_1, i16 %w_re_2, i16 %w_re_3, i16 %w_im, i16 %w_im_1, i16 %w_im_2, i16 %w_im_3, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @chan_est_top_Pipeline_weight_out, i16 %w_re, i16 %w_re_1, i16 %w_re_2, i16 %w_re_3, i16 %w_im, i16 %w_im_1, i16 %w_im_2, i16 %w_im_3, i32 %weight_stream_V_data_V, i4 %weight_stream_V_keep_V, i4 %weight_stream_V_strb_V, i1 %weight_stream_V_last_V"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [chan_est.cpp:297]   --->   Operation 64 'ret' 'ret_ln297' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fft_in_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ symbol_num]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ weight_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DMRS_RE]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DMRS_IM]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ PILOT_FOR_K]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
symbol_num_read           (read               ) [ 00000000000]
fft_re                    (alloca             ) [ 00111100000]
fft_re_1                  (alloca             ) [ 00111100000]
fft_im                    (alloca             ) [ 00111100000]
fft_im_1                  (alloca             ) [ 00111100000]
pilot_h_re                (alloca             ) [ 00111111000]
pilot_h_re_1              (alloca             ) [ 00111111000]
pilot_h_im                (alloca             ) [ 00111111000]
pilot_h_im_1              (alloca             ) [ 00111111000]
w_re                      (alloca             ) [ 00111111110]
w_re_1                    (alloca             ) [ 00111111110]
w_re_2                    (alloca             ) [ 00111111110]
w_re_3                    (alloca             ) [ 00111111110]
w_im                      (alloca             ) [ 00111111110]
w_im_1                    (alloca             ) [ 00111111110]
w_im_2                    (alloca             ) [ 00111111110]
w_im_3                    (alloca             ) [ 00111111110]
icmp_ln243                (icmp               ) [ 00111000000]
empty                     (wait               ) [ 00000000000]
call_ln0                  (call               ) [ 00000000000]
spectopmodule_ln190       (spectopmodule      ) [ 00000000000]
specinterface_ln190       (specinterface      ) [ 00000000000]
specinterface_ln0         (specinterface      ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specinterface_ln0         (specinterface      ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specinterface_ln0         (specinterface      ) [ 00000000000]
specinterface_ln0         (specinterface      ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specbitsmap_ln0           (specbitsmap        ) [ 00000000000]
specaxissidechannel_ln228 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln228 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln228 (specaxissidechannel) [ 00000000000]
empty_22                  (wait               ) [ 00000000000]
br_ln243                  (br                 ) [ 00000000000]
call_ln0                  (call               ) [ 00000000000]
call_ln0                  (call               ) [ 00000000000]
empty_23                  (wait               ) [ 00000000000]
call_ln0                  (call               ) [ 00000000000]
br_ln0                    (br                 ) [ 00000000000]
ret_ln297                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fft_in_0_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fft_in_0_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fft_in_0_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fft_in_0_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fft_in_1_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fft_in_1_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fft_in_1_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fft_in_1_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="symbol_num">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="symbol_num"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_stream_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_stream_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_stream_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_stream_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="DMRS_RE">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DMRS_RE"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="DMRS_IM">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DMRS_IM"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="PILOT_FOR_K">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PILOT_FOR_K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chan_est_top_Pipeline_buf_loop"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chan_est_top_Pipeline_pilot_scan"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chan_est_top_Pipeline_zoh_fill"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chan_est_top_Pipeline_weight_out"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="fft_re_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_re/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="fft_re_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_re_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="fft_im_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_im/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="fft_im_1_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fft_im_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pilot_h_re_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_h_re/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="pilot_h_re_1_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_h_re_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="pilot_h_im_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_h_im/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pilot_h_im_1_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pilot_h_im_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w_re_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_re/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="w_re_1_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_re_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="w_re_2_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_re_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_re_3_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_re_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="w_im_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_im/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="w_im_1_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_im_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="w_im_2_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_im_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="w_im_3_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_im_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="symbol_num_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="4" slack="0"/>
<pin id="149" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="symbol_num_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_chan_est_top_Pipeline_buf_loop_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="4" slack="0"/>
<pin id="160" dir="0" index="7" bw="4" slack="0"/>
<pin id="161" dir="0" index="8" bw="1" slack="0"/>
<pin id="162" dir="0" index="9" bw="32" slack="0"/>
<pin id="163" dir="0" index="10" bw="4" slack="0"/>
<pin id="164" dir="0" index="11" bw="4" slack="0"/>
<pin id="165" dir="0" index="12" bw="1" slack="0"/>
<pin id="166" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_chan_est_top_Pipeline_pilot_scan_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="180" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="181" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="9" bw="15" slack="0"/>
<pin id="187" dir="0" index="10" bw="15" slack="0"/>
<pin id="188" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_chan_est_top_Pipeline_zoh_fill_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="197" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="198" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="204" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="205" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="206" dir="0" index="13" bw="8" slack="0"/>
<pin id="207" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_chan_est_top_Pipeline_weight_out_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="219" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="220" dir="0" index="9" bw="32" slack="0"/>
<pin id="221" dir="0" index="10" bw="4" slack="0"/>
<pin id="222" dir="0" index="11" bw="4" slack="0"/>
<pin id="223" dir="0" index="12" bw="1" slack="0"/>
<pin id="224" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln243_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln243_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="3"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="152" pin=11"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="189"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="208"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="192" pin=13"/></net>

<net id="225"><net_src comp="80" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="210" pin=9"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="210" pin=10"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="210" pin=11"/></net>

<net id="229"><net_src comp="24" pin="0"/><net_sink comp="210" pin=12"/></net>

<net id="234"><net_src comp="146" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_stream_V_data_V | {8 9 }
	Port: weight_stream_V_keep_V | {8 9 }
	Port: weight_stream_V_strb_V | {8 9 }
	Port: weight_stream_V_last_V | {8 9 }
 - Input state : 
	Port: chan_est_top : fft_in_0_V_data_V | {2 3 }
	Port: chan_est_top : fft_in_0_V_keep_V | {2 3 }
	Port: chan_est_top : fft_in_0_V_strb_V | {2 3 }
	Port: chan_est_top : fft_in_0_V_last_V | {2 3 }
	Port: chan_est_top : fft_in_1_V_data_V | {2 3 }
	Port: chan_est_top : fft_in_1_V_keep_V | {2 3 }
	Port: chan_est_top : fft_in_1_V_strb_V | {2 3 }
	Port: chan_est_top : fft_in_1_V_last_V | {2 3 }
	Port: chan_est_top : symbol_num | {1 }
	Port: chan_est_top : DMRS_RE | {4 5 }
	Port: chan_est_top : DMRS_IM | {4 5 }
	Port: chan_est_top : PILOT_FOR_K | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |  grp_chan_est_top_Pipeline_buf_loop_fu_152  |    0    |    0    |    86   |    36   |
|   call   | grp_chan_est_top_Pipeline_pilot_scan_fu_176 |    8    |  6.174  |   409   |   213   |
|          |  grp_chan_est_top_Pipeline_zoh_fill_fu_192  |    0    |  2.135  |   190   |    81   |
|          | grp_chan_est_top_Pipeline_weight_out_fu_210 |    0    |  3.416  |   129   |   228   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln243_fu_230              |    0    |    0    |    0    |    12   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |         symbol_num_read_read_fu_146         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    8    |  11.725 |   814   |   570   |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|   DMRS_IM  |    1   |    0   |    0   |    -   |
|   DMRS_RE  |    1   |    0   |    0   |    -   |
| PILOT_FOR_K|    1   |    0   |    0   |    -   |
|   fft_im   |    1   |    0   |    0   |    0   |
|  fft_im_1  |    1   |    0   |    0   |    0   |
|   fft_re   |    1   |    0   |    0   |    0   |
|  fft_re_1  |    1   |    0   |    0   |    0   |
| pilot_h_im |    1   |    0   |    0   |    0   |
|pilot_h_im_1|    1   |    0   |    0   |    0   |
| pilot_h_re |    1   |    0   |    0   |    0   |
|pilot_h_re_1|    1   |    0   |    0   |    0   |
|    w_im    |    1   |    0   |    0   |    0   |
|   w_im_1   |    1   |    0   |    0   |    0   |
|   w_im_2   |    1   |    0   |    0   |    0   |
|   w_im_3   |    1   |    0   |    0   |    0   |
|    w_re    |    1   |    0   |    0   |    0   |
|   w_re_1   |    1   |    0   |    0   |    0   |
|   w_re_2   |    1   |    0   |    0   |    0   |
|   w_re_3   |    1   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |   19   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln243_reg_236|    1   |
+------------------+--------+
|       Total      |    1   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   11   |   814  |   570  |    -   |
|   Memory  |   19   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   19   |    8   |   11   |   815  |   570  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
