{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567543747131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567543747141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 03 14:49:06 2019 " "Processing started: Tue Sep 03 14:49:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567543747141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543747141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controlador_VGA -c Controlador_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controlador_VGA -c Controlador_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543747141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567543748660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567543748660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543772025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543772025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_system.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_system " "Found entity 1: tb_system" {  } { { "tb_system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/tb_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543772037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543772037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.sv 1 1 " "Found 1 design units, including 1 entities, in source file system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543772048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543772048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543772058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543772058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pablo/documents/1-tec/arqui1/proyecto1/testing/sdramcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pablo/documents/1-tec/arqui1/proyecto1/testing/sdramcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAMController " "Found entity 1: SDRAMController" {  } { { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543772072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543772072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1567543772185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Counter " "Elaborating entity \"counter\" for hierarchy \"counter:Counter\"" {  } { { "system.sv" "Counter" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543772270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(11) " "Verilog HDL assignment warning at counter.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772289 "|system|counter:Counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "system.sv" "vga" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543772291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(68) " "Verilog HDL assignment warning at VGA_Controller.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772294 "|system|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(72) " "Verilog HDL assignment warning at VGA_Controller.sv(72): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772294 "|system|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(75) " "Verilog HDL assignment warning at VGA_Controller.sv(75): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772294 "|system|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(93) " "Verilog HDL assignment warning at VGA_Controller.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772295 "|system|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(121) " "Verilog HDL assignment warning at VGA_Controller.sv(121): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/VGA_Controller.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1567543772295 "|system|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAMController SDRAMController:sdram " "Elaborating entity \"SDRAMController\" for hierarchy \"SDRAMController:sdram\"" {  } { { "system.sv" "sdram" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543772312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SDRAMController:sdram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SDRAMController:sdram\|altsyncram:altsyncram_component\"" {  } { { "../../Testing/SDRAMController.v" "altsyncram_component" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543772911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAMController:sdram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SDRAMController:sdram\|altsyncram:altsyncram_component\"" {  } { { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543772959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAMController:sdram\|altsyncram:altsyncram_component " "Instantiated megafunction \"SDRAMController:sdram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Python-testing/pandita.mif " "Parameter \"init_file\" = \"../../Python-testing/pandita.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1567543772990 ""}  } { { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1567543772990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_enp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_enp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_enp1 " "Found entity 1: altsyncram_enp1" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543773193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543773193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_enp1 SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated " "Elaborating entity \"altsyncram_enp1\" for hierarchy \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543773197 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_PADDING_MSB_HEAD" "pandita.mif 0 " "Width of data items in \"pandita.mif\" is smaller than the memory width. Padding data items with 0 on MSB to fit in memory. " {  } { { "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif" 5 -1 0 } }  } 0 113016 "Width of data items in \"%1!s!\" is smaller than the memory width. Padding data items with %2!s! on MSB to fit in memory. " 0 0 "Analysis & Synthesis" 0 -1 1567543773321 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "65536 390150 C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif " "Memory depth (65536) in the design file differs from memory depth (390150) in the Memory Initialization File \"C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Python-testing/pandita.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Analysis & Synthesis" 0 -1 1567543773626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543774150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543774150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_enp1.tdf" "decode3" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543774153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543774290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543774290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_enp1.tdf" "rden_decode" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543774293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567543774452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543774452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_enp1.tdf" "mux2" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543774454 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a0 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a1 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a2 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a3 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a4 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a5 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a6 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a7 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a8 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a9 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a10 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a11 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a12 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a13 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a14 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a15 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a16 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a17 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a18 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a19 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a20 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a21 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a22 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a23 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a24 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a25 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a26 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a27 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a28 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 747 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a29 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 772 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a30 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a31 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a32 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a33 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 872 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a34 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a35 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a36 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a37 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a38 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a39 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a40 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a41 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1072 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a42 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a43 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a44 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a45 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a46 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a47 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a48 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a49 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a50 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a51 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a52 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a53 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a54 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a55 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a56 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a57 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a58 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a59 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1522 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a60 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1547 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a61 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1572 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a62 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1597 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a63 " "Synthesized away node \"SDRAMController:sdram\|altsyncram:altsyncram_component\|altsyncram_enp1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_enp1.tdf" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/db/altsyncram_enp1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../../Testing/SDRAMController.v" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/Testing/SDRAMController.v" 85 0 0 } } { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1567543774907 "|system|SDRAMController:sdram|altsyncram:altsyncram_component|altsyncram_enp1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1567543774907 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1567543774907 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1567543775717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[0\] GND " "Pin \"g\[0\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[1\] GND " "Pin \"g\[1\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[2\] GND " "Pin \"g\[2\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[3\] GND " "Pin \"g\[3\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[4\] GND " "Pin \"g\[4\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[5\] GND " "Pin \"g\[5\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[6\] GND " "Pin \"g\[6\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g\[7\] GND " "Pin \"g\[7\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[0\] GND " "Pin \"b\[0\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[1\] GND " "Pin \"b\[1\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[2\] GND " "Pin \"b\[2\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[3\] GND " "Pin \"b\[3\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[4\] GND " "Pin \"b\[4\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[5\] GND " "Pin \"b\[5\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[6\] GND " "Pin \"b\[6\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b\[7\] GND " "Pin \"b\[7\]\" is stuck at GND" {  } { { "system.sv" "" { Text "C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/DonkeyKong-Quartus-master/Controlador_VGA/system.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1567543775881 "|system|b[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1567543775881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1567543776065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1567543776815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567543776815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1567543777010 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1567543777010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1567543777010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1567543777010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 94 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 94 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567543777097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 03 14:49:37 2019 " "Processing ended: Tue Sep 03 14:49:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567543777097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567543777097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567543777097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567543777097 ""}
