{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651006942151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651006942152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 17:02:22 2022 " "Processing started: Tue Apr 26 17:02:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651006942152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006942152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestingGround -c TestingGround" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006942152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651006942696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651006942696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/nbit_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/nbit_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_full_adder-rtl " "Found design unit 1: nbit_full_adder-rtl" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/nbit_full_adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956159 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "hdl/nbit_full_adder.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/nbit_full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006956159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/full_adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/full_adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_1bit-Behavioral " "Found design unit 1: Full_Adder_1bit-Behavioral" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/Full_Adder_1bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956161 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_1bit " "Found entity 1: Full_Adder_1bit" {  } { { "hdl/Full_Adder_1bit.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/Full_Adder_1bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006956161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genregv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genregv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenRegV2-rtl " "Found design unit 1: GenRegV2-rtl" {  } { { "hdl/GenRegV2.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/GenRegV2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956163 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenRegV2 " "Found entity 1: GenRegV2" {  } { { "hdl/GenRegV2.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/GenRegV2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006956163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/one_bit_d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/one_bit_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_d_ff-rtl " "Found design unit 1: one_bit_d_ff-rtl" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/one_bit_d_ff.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956165 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_d_ff " "Found entity 1: one_bit_d_ff" {  } { { "hdl/one_bit_d_ff.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/one_bit_d_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006956165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/genericregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/genericregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenericRegister-rtl " "Found design unit 1: GenericRegister-rtl" {  } { { "hdl/GenericRegister.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/GenericRegister.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956168 ""} { "Info" "ISGN_ENTITY_NAME" "1 GenericRegister " "Found entity 1: GenericRegister" {  } { { "hdl/GenericRegister.vhd" "" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/GenericRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651006956168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006956168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GenRegV2 " "Elaborating entity \"GenRegV2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651006956199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_d_ff one_bit_d_ff:\\GEN_REG:0:REGX " "Elaborating entity \"one_bit_d_ff\" for hierarchy \"one_bit_d_ff:\\GEN_REG:0:REGX\"" {  } { { "hdl/GenRegV2.vhd" "\\GEN_REG:0:REGX" { Text "C:/Users/A Fox/Documents/_ELECTRONICS/VHDL_testing_ground/hdl/GenRegV2.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651006956203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651006956892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651006957290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651006957290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651006957344 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651006957344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651006957344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651006957344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651006957344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651006957378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 17:02:37 2022 " "Processing ended: Tue Apr 26 17:02:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651006957378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651006957378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651006957378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651006957378 ""}
