<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sender_Receiver_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sender_Receiver_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Sender_Receiver_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sender_Receiver_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Sender_Receiver_testbench_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sender_Receiver_testbench_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Sender_receiver.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Sender_receiver.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Sender_receiver.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sender_receiver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Sender_receiver.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sender_receiver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sender_receiver.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sender_receiver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Sender_receiver.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sender_receiver.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Sender_receiver.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Sender_receiver.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Sender_receiver.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sender_receiver.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Sender_receiver.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sender_receiver.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sender_receiver.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Sender_receiver.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Sender_receiver.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Sender_receiver.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Sender_receiver.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Sender_receiver.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Sender_receiver.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sender_receiver.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sender_receiver_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Sender_receiver_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sender_receiver_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Sender_receiver_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Sender_receiver_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Sender_receiver_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sender_receiver_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sender_receiver_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Sender_receiver_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Sender_receiver_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sender_receiver_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sender_receiver_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Sender_receiver_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Sender_receiver_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sender_receiver_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sender_receiver_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="counter_one_start.spl"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="counter_one_start.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="latch_d_en.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/Sender_receiver_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/Sender_receiver_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/Sender_receiver_timesim.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1516287514" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1516287514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516296961" xil_pn:in_ck="-4565266130954949532" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516296961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Receiver.vhd"/>
      <outfile xil_pn:name="Sender_Receiver_testbench.vhd"/>
      <outfile xil_pn:name="Sender_receiver.vhd"/>
      <outfile xil_pn:name="Transmitter.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="latch_d_en.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516287514" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1442805863470785482" xil_pn:start_ts="1516287514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516287514" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4245642660658905164" xil_pn:start_ts="1516287514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516287514" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="759844470052642393" xil_pn:start_ts="1516287514">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1516296961" xil_pn:in_ck="-4565266130954949532" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516296961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Receiver.vhd"/>
      <outfile xil_pn:name="Sender_Receiver_testbench.vhd"/>
      <outfile xil_pn:name="Sender_receiver.vhd"/>
      <outfile xil_pn:name="Transmitter.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="latch_d_en.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516296965" xil_pn:in_ck="-4565266130954949532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5387929912348349942" xil_pn:start_ts="1516296961">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_beh.prj"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516296965" xil_pn:in_ck="-9116600587884179357" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7762557794758579293" xil_pn:start_ts="1516296965">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1516288512" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516288512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298329" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2028266623379740234" xil_pn:start_ts="1516298329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298329" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2768699802919674453" xil_pn:start_ts="1516298329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516288512" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516288512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298329" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2448047999452640564" xil_pn:start_ts="1516298329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516288512" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1516288512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298329" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-842759489229043297" xil_pn:start_ts="1516298329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298338" xil_pn:in_ck="-2815301587179904832" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1424871458474982898" xil_pn:start_ts="1516298329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_receiver.lso"/>
      <outfile xil_pn:name="Sender_receiver.ngc"/>
      <outfile xil_pn:name="Sender_receiver.ngr"/>
      <outfile xil_pn:name="Sender_receiver.prj"/>
      <outfile xil_pn:name="Sender_receiver.stx"/>
      <outfile xil_pn:name="Sender_receiver.syr"/>
      <outfile xil_pn:name="Sender_receiver.xst"/>
      <outfile xil_pn:name="Sender_receiver_vhdl.prj"/>
      <outfile xil_pn:name="Sender_receiver_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516298338" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2247974632651230487" xil_pn:start_ts="1516298338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516298344" xil_pn:in_ck="3352187476052394961" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5617628890026200382" xil_pn:start_ts="1516298338">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sender_receiver.bld"/>
      <outfile xil_pn:name="Sender_receiver.ngd"/>
      <outfile xil_pn:name="Sender_receiver_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516298350" xil_pn:in_ck="-6084531209517799046" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1516298344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sender_receiver.pcf"/>
      <outfile xil_pn:name="Sender_receiver_map.map"/>
      <outfile xil_pn:name="Sender_receiver_map.mrp"/>
      <outfile xil_pn:name="Sender_receiver_map.ncd"/>
      <outfile xil_pn:name="Sender_receiver_map.ngm"/>
      <outfile xil_pn:name="Sender_receiver_map.xrpt"/>
      <outfile xil_pn:name="Sender_receiver_summary.xml"/>
      <outfile xil_pn:name="Sender_receiver_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516298362" xil_pn:in_ck="2649304346917528979" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516298350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sender_receiver.ncd"/>
      <outfile xil_pn:name="Sender_receiver.pad"/>
      <outfile xil_pn:name="Sender_receiver.par"/>
      <outfile xil_pn:name="Sender_receiver.ptwx"/>
      <outfile xil_pn:name="Sender_receiver.unroutes"/>
      <outfile xil_pn:name="Sender_receiver.xpi"/>
      <outfile xil_pn:name="Sender_receiver_pad.csv"/>
      <outfile xil_pn:name="Sender_receiver_pad.txt"/>
      <outfile xil_pn:name="Sender_receiver_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1516298371" xil_pn:in_ck="-2197345909036667432" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1516298362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sender_receiver.bgn"/>
      <outfile xil_pn:name="Sender_receiver.bit"/>
      <outfile xil_pn:name="Sender_receiver.drc"/>
      <outfile xil_pn:name="Sender_receiver.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516297014" xil_pn:in_ck="-2197345909036667432" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-9196939638464804627" xil_pn:start_ts="1516297010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/Sender_receiver_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/Sender_receiver_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Sender_receiver_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516296620" xil_pn:in_ck="4575383397147908219" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1516296620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_Receiver_testbench.vhd"/>
      <outfile xil_pn:name="netgen/par/Sender_receiver_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Sender_receiver_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516296627" xil_pn:in_ck="3673711857631977730" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-2950802674297906314" xil_pn:start_ts="1516296620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_isim_par.exe"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516296627" xil_pn:in_ck="-9116600569948310153" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-6227661354235088695" xil_pn:start_ts="1516296627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sender_Receiver_testbench_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1516298362" xil_pn:in_ck="-6084531209517799178" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516298359">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Sender_receiver.twr"/>
      <outfile xil_pn:name="Sender_receiver.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
