// Seed: 2767192603
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  assign id_3 = id_1;
  assign module_1.type_4 = 0;
endmodule
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    output logic module_1,
    output wire id_6,
    output supply0 id_7,
    input supply1 id_8
);
  always @(id_2 - 1, posedge id_2) begin : LABEL_0
    id_5 <= id_2 == 1;
    cover (id_8);
    $display(id_2);
    $display(1);
    deassign id_6;
  end
  module_0 modCall_1 (
      id_0,
      id_8
  );
  tri id_10 = 1 == id_0;
endmodule
