

================================================================
== Vitis HLS Report for 'gru_static_ap_fixed_ap_fixed_config2_b_Pipeline_VITIS_LOOP_465_1'
================================================================
* Date:           Sat Sep 16 17:44:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.776 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514|  2.056 us|  2.056 us|  514|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_465_1  |      512|      512|         1|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|       55|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln465_fu_62_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln465_fu_56_p2  |      icmp|   0|  0|  11|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          20|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_h_state_3  |   9|          2|   10|         20|
    |i_h_state_fu_30               |   9|          2|   10|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  27|          6|   21|         42|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |i_h_state_fu_30  |  10|   0|   10|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  gru_static<ap_fixed,ap_fixed,config2_b>_Pipeline_VITIS_LOOP_465_1|  return value|
|h_state_V_1_address0  |  out|    9|   ap_memory|                                                        h_state_V_1|         array|
|h_state_V_1_ce0       |  out|    1|   ap_memory|                                                        h_state_V_1|         array|
|h_state_V_1_we0       |  out|    1|   ap_memory|                                                        h_state_V_1|         array|
|h_state_V_1_d0        |  out|    8|   ap_memory|                                                        h_state_V_1|         array|
+----------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

