{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761587178798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761587178802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 20:46:18 2025 " "Processing started: Mon Oct 27 20:46:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761587178802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761587178802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_controller -c PWM_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_controller -c PWM_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761587178802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761587179100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761587179100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file pwm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_counter " "Found entity 1: debounce_counter" {  } { { "G:\\\\Train_proj\\\\labyba_3_5_antidrebezg\\\\debounce_counter.sv" "" { Text "G:/Train_proj/labyba_3_5_antidrebezg/debounce_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761587183427 ""} { "Info" "ISGN_ENTITY_NAME" "2 pwm_controller " "Found entity 2: pwm_controller" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761587183427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761587183427 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_controller " "Elaborating entity \"pwm_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761587183552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(26) " "Verilog HDL assignment warning at pwm_controller.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183553 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(27) " "Verilog HDL assignment warning at pwm_controller.sv(27): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183553 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(28) " "Verilog HDL assignment warning at pwm_controller.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(29) " "Verilog HDL assignment warning at pwm_controller.sv(29): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(30) " "Verilog HDL assignment warning at pwm_controller.sv(30): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(31) " "Verilog HDL assignment warning at pwm_controller.sv(31): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(32) " "Verilog HDL assignment warning at pwm_controller.sv(32): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(33) " "Verilog HDL assignment warning at pwm_controller.sv(33): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pwm_controller.sv(34) " "Verilog HDL assignment warning at pwm_controller.sv(34): truncated value with size 32 to match size of target (16)" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183557 "|pwm_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "duty_cycles.data_a 0 pwm_controller.sv(22) " "Net \"duty_cycles.data_a\" at pwm_controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761587183613 "|pwm_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "duty_cycles.waddr_a 0 pwm_controller.sv(22) " "Net \"duty_cycles.waddr_a\" at pwm_controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761587183613 "|pwm_controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "duty_cycles.we_a 0 pwm_controller.sv(22) " "Net \"duty_cycles.we_a\" at pwm_controller.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1761587183622 "|pwm_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_counter debounce_counter:debounce_up " "Elaborating entity \"debounce_counter\" for hierarchy \"debounce_counter:debounce_up\"" {  } { { "pwm_controller.sv" "debounce_up" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761587183690 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 debounce_counter.sv(40) " "Verilog HDL assignment warning at debounce_counter.sv(40): truncated value with size 32 to match size of target (14)" {  } { { "G:\\\\Train_proj\\\\labyba_3_5_antidrebezg\\\\debounce_counter.sv" "" { Text "G:/Train_proj/labyba_3_5_antidrebezg/debounce_counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761587183690 "|pwm_controller|debounce_counter:debounce_up"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "duty_cycles " "RAM logic \"duty_cycles\" is uninferred due to inappropriate RAM size" {  } { { "pwm_controller.sv" "duty_cycles" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1761587184188 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1761587184188 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 G:/Train_proj/labyba_3_6_PWM/db/PWM_controller.ram0_pwm_controller_9d759852.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"G:/Train_proj/labyba_3_6_PWM/db/PWM_controller.ram0_pwm_controller_9d759852.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1761587184189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761587184413 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761587184413 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[15\] duty_cycle_value\[15\]~_emulated duty_cycle_value\[15\]~1 " "Register \"duty_cycle_value\[15\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[15\]~_emulated\" and latch \"duty_cycle_value\[15\]~1\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[14\] duty_cycle_value\[14\]~_emulated duty_cycle_value\[14\]~5 " "Register \"duty_cycle_value\[14\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[14\]~_emulated\" and latch \"duty_cycle_value\[14\]~5\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[13\] duty_cycle_value\[13\]~_emulated duty_cycle_value\[13\]~9 " "Register \"duty_cycle_value\[13\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[13\]~_emulated\" and latch \"duty_cycle_value\[13\]~9\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[12\] duty_cycle_value\[12\]~_emulated duty_cycle_value\[12\]~13 " "Register \"duty_cycle_value\[12\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[12\]~_emulated\" and latch \"duty_cycle_value\[12\]~13\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[11\] duty_cycle_value\[11\]~_emulated duty_cycle_value\[11\]~17 " "Register \"duty_cycle_value\[11\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[11\]~_emulated\" and latch \"duty_cycle_value\[11\]~17\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[10\] duty_cycle_value\[10\]~_emulated duty_cycle_value\[10\]~21 " "Register \"duty_cycle_value\[10\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[10\]~_emulated\" and latch \"duty_cycle_value\[10\]~21\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[9\] duty_cycle_value\[9\]~_emulated duty_cycle_value\[9\]~25 " "Register \"duty_cycle_value\[9\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[9\]~_emulated\" and latch \"duty_cycle_value\[9\]~25\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[8\] duty_cycle_value\[8\]~_emulated duty_cycle_value\[8\]~29 " "Register \"duty_cycle_value\[8\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[8\]~_emulated\" and latch \"duty_cycle_value\[8\]~29\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[3\] duty_cycle_value\[3\]~_emulated duty_cycle_value\[3\]~33 " "Register \"duty_cycle_value\[3\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[3\]~_emulated\" and latch \"duty_cycle_value\[3\]~33\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[6\] duty_cycle_value\[6\]~_emulated duty_cycle_value\[6\]~37 " "Register \"duty_cycle_value\[6\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[6\]~_emulated\" and latch \"duty_cycle_value\[6\]~37\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[5\] duty_cycle_value\[5\]~_emulated duty_cycle_value\[5\]~41 " "Register \"duty_cycle_value\[5\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[5\]~_emulated\" and latch \"duty_cycle_value\[5\]~41\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "duty_cycle_value\[4\] duty_cycle_value\[4\]~_emulated duty_cycle_value\[4\]~45 " "Register \"duty_cycle_value\[4\]\" is converted into an equivalent circuit using register \"duty_cycle_value\[4\]~_emulated\" and latch \"duty_cycle_value\[4\]~45\"" {  } { { "pwm_controller.sv" "" { Text "G:/Train_proj/labyba_3_6_PWM/pwm_controller.sv" 76 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1761587184413 "|pwm_controller|duty_cycle_value[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1761587184413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761587184504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761587185324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761587185324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761587185643 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761587185643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761587185643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761587185643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761587185810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 20:46:25 2025 " "Processing ended: Mon Oct 27 20:46:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761587185810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761587185810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761587185810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761587185810 ""}
