Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 31 22:28:23 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file design_2_wrapper_control_sets_placed.rpt
| Design       : design_2_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             391 |           97 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             115 |           39 |
| Yes          | No                    | No                     |             296 |           82 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             554 |          154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/DUTY_CYCLE_1/inst/p_0_in                                                                                                                   |                1 |              1 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/DUTY_CYCLE_0/inst/p_0_in                                                                                                                   |                1 |              1 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/DUTY_CYCLE_2/inst/p_0_in                                                                                                                   |                1 |              1 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_arready0                                                                                               | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/axi_awready0                                                                                               | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              4 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg                        | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                3 |              5 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | design_2_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                 | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                 | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                1 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                      | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                 | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                3 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/p_1_in[2]                                                                                                  | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                        | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                       | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |                2 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg                        |                                                                                                                                                       |                7 |             17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                7 |             17 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/PWM_CLK_EN_1/inst/clear                                                                                                                    |                7 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                7 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |                8 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |               10 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/PWM_CLK_EN_2/inst/clear                                                                                                                    |                7 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_2_i/PWM_CLK_EN_0/inst/clear                                                                                                                    |                7 |             28 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/PWM_CLK_EN_0/inst/o_CLK_EN                                                                                                                          | design_2_i/DUTY_CYCLE_0/inst/r_COUNT                                                                                                                  |                8 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/PWM_CLK_EN_1/inst/o_CLK_EN                                                                                                                          | design_2_i/DUTY_CYCLE_1/inst/r_COUNT                                                                                                                  |                8 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/RGB_PWM_0/inst/RGB_PWM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                            | design_2_i/RGB_PWM_0/inst/axi_awready_i_1_n_0                                                                                                         |               15 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/PWM_CLK_EN_2/inst/o_CLK_EN                                                                                                                          | design_2_i/DUTY_CYCLE_2/inst/r_COUNT                                                                                                                  |                8 |             32 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               10 |             45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 | design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             45 |
|  design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |               98 |            392 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


