$date
	Sun Oct 23 05:24:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#198789
b10001 !
1"
#198790
b10001 &
b10001 %
1$
#198791
0"
#198794
b110100 &
b110100 %
#198798
b11010 &
b11010 %
#198802
b1101 &
b1101 %
#198806
b101000 &
b101000 %
#198810
b10100 &
b10100 %
#198814
b1010 &
b1010 %
#198818
b101 &
b101 %
#198822
b10000 &
b10000 %
#198826
b1000 &
b1000 %
#198830
b100 &
b100 %
#198834
b10 &
b10 %
#198838
b1 &
1#
b1 %
#198842
b0 &
b0 %
0#
0$
#1162140
b1110 !
1"
#1162142
b1110 &
b1110 %
1$
#1162143
0"
#1162146
b111 &
b111 %
#1162150
b10110 &
b10110 %
#1162154
b1011 &
b1011 %
#1162158
b100010 &
b100010 %
#1162162
b10001 &
b10001 %
#1162166
b110100 &
b110100 %
#1162170
b11010 &
b11010 %
#1162174
b1101 &
b1101 %
#1162178
b101000 &
b101000 %
#1162182
b10100 &
b10100 %
#1162186
b1010 &
b1010 %
#1162190
b101 &
b101 %
#1162194
b10000 &
b10000 %
#1162198
b1000 &
b1000 %
#1162202
b100 &
b100 %
#1162206
b10 &
b10 %
#1162210
b1 &
b1 %
1#
#1162214
b0 &
0#
b0 %
0$
#2163781
b1000 !
1"
#2163782
b1000 &
b1000 %
1$
#2163783
0"
#2163786
b100 &
b100 %
#2163790
b10 &
b10 %
#2163794
b1 &
b1 %
1#
#2163798
b0 &
0#
b0 %
0$
#4500012
