module TopModule (
  input d,
  input done_counting,
  input ack,
  input [9:0] state,
  output B3_next,
  output S_next,
  output S1_next,
  output Count_next,
  output Wait_next,
  output done,
  output counting,
  output shift_ena
);

  // Default output assignments (important for synthesis)
  assign B3_next = 1'b0;
  assign S_next = 1'b0;
  assign S1_next = 1'b0;
  assign Count_next = 1'b0;
  assign Wait_next = 1'b0;
  assign done = 1'b0;
  assign counting = 1'b0;
  assign shift_ena = 1'b0;


endmodule