

================================================================
== Vitis HLS Report for 'decode'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.213 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.784 us|  0.784 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decode_label2  |       20|       20|         2|          -|          -|    10|        no|
        |- decode_label3  |       20|       20|         2|          -|          -|    10|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 9 
11 --> 12 
12 --> 13 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 14 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%xa2_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 15 'alloca' 'xa2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%xa1_2 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 16 'alloca' 'xa1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 18 'call' 'tmp_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 19 'store' 'store_ln332' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%input_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_r" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 21 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %input_read" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 22 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %input_read, i32 6, i32 7" [data/benchmarks/adpcm/adpcm.c:339]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %input_read, i32 2, i32 5" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%tmp_17 = call i32 @filtez, i32 %dec_del_bph, i16 %dec_del_dhx" [data/benchmarks/adpcm/adpcm.c:361]   --->   Operation 25 'call' 'tmp_17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%dec_deth_load = load i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 26 'load' 'dec_deth_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i15 %dec_deth_load" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 27 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.45ns)   --->   "%tmp_23 = mux i14 @_ssdm_op_Mux.ap_auto.4i14.i2, i14 8976, i14 14768, i14 7408, i14 1616, i2 %trunc_ln" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 28 'mux' 'tmp_23' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i14 %tmp_23" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 29 'sext' 'sext_ln364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.92ns)   --->   "%mul_ln364 = mul i29 %sext_ln364, i29 %zext_ln364" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 30 'mul' 'mul_ln364' <Predicate = true> <Delay = 1.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = partselect i14 @_ssdm_op_PartSelect.i14.i29.i32.i32, i29 %mul_ln364, i32 15, i32 28" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 31 'partselect' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln364_1 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:364]   --->   Operation 32 'sext' 'sext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln367 = add i32 %sext_ln364_1, i32 %tmp_17" [data/benchmarks/adpcm/adpcm.c:367]   --->   Operation 33 'add' 'add_ln367' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.14>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 34 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i4 %lshr_ln" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 35 'zext' 'zext_ln345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%qq4_code4_table_addr = getelementptr i16 %qq4_code4_table, i64 0, i64 %zext_ln345" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 36 'getelementptr' 'qq4_code4_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 37 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%il_load = load i6 %il" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 38 'load' 'il_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i6 %il_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 39 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%qq6_code6_table_addr = getelementptr i16 %qq6_code6_table, i64 0, i64 %zext_ln346" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 40 'getelementptr' 'qq6_code6_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 41 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%dec_nbl_load = load i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 42 'load' 'dec_nbl_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (2.95ns)   --->   "%tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 43 'call' 'tmp_13' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%dec_ah1_load = load i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 44 'load' 'dec_ah1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%dec_ah2_load = load i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 45 'load' 'dec_ah2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln365 = sext i14 %trunc_ln364_1" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 46 'sext' 'sext_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%dec_nbh_load = load i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 47 'load' 'dec_nbh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.95ns)   --->   "%tmp_19 = call i15 @logsch, i2 %trunc_ln, i15 %dec_nbh_load" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 48 'call' 'tmp_19' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln365 = store i15 %tmp_19, i15 %dec_nbh" [data/benchmarks/adpcm/adpcm.c:365]   --->   Operation 49 'store' 'store_ln365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.19ns)   --->   "%tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 50 'call' 'tmp_20' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [2/2] (1.20ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 51 'call' 'call_ln368' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%dec_ph1_load = load i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 52 'load' 'dec_ph1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%dec_ph2_load = load i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 53 'load' 'dec_ph2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (3.91ns)   --->   "%tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 54 'call' 'tmp_21' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln374 = store i32 %dec_ph1_load, i32 %dec_ph2" [data/benchmarks/adpcm/adpcm.c:374]   --->   Operation 55 'store' 'store_ln374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln375 = store i32 %add_ln367, i32 %dec_ph1" [data/benchmarks/adpcm/adpcm.c:375]   --->   Operation 56 'store' 'store_ln375' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.12>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%tmp = call i32 @filtez, i32 %dec_del_bpl, i16 %dec_del_dltx" [data/benchmarks/adpcm/adpcm.c:342]   --->   Operation 57 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dec_rlt1_load = load i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 58 'load' 'dec_rlt1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%dec_al1_load = load i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 59 'load' 'dec_al1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dec_rlt2_load = load i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 60 'load' 'dec_rlt2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%dec_al2_load = load i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 61 'load' 'dec_al2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (4.12ns)   --->   "%tmp_s = call i32 @filtep, i31 %dec_rlt1_load, i16 %dec_al1_load, i31 %dec_rlt2_load, i15 %dec_al2_load" [data/benchmarks/adpcm/adpcm.c:343]   --->   Operation 62 'call' 'tmp_s' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%dec_detl_load = load i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 63 'load' 'dec_detl_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln345_1 = zext i15 %dec_detl_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 64 'zext' 'zext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.68ns)   --->   "%qq4_code4_table_load = load i4 %qq4_code4_table_addr" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 65 'load' 'qq4_code4_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 16> <ROM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i16 %qq4_code4_table_load" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 66 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.94ns)   --->   "%mul_ln345 = mul i31 %sext_ln345, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 67 'mul' 'mul_ln345' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln345, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 68 'partselect' 'trunc_ln345_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (0.68ns)   --->   "%qq6_code6_table_load = load i6 %qq6_code6_table_addr" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 69 'load' 'qq6_code6_table_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 64> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i16 %qq6_code6_table_load" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 70 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.94ns)   --->   "%mul_ln346 = mul i31 %sext_ln346, i31 %zext_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 71 'mul' 'mul_ln346' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln346, i32 15, i32 30" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 72 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (2.95ns)   --->   "%tmp_13 = call i15 @logscl, i6 %trunc_ln23, i15 %dec_nbl_load, i13 %wl_code_table" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 73 'call' 'tmp_13' <Predicate = true> <Delay = 2.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln348 = store i15 %tmp_13, i15 %dec_nbl" [data/benchmarks/adpcm/adpcm.c:348]   --->   Operation 74 'store' 'store_ln348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln355 = store i31 %dec_rlt1_load, i31 %dec_rlt2" [data/benchmarks/adpcm/adpcm.c:355]   --->   Operation 75 'store' 'store_ln355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.19ns)   --->   "%tmp_20 = call i15 @scalel, i15 %tmp_19, i4 10, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 76 'call' 'tmp_20' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln366 = store i15 %tmp_20, i15 %dec_deth" [data/benchmarks/adpcm/adpcm.c:366]   --->   Operation 77 'store' 'store_ln366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln368 = call void @upzero, i16 %sext_ln365, i16 %dec_del_dhx, i32 %dec_del_bph" [data/benchmarks/adpcm/adpcm.c:368]   --->   Operation 78 'call' 'call_ln368' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 79 [1/2] (3.91ns)   --->   "%tmp_21 = call i15 @uppol2, i16 %dec_ah1_load, i15 %dec_ah2_load, i32 %add_ln367, i32 %dec_ph1_load, i32 %dec_ph2_load" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 79 'call' 'tmp_21' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln369 = store i15 %tmp_21, i15 %dec_ah2" [data/benchmarks/adpcm/adpcm.c:369]   --->   Operation 80 'store' 'store_ln369' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.00>
ST_5 : Operation 81 [1/1] (0.88ns)   --->   "%add_ln344 = add i32 %tmp_s, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:344]   --->   Operation 81 'add' 'add_ln344' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 82 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i16 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:345]   --->   Operation 83 'sext' 'sext_ln345_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln346_1 = sext i16 %trunc_ln345_1" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 84 'sext' 'sext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln346_2 = sext i16 %trunc_ln2" [data/benchmarks/adpcm/adpcm.c:346]   --->   Operation 85 'sext' 'sext_ln346_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln347 = add i32 %sext_ln346_2, i32 %add_ln344" [data/benchmarks/adpcm/adpcm.c:347]   --->   Operation 86 'add' 'add_ln347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/2] (2.19ns)   --->   "%tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 87 'call' 'tmp_14' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 88 [1/1] (0.88ns)   --->   "%add_ln350 = add i32 %sext_ln345_1, i32 %tmp" [data/benchmarks/adpcm/adpcm.c:350]   --->   Operation 88 'add' 'add_ln350' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (1.20ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 89 'call' 'call_ln351' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%dec_plt1_load = load i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 90 'load' 'dec_plt1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%dec_plt2_load = load i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 91 'load' 'dec_plt2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (3.91ns)   --->   "%tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 92 'call' 'tmp_15' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.87ns)   --->   "%add_ln354 = add i31 %sext_ln346_1, i31 %trunc_ln345" [data/benchmarks/adpcm/adpcm.c:354]   --->   Operation 93 'add' 'add_ln354' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln356 = store i31 %add_ln354, i31 %dec_rlt1" [data/benchmarks/adpcm/adpcm.c:356]   --->   Operation 94 'store' 'store_ln356' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln357 = store i32 %dec_plt1_load, i32 %dec_plt2" [data/benchmarks/adpcm/adpcm.c:357]   --->   Operation 95 'store' 'store_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %add_ln350, i32 %dec_plt1" [data/benchmarks/adpcm/adpcm.c:358]   --->   Operation 96 'store' 'store_ln358' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%dec_rh1_load = load i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 97 'load' 'dec_rh1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%dec_rh2_load = load i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 98 'load' 'dec_rh2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (4.12ns)   --->   "%tmp_18 = call i32 @filtep, i31 %dec_rh1_load, i16 %dec_ah1_load, i31 %dec_rh2_load, i15 %dec_ah2_load" [data/benchmarks/adpcm/adpcm.c:362]   --->   Operation 99 'call' 'tmp_18' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 100 [2/2] (3.96ns)   --->   "%tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 100 'call' 'tmp_22' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 101 [1/1] (0.88ns)   --->   "%add_ln371 = add i32 %add_ln367, i32 %tmp_18" [data/benchmarks/adpcm/adpcm.c:371]   --->   Operation 101 'add' 'add_ln371' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln372 = trunc i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 102 'trunc' 'trunc_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln372 = store i31 %dec_rh1_load, i31 %dec_rh2" [data/benchmarks/adpcm/adpcm.c:372]   --->   Operation 103 'store' 'store_ln372' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln373 = store i31 %trunc_ln372, i31 %dec_rh1" [data/benchmarks/adpcm/adpcm.c:373]   --->   Operation 104 'store' 'store_ln373' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 105 [1/2] (2.19ns)   --->   "%tmp_14 = call i15 @scalel, i15 %tmp_13, i4 8, i12 %ilb_table" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 105 'call' 'tmp_14' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln349 = store i15 %tmp_14, i15 %dec_detl" [data/benchmarks/adpcm/adpcm.c:349]   --->   Operation 106 'store' 'store_ln349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln351 = call void @upzero, i16 %trunc_ln345_1, i16 %dec_del_dltx, i32 %dec_del_bpl" [data/benchmarks/adpcm/adpcm.c:351]   --->   Operation 107 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [1/2] (3.91ns)   --->   "%tmp_15 = call i15 @uppol2, i16 %dec_al1_load, i15 %dec_al2_load, i32 %add_ln350, i32 %dec_plt1_load, i32 %dec_plt2_load" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 108 'call' 'tmp_15' <Predicate = true> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln352 = store i15 %tmp_15, i15 %dec_al2" [data/benchmarks/adpcm/adpcm.c:352]   --->   Operation 109 'store' 'store_ln352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/2] (2.90ns)   --->   "%tmp_22 = call i16 @uppol1, i16 %dec_ah1_load, i15 %tmp_21, i32 %add_ln367, i32 %dec_ph1_load" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 110 'call' 'tmp_22' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln370 = store i16 %tmp_22, i16 %dec_ah1" [data/benchmarks/adpcm/adpcm.c:370]   --->   Operation 111 'store' 'store_ln370' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 112 [2/2] (3.96ns)   --->   "%tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 112 'call' 'tmp_16' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.43>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23]   --->   Operation 113 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/2] (2.90ns)   --->   "%tmp_16 = call i16 @uppol1, i16 %dec_al1_load, i15 %tmp_15, i32 %add_ln350, i32 %dec_plt1_load" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 114 'call' 'tmp_16' <Predicate = true> <Delay = 2.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln353 = store i16 %tmp_16, i16 %dec_al1" [data/benchmarks/adpcm/adpcm.c:353]   --->   Operation 115 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.88ns)   --->   "%sub_ln378 = sub i32 %add_ln347, i32 %add_ln371" [data/benchmarks/adpcm/adpcm.c:378]   --->   Operation 116 'sub' 'sub_ln378' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln379 = add i32 %add_ln371, i32 %add_ln347" [data/benchmarks/adpcm/adpcm.c:379]   --->   Operation 117 'add' 'add_ln379' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %sub_ln378, i4 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i36 %shl_ln" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 119 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln385_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln378, i2 0" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 120 'bitconcatenate' 'shl_ln385_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln385_1 = sext i34 %shl_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 121 'sext' 'sext_ln385_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.92ns)   --->   "%xa1 = sub i37 %sext_ln385, i37 %sext_ln385_1" [data/benchmarks/adpcm/adpcm.c:385]   --->   Operation 122 'sub' 'xa1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i37 %xa1" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 123 'sext' 'sext_ln333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln386 = sext i32 %add_ln379" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 124 'sext' 'sext_ln386' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (3.17ns)   --->   "%xa2 = mul i39 %sext_ln386, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:386]   --->   Operation 125 'mul' 'xa2' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i39 %xa2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 126 'sext' 'sext_ln333_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 127 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %sext_ln333_1, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 128 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 129 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.39>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 130 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.70ns)   --->   "%icmp_ln389 = icmp_eq  i4 %i_14, i4 10" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 131 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.70ns)   --->   "%i_15 = add i4 %i_14, i4 1" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 132 'add' 'i_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %icmp_ln389, void %for.inc.split, void %for.end" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 133 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 134 'load' 'idx_load' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i4 %i_14" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 135 'zext' 'zext_ln389' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%ad_ptr = getelementptr i32 %accumd, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 136 'getelementptr' 'ad_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%ac_ptr = getelementptr i32 %accumc, i64 0, i64 %zext_ln389" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 137 'getelementptr' 'ac_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln335 = add i5 %idx_load, i5 2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 138 'add' 'add_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i5 %add_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 139 'zext' 'zext_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%h_ptr = getelementptr i15 %h, i64 0, i64 %zext_ln335" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 140 'getelementptr' 'h_ptr' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 141 [2/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 141 'load' 'ac_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 142 [1/1] (0.70ns)   --->   "%add_ln391 = add i5 %idx_load, i5 3" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 142 'add' 'add_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln391 = zext i5 %add_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 143 'zext' 'zext_ln391' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%h_ptr_2 = getelementptr i15 %h, i64 0, i64 %zext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 144 'getelementptr' 'h_ptr_2' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 145 [2/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 145 'load' 'h_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_9 : Operation 146 [2/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 146 'load' 'ad_ptr_load' <Predicate = (!icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 147 [2/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 147 'load' 'h_ptr_2_load' <Predicate = (!icmp_ln389)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_9 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_15, i4 %i" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 148 'store' 'store_ln332' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln335 = store i5 %add_ln335, i5 %idx" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 149 'store' 'store_ln335' <Predicate = (!icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%idx22 = alloca i32 1"   --->   Operation 150 'alloca' 'idx22' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 151 'alloca' 'i_9' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_9 : Operation 152 [2/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 152 'load' 'accumc_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 153 [2/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 153 'load' 'accumd_load' <Predicate = (icmp_ln389)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 154 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 0, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 154 'store' 'store_ln332' <Predicate = (icmp_ln389)> <Delay = 0.38>
ST_9 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %idx22"   --->   Operation 155 'store' 'store_ln0' <Predicate = (icmp_ln389)> <Delay = 0.38>

State 10 <SV = 9> <Delay = 5.21>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%xa2_2_load_1 = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 156 'load' 'xa2_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%xa1_2_load_1 = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 157 'load' 'xa1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln390 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:390]   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln390' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln393 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/adpcm/adpcm.c:393]   --->   Operation 159 'specloopname' 'specloopname_ln393' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/2] (0.69ns)   --->   "%ac_ptr_load = load i4 %ac_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 160 'load' 'ac_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln391 = sext i32 %ac_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 161 'sext' 'sext_ln391' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/2] (0.68ns)   --->   "%h_ptr_load = load i5 %h_ptr" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 162 'load' 'h_ptr_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln391_1 = sext i15 %h_ptr_load" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 163 'sext' 'sext_ln391_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (3.17ns)   --->   "%mul_ln391 = mul i47 %sext_ln391_1, i47 %sext_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 164 'mul' 'mul_ln391' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln391_2 = sext i47 %mul_ln391" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 165 'sext' 'sext_ln391_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.95ns)   --->   "%xa1_5 = add i50 %sext_ln391_2, i50 %xa1_2_load_1" [data/benchmarks/adpcm/adpcm.c:391]   --->   Operation 166 'add' 'xa1_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/2] (0.69ns)   --->   "%ad_ptr_load = load i4 %ad_ptr" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 167 'load' 'ad_ptr_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i32 %ad_ptr_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 168 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/2] (0.68ns)   --->   "%h_ptr_2_load = load i5 %h_ptr_2" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 169 'load' 'h_ptr_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 24> <ROM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln392_1 = sext i15 %h_ptr_2_load" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 170 'sext' 'sext_ln392_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (3.17ns)   --->   "%mul_ln392 = mul i47 %sext_ln392_1, i47 %sext_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 171 'mul' 'mul_ln392' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln392_2 = sext i47 %mul_ln392" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 172 'sext' 'sext_ln392_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.95ns)   --->   "%xa2_5 = add i50 %sext_ln392_2, i50 %xa2_2_load_1" [data/benchmarks/adpcm/adpcm.c:392]   --->   Operation 173 'add' 'xa2_5' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa1_5, i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 174 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 175 [1/1] (0.38ns)   --->   "%store_ln333 = store i50 %xa2_5, i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:333]   --->   Operation 175 'store' 'store_ln333' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln389 = br void %for.inc" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 176 'br' 'br_ln389' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 4.82>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%xa2_2_load = load i50 %xa2_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 177 'load' 'xa2_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%xa1_2_load = load i50 %xa1_2" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 178 'load' 'xa1_2_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln389 = trunc i50 %xa2_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 179 'trunc' 'trunc_ln389' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln389_1 = trunc i50 %xa1_2_load" [data/benchmarks/adpcm/adpcm.c:389]   --->   Operation 180 'trunc' 'trunc_ln389_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/2] (0.69ns)   --->   "%accumc_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 181 'load' 'accumc_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln395 = sext i32 %accumc_load" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 182 'sext' 'sext_ln395' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (3.17ns)   --->   "%mul_ln395 = mul i39 %sext_ln395, i39 549755813844" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 183 'mul' 'mul_ln395' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln395_1 = sext i39 %mul_ln395" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 184 'sext' 'sext_ln395_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.95ns)   --->   "%xa1_4 = add i46 %sext_ln395_1, i46 %trunc_ln389_1" [data/benchmarks/adpcm/adpcm.c:395]   --->   Operation 185 'add' 'xa1_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/2] (0.69ns)   --->   "%accumd_load = load i32 10" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 186 'load' 'accumd_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %accumd_load, i4 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 187 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln396 = sext i36 %shl_ln3" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 188 'sext' 'sext_ln396' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln396_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %accumd_load, i2 0" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 189 'bitconcatenate' 'shl_ln396_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln396_1 = sext i34 %shl_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 190 'sext' 'sext_ln396_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.92ns)   --->   "%sub_ln396 = sub i37 %sext_ln396, i37 %sext_ln396_1" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 191 'sub' 'sub_ln396' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln396_2 = sext i37 %sub_ln396" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 192 'sext' 'sext_ln396_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.95ns)   --->   "%xa2_4 = add i46 %sext_ln396_2, i46 %trunc_ln389" [data/benchmarks/adpcm/adpcm.c:396]   --->   Operation 193 'add' 'xa2_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa1_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 194 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln397 = store i32 %trunc_ln3, i32 %xout1" [data/benchmarks/adpcm/adpcm.c:397]   --->   Operation 195 'store' 'store_ln397' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i32 @_ssdm_op_PartSelect.i32.i46.i32.i32, i46 %xa2_4, i32 14, i32 45" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 196 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln398 = store i32 %trunc_ln4, i32 %xout2" [data/benchmarks/adpcm/adpcm.c:398]   --->   Operation 197 'store' 'store_ln398' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 198 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 1.40>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%i_16 = load i4 %i_9" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 199 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.70ns)   --->   "%icmp_ln405 = icmp_eq  i4 %i_16, i4 10" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 200 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [1/1] (0.70ns)   --->   "%i_17 = add i4 %i_16, i4 1" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 201 'add' 'i_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln405 = br i1 %icmp_ln405, void %for.inc78.split, void %for.end80" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 202 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%idx22_load = load i5 %idx22" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 203 'load' 'idx22_load' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i5 %idx22_load" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 204 'trunc' 'trunc_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.70ns)   --->   "%add_ln335_2 = add i4 %trunc_ln405, i4 9" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 205 'add' 'add_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln335_2 = zext i4 %add_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 206 'zext' 'zext_ln335_2' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%ac_ptr1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 207 'getelementptr' 'ac_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%ad_ptr1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_2" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 208 'getelementptr' 'ad_ptr1' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_12 : Operation 209 [2/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 209 'load' 'ac_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 210 [2/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 210 'load' 'ad_ptr1_load' <Predicate = (!icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln405 = add i5 %idx22_load, i5 31" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 211 'add' 'add_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln332 = store i4 %i_17, i4 %i_9" [data/benchmarks/adpcm/adpcm.c:332]   --->   Operation 212 'store' 'store_ln332' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_12 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln405 = store i5 %add_ln405, i5 %idx22" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 213 'store' 'store_ln405' <Predicate = (!icmp_ln405)> <Delay = 0.38>
ST_12 : Operation 214 [1/1] (0.69ns)   --->   "%store_ln411 = store i32 %sub_ln378, i32 0" [data/benchmarks/adpcm/adpcm.c:411]   --->   Operation 214 'store' 'store_ln411' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 215 [1/1] (0.69ns)   --->   "%store_ln412 = store i32 %add_ln379, i32 0" [data/benchmarks/adpcm/adpcm.c:412]   --->   Operation 215 'store' 'store_ln412' <Predicate = (icmp_ln405)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln413 = ret" [data/benchmarks/adpcm/adpcm.c:413]   --->   Operation 216 'ret' 'ret_ln413' <Predicate = (icmp_ln405)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.40>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln406 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [data/benchmarks/adpcm/adpcm.c:406]   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln406' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/adpcm/adpcm.c:409]   --->   Operation 218 'specloopname' 'specloopname_ln409' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln335_1 = add i4 %trunc_ln405, i4 10" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 219 'add' 'add_ln335_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i4 %add_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 220 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%ad_ptr_1 = getelementptr i32 %accumd, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 221 'getelementptr' 'ad_ptr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%ac_ptr_1 = getelementptr i32 %accumc, i64 0, i64 %zext_ln335_1" [data/benchmarks/adpcm/adpcm.c:335]   --->   Operation 222 'getelementptr' 'ac_ptr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 223 [1/2] (0.69ns)   --->   "%ac_ptr1_load = load i4 %ac_ptr1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 223 'load' 'ac_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 224 [1/1] (0.69ns)   --->   "%store_ln407 = store i32 %ac_ptr1_load, i4 %ac_ptr_1" [data/benchmarks/adpcm/adpcm.c:407]   --->   Operation 224 'store' 'store_ln407' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 225 [1/2] (0.69ns)   --->   "%ad_ptr1_load = load i4 %ad_ptr1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 225 'load' 'ad_ptr1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 226 [1/1] (0.69ns)   --->   "%store_ln408 = store i32 %ad_ptr1_load, i4 %ad_ptr_1" [data/benchmarks/adpcm/adpcm.c:408]   --->   Operation 226 'store' 'store_ln408' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln405 = br void %for.inc78" [data/benchmarks/adpcm/adpcm.c:405]   --->   Operation 227 'br' 'br_ln405' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('i', data/benchmarks/adpcm/adpcm.c:332) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln332', data/benchmarks/adpcm/adpcm.c:332) of constant 0 on local variable 'i', data/benchmarks/adpcm/adpcm.c:332 [130]  (0.387 ns)

 <State 2>: 3.257ns
The critical path consists of the following:
	wire read operation ('input_read', /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23) on port 'input_r' (/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:23) [36]  (0.000 ns)
	'mux' operation 14 bit ('tmp_23', data/benchmarks/adpcm/adpcm.c:364) [94]  (0.453 ns)
	'mul' operation 29 bit ('mul_ln364', data/benchmarks/adpcm/adpcm.c:364) [96]  (1.924 ns)
	'add' operation 32 bit ('add_ln367', data/benchmarks/adpcm/adpcm.c:367) [105]  (0.880 ns)

 <State 3>: 5.148ns
The critical path consists of the following:
	'load' operation 15 bit ('dec_nbh_load', data/benchmarks/adpcm/adpcm.c:365) on static variable 'dec_nbh' [100]  (0.000 ns)
	'call' operation 15 bit ('tmp_19', data/benchmarks/adpcm/adpcm.c:365) to 'logsch' [101]  (2.957 ns)
	'call' operation 15 bit ('tmp_20', data/benchmarks/adpcm/adpcm.c:366) to 'scalel' [103]  (2.191 ns)

 <State 4>: 4.129ns
The critical path consists of the following:
	'load' operation 31 bit ('dec_rlt1_load', data/benchmarks/adpcm/adpcm.c:343) on static variable 'dec_rlt1' [41]  (0.000 ns)
	'call' operation 32 bit ('tmp_s', data/benchmarks/adpcm/adpcm.c:343) to 'filtep' [45]  (4.129 ns)

 <State 5>: 5.009ns
The critical path consists of the following:
	'load' operation 31 bit ('dec_rh1_load', data/benchmarks/adpcm/adpcm.c:362) on static variable 'dec_rh1' [87]  (0.000 ns)
	'call' operation 32 bit ('tmp_18', data/benchmarks/adpcm/adpcm.c:362) to 'filtep' [91]  (4.129 ns)
	'add' operation 32 bit ('add_ln371', data/benchmarks/adpcm/adpcm.c:371) [113]  (0.880 ns)

 <State 6>: 3.917ns
The critical path consists of the following:
	'call' operation 15 bit ('tmp_15', data/benchmarks/adpcm/adpcm.c:352) to 'uppol2' [77]  (3.917 ns)

 <State 7>: 3.961ns
The critical path consists of the following:
	'call' operation 16 bit ('tmp_16', data/benchmarks/adpcm/adpcm.c:353) to 'uppol1' [79]  (3.961 ns)

 <State 8>: 4.437ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln379', data/benchmarks/adpcm/adpcm.c:379) [120]  (0.880 ns)
	'mul' operation 39 bit ('xa2', data/benchmarks/adpcm/adpcm.c:386) [128]  (3.170 ns)
	'store' operation 0 bit ('store_ln333', data/benchmarks/adpcm/adpcm.c:333) of variable 'sext_ln333_1', data/benchmarks/adpcm/adpcm.c:333 on local variable 'xa2', data/benchmarks/adpcm/adpcm.c:333 [132]  (0.387 ns)

 <State 9>: 1.390ns
The critical path consists of the following:
	'load' operation 5 bit ('idx_load', data/benchmarks/adpcm/adpcm.c:335) on local variable 'idx' [141]  (0.000 ns)
	'add' operation 5 bit ('add_ln335', data/benchmarks/adpcm/adpcm.c:335) [149]  (0.707 ns)
	'getelementptr' operation 5 bit ('h_ptr', data/benchmarks/adpcm/adpcm.c:335) [151]  (0.000 ns)
	'load' operation 15 bit ('h_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'h' [157]  (0.683 ns)

 <State 10>: 5.213ns
The critical path consists of the following:
	'load' operation 32 bit ('ac_ptr_load', data/benchmarks/adpcm/adpcm.c:391) on array 'accumc' [152]  (0.699 ns)
	'mul' operation 47 bit ('mul_ln391', data/benchmarks/adpcm/adpcm.c:391) [159]  (3.170 ns)
	'add' operation 50 bit ('xa1', data/benchmarks/adpcm/adpcm.c:391) [161]  (0.957 ns)
	'store' operation 0 bit ('store_ln333', data/benchmarks/adpcm/adpcm.c:333) of variable 'xa1', data/benchmarks/adpcm/adpcm.c:391 on local variable 'xa1', data/benchmarks/adpcm/adpcm.c:333 [170]  (0.387 ns)

 <State 11>: 4.828ns
The critical path consists of the following:
	'load' operation 32 bit ('accumc_load', data/benchmarks/adpcm/adpcm.c:395) on array 'accumc' [181]  (0.699 ns)
	'mul' operation 39 bit ('mul_ln395', data/benchmarks/adpcm/adpcm.c:395) [183]  (3.170 ns)
	'add' operation 46 bit ('xa1', data/benchmarks/adpcm/adpcm.c:395) [185]  (0.959 ns)

 <State 12>: 1.407ns
The critical path consists of the following:
	'load' operation 5 bit ('idx22_load', data/benchmarks/adpcm/adpcm.c:405) on local variable 'idx22' [207]  (0.000 ns)
	'add' operation 4 bit ('add_ln335_2', data/benchmarks/adpcm/adpcm.c:335) [214]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr1', data/benchmarks/adpcm/adpcm.c:335) [216]  (0.000 ns)
	'load' operation 32 bit ('ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407) on array 'accumc' [219]  (0.699 ns)

 <State 13>: 1.407ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln335_1', data/benchmarks/adpcm/adpcm.c:335) [211]  (0.708 ns)
	'getelementptr' operation 4 bit ('ac_ptr', data/benchmarks/adpcm/adpcm.c:335) [217]  (0.000 ns)
	'store' operation 0 bit ('store_ln407', data/benchmarks/adpcm/adpcm.c:407) of variable 'ac_ptr1_load', data/benchmarks/adpcm/adpcm.c:407 on array 'accumc' [220]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
