INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.srcs/sources_1/new/Blinky.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Blinky
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sina/Documents/FPGA/chisel-test/LED_Blinky/LED_Blinky.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
