FILE_TYPE = PXL_HDL_CENTRIC_STATE_FILE;
VERSION = PXL_HDL_CENTRIC_VERSION_1;
TIME = '19-Dec-2013 AT 14:14:06.00';

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_037158B_TOP' = '@02_037158B_LIB.02_037158B_TOP(SCH_1)';
PAGE = '1';

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5VA_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5VA_ISO';
PHY_SIGNAL = '+5VA_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVDD_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVDD_ISO';
PHY_SIGNAL = 'AVDD_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVSS_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVSS_ISO';
PHY_SIGNAL = 'AVSS_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH_ISO';
PHY_SIGNAL = 'LATCH_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK_ISO';
PHY_SIGNAL = 'SCLK_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN_ISO';
PHY_SIGNAL = 'SDIN_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO_ISO';
PHY_SIGNAL = 'SDO_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5V';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5V';
PHY_SIGNAL = '+5V';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5VA';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+5VA';
PHY_SIGNAL = '+5VA';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVDD';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVDD';
PHY_SIGNAL = 'AVDD';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVSS';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AVSS';
PHY_SIGNAL = 'AVSS';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH';
PHY_SIGNAL = 'LATCH';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK';
PHY_SIGNAL = 'SCLK';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN';
PHY_SIGNAL = 'SDIN';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO';
PHY_SIGNAL = 'SDO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+3.3VIO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):+3.3VIO';
PHY_SIGNAL = '+3.3VIO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH_SDP';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):LATCH_SDP';
PHY_SIGNAL = 'LATCH_SDP';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCL_0';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCL_0';
PHY_SIGNAL = 'SCL_0';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK_SDP';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SCLK_SDP';
PHY_SIGNAL = 'SCLK_SDP';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDA_0';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDA_0';
PHY_SIGNAL = 'SDA_0';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN_SDP';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDIN_SDP';
PHY_SIGNAL = 'SDIN_SDP';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO_SDP';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):SDO_SDP';
PHY_SIGNAL = 'SDO_SDP';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = 'NC';
LOG_SIGNAL = 'NC';
PHY_SIGNAL = 'NC';
END_SIGNAL;

END_MODULE; { end of module '@02_037158B_LIB.02_037158B_TOP(SCH_1)'}

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_037158B_TOP' = '@02_037158B_LIB.02_037158B_TOP(SCH_1)';
PAGE = '2';

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I3@IC_ADI.AD54X2(CHIPS)';
LOCATION   = 'U5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_adi/ad54x2/chips/chips.prt';
 PART_NAME = 'AD54X2_SM-AD5422BCPZ,E019445,QB';
 LONG_PART_NAME = 'AD54X2_SM-AD5422BCPZ,E019445,QA-QFN40_6X6_PAD4_1X4_1';
 PARENT_PPT_PHYS_PART = 'AD54X2_SM-AD5422BCPZ,E019445,QA';
 PARENT_PPT = 'AD54X2';
 PARENT_PPT_PART = 'AD54X2_SM-AD5422BCPZ,E019445,QFN40_6X6_PAD4_1X4_1,N/A';
 PARENT_CHIPS_PHYS_PART = 'AD54X2_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I4@IC_ADI.ADR441(CHIPS)';
LOCATION   = 'U7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_adi/adr441/chips/chips.prt';
 PART_NAME = 'ADR441_SM-ADR445BRZ,E012504,SOB';
 LONG_PART_NAME = 'ADR441_SM-ADR445BRZ,E012504,SOA-SO8';
 PARENT_PPT_PHYS_PART = 'ADR441_SM-ADR445BRZ,E012504,SOA';
 PARENT_PPT = 'ADR441';
 PARENT_PPT_PART = 'ADR441_SM-ADR445BRZ,E012504,SO8,N/A';
 PARENT_CHIPS_PHYS_PART = 'ADR441_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I31@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C29';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I32@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C36';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I40@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C38';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I42@RESISTORS.RES(CHIPS)';
LOCATION   = 'R19';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-15K,E019547,1/10W,0.1,YB';
 LONG_PART_NAME = 'RES_SM-15K,E019547,1/10W,0.1,YA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-15K,E019547,1/10W,0.1,YA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-15K,E019547,1/10W,0.1,YAGEO,RT0603BRB0715KL,SCD-002985,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I45@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C26';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I47@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C37';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I61@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C31';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I65@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C27';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-3900PF,25V,10,E000300,CB';
 LONG_PART_NAME = 'CAP_SM-3900PF,25V,10,E000300,CA-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-3900PF,25V,10,E000300,CA';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-3900PF,25V,10,E000300,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I90@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C28';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I91@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C34';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I92@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C30';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I93@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C35';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I94@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C25';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I135@DIODES.DIO_V3(CHIPS)';
LOCATION   = 'D6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dio_v3/chips/chips.prt';
 PART_NAME = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01B';
 LONG_PART_NAME = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01A-DO214AA-5';
 PARENT_PPT_PHYS_PART = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01A';
 PARENT_PPT = 'DIO_V3';
 PARENT_PPT_PART = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E014113,DO214AA-5';
 PARENT_CHIPS_PHYS_PART = 'DIO_V3_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I136@DIODES.DIO_V3(CHIPS)';
LOCATION   = 'D7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dio_v3/chips/chips.prt';
 PART_NAME = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01B';
 LONG_PART_NAME = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01A-DO214AA-5';
 PARENT_PPT_PHYS_PART = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E01A';
 PARENT_PPT = 'DIO_V3';
 PARENT_PPT_PART = 'DIO_V3_SM-SMBJ20CA,20V,N/A,E014113,DO214AA-5';
 PARENT_CHIPS_PHYS_PART = 'DIO_V3_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I137@DIODES.DIOSCHOTTKY3P_V7(CHIPS)';
LOCATION   = 'CR2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky3p_v7/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTB';
 LONG_PART_NAME = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTA-SOT23-M3';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTA';
 PARENT_PPT = 'DIOSCHOTTKY3P_V7';
 PARENT_PPT_PART = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LT1G,70V,N/A,E018685,SOT23-M3';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY3P_V7_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I138@DIODES.DIOSCHOTTKY3P_V7(CHIPS)';
LOCATION   = 'CR3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky3p_v7/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTB';
 LONG_PART_NAME = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTA-SOT23-M3';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LTA';
 PARENT_PPT = 'DIOSCHOTTKY3P_V7';
 PARENT_PPT_PART = 'DIOSCHOTTKY3P_V7_SM-BAS70-04LT1G,70V,N/A,E018685,SOT23-M3';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY3P_V7_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I139@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'LATCH';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I140@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'SCLK';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I141@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'SDIN';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I142@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'SDO';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I147@DIODES.DIOLED(CHIPS)';
LOCATION   = 'DS2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioled/chips/chips.prt';
 PART_NAME = 'DIOLED_SM-SML-310LTT86,2.5V,N/B';
 LONG_PART_NAME = 'DIOLED_SM-SML-310LTT86,2.5V,N/A-LED0603';
 PARENT_PPT_PHYS_PART = 'DIOLED_SM-SML-310LTT86,2.5V,N/A';
 PARENT_PPT = 'DIOLED';
 PARENT_PPT_PART = 'DIOLED_SM-SML-310LTT86,2.5V,N/A,E001178,LED0603';
 PARENT_CHIPS_PHYS_PART = 'DIOLED_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I148@RESISTORS.RES(CHIPS)';
LOCATION   = 'R18';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-200,E006431,1/16W,0.1,SB';
 LONG_PART_NAME = 'RES_SM-200,E006431,1/16W,0.1,SA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-200,E006431,1/16W,0.1,SA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-200,E006431,1/16W,0.1,SUSUMU,RG1005P-201-B-T5,SCD-002504,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I149@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = '+5VREF';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I156@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C32';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-22NF,16V,10,E000327,C06B';
 LONG_PART_NAME = 'CAP_SM-22NF,16V,10,E000327,C06A-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-22NF,16V,10,E000327,C06A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-22NF,16V,10,E000327,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I157@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C33';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-2.2UF,10V,10,E015288,C0B';
 LONG_PART_NAME = 'CAP_SM-2.2UF,10V,10,E015288,C0A-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-2.2UF,10V,10,E015288,C0A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-2.2UF,10V,10,E015288,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I158@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C40';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E000415,C06B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E000415,C06A-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E000415,C06A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E000415,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I160@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C39';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E000415,C06B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E000415,C06A-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E000415,C06A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E000415,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I162@RESISTORS.RES(CHIPS)';
LOCATION   = 'R20';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIB';
 LONG_PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIA-R0805';
 PARENT_PPT_PHYS_PART = 'RES_SM-0,E004152,1/10W,1,MULTIA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-0,E004152,1/10W,1,MULTICOMP,MC 0.1W 0805 0R.,SCD-003454,R0805,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I165@CONN_PCB.CN2P(CHIPS)';
LOCATION   = 'VOUT';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn2p/chips/chips.prt';
 PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONB';
 LONG_PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONA-CNHDR1X2H406';
 PARENT_PPT_PHYS_PART = 'CN2P_TH-OSTTC022162,E016936,ONA';
 PARENT_PPT = 'CN2P';
 PARENT_PPT_PART = 'CN2P_TH-OSTTC022162,E016936,ON SHORE TECHNOLOGY INC,OSTTC022162,SCD-016004,CNHDR1X2H406';
 PARENT_CHIPS_PHYS_PART = 'CN2P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I166@CONN_PCB.CN2P(CHIPS)';
LOCATION   = 'IOUT';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn2p/chips/chips.prt';
 PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONB';
 LONG_PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONA-CNHDR1X2H406';
 PARENT_PPT_PHYS_PART = 'CN2P_TH-OSTTC022162,E016936,ONA';
 PARENT_PPT = 'CN2P';
 PARENT_PPT_PART = 'CN2P_TH-OSTTC022162,E016936,ON SHORE TECHNOLOGY INC,OSTTC022162,SCD-016004,CNHDR1X2H406';
 PARENT_CHIPS_PHYS_PART = 'CN2P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE2_I167@CONN_PCB.CN2P(CHIPS)';
LOCATION   = 'P4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn2p/chips/chips.prt';
 PART_NAME = 'CN2P_TH-M20-9990245,E019487,HAB';
 LONG_PART_NAME = 'CN2P_TH-M20-9990245,E019487,HAA-CNHARWIN-M20-9990246';
 PARENT_PPT_PHYS_PART = 'CN2P_TH-M20-9990245,E019487,HAA';
 PARENT_PPT = 'CN2P';
 PARENT_PPT_PART = 'CN2P_TH-M20-9990245,E019487,HARWIN,M20-9990245,SCD-012484,CNHARWIN-M20-9990246';
 PARENT_CHIPS_PHYS_PART = 'CN2P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CAP1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CAP1';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_CAP1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CAP2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CAP2';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_CAP2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CCOMP';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_CCOMP';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_CCOMP';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_FAULTN';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_FAULTN';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_FAULTN';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_IOUT';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_IOUT';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_IOUT';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_REFIN';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_REFIN';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_REFIN';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_RSET';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_AD54X2_I3_RSET';
PHY_SIGNAL = 'UNNAMED_2_AD54X2_I3_RSET';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_CAP_I160_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_CAP_I160_N2';
PHY_SIGNAL = 'UNNAMED_2_CAP_I160_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_CAP_I65_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_CAP_I65_N1';
PHY_SIGNAL = 'UNNAMED_2_CAP_I65_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_DIOLED_I147_N';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_2_DIOLED_I147_N';
PHY_SIGNAL = 'UNNAMED_2_DIOLED_I147_N';
END_SIGNAL;

END_MODULE; { end of module '@02_037158B_LIB.02_037158B_TOP(SCH_1)'}

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_037158B_TOP' = '@02_037158B_LIB.02_037158B_TOP(SCH_1)';
PAGE = '3';

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I1@IC_ADI.ADUM3471(CHIPS)';
LOCATION   = 'U2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_adi/adum3471/chips/chips.prt';
 PART_NAME = 'ADUM3471_SM-ADUM3471ARSZ,E0173B';
 LONG_PART_NAME = 'ADUM3471_SM-ADUM3471ARSZ,E0173A-SSOP20-4';
 PARENT_PPT_PHYS_PART = 'ADUM3471_SM-ADUM3471ARSZ,E0173A';
 PARENT_PPT = 'ADUM3471';
 PARENT_PPT_PART = 'ADUM3471_SM-ADUM3471ARSZ,E017340,SSOP20-4,N/A';
 PARENT_CHIPS_PHYS_PART = 'ADUM3471_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I2@FUSES.FSFUSE(CHIPS)';
LOCATION   = 'F1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/fuses/fsfuse/chips/chips.prt';
 PART_NAME = 'FSFUSE_SM-0.35A,6V,E016918,LITB';
 LONG_PART_NAME = 'FSFUSE_SM-0.35A,6V,E016918,LITA-F1210';
 PARENT_PPT_PHYS_PART = 'FSFUSE_SM-0.35A,6V,E016918,LITA';
 PARENT_PPT = 'FSFUSE';
 PARENT_PPT_PART = 'FSFUSE_SM-0.35A,6V,E016918,LITTELFUSE,1210L035YR,SCD-015992,F1210,N/A';
 PARENT_CHIPS_PHYS_PART = 'FSFUSE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I4@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'TP1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I6@DIODES.DIOZNR(CHIPS)';
LOCATION   = 'CR1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioznr/chips/chips.prt';
 PART_NAME = 'DIOZNR_SM-SMBJ5342B-TP,6.8V,5,B';
 LONG_PART_NAME = 'DIOZNR_SM-SMBJ5342B-TP,6.8V,5,A-DO214AA3';
 PARENT_PPT_PHYS_PART = 'DIOZNR_SM-SMBJ5342B-TP,6.8V,5,A';
 PARENT_PPT = 'DIOZNR';
 PARENT_PPT_PART = 'DIOZNR_SM-SMBJ5342B-TP,6.8V,5,E019336,DO214AA3';
 PARENT_CHIPS_PHYS_PART = 'DIOZNR_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I9@DIODES.DIO(CHIPS)';
LOCATION   = 'D1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dio/chips/chips.prt';
 PART_NAME = 'DIO_SM-SBR2U30P1-7,30V,N/A,E01B';
 LONG_PART_NAME = 'DIO_SM-SBR2U30P1-7,30V,N/A,E01A-POWERDI123';
 PARENT_PPT_PHYS_PART = 'DIO_SM-SBR2U30P1-7,30V,N/A,E01A';
 PARENT_PPT = 'DIO';
 PARENT_PPT_PART = 'DIO_SM-SBR2U30P1-7,30V,N/A,E016912,POWERDI123';
 PARENT_CHIPS_PHYS_PART = 'DIO_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I14@DIODES.DIOSCHOTTKY(CHIPS)';
LOCATION   = 'D2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,B';
 LONG_PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A-SOD123-2';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A';
 PARENT_PPT = 'DIOSCHOTTKY';
 PARENT_PPT_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,N/A,E011535,SOD123-2';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I15@DIODES.DIOSCHOTTKY(CHIPS)';
LOCATION   = 'D3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,B';
 LONG_PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A-SOD123-2';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A';
 PARENT_PPT = 'DIOSCHOTTKY';
 PARENT_PPT_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,N/A,E011535,SOD123-2';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I17@DIODES.DIOSCHOTTKY(CHIPS)';
LOCATION   = 'D5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,B';
 LONG_PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A-SOD123-2';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A';
 PARENT_PPT = 'DIOSCHOTTKY';
 PARENT_PPT_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,N/A,E011535,SOD123-2';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I18@INDUCTORS.IND(CHIPS)';
LOCATION   = 'L1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ind/chips/chips.prt';
 PART_NAME = 'IND_SM-47UH,20,E017337,L1212H5B';
 LONG_PART_NAME = 'IND_SM-47UH,20,E017337,L1212H5A-L1212H59_A';
 PARENT_PPT_PHYS_PART = 'IND_SM-47UH,20,E017337,L1212H5A';
 PARENT_PPT = 'IND';
 PARENT_PPT_PART = 'IND_SM-47UH,20,E017337,L1212H59_A';
 PARENT_CHIPS_PHYS_PART = 'IND_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I19@INDUCTORS.IND(CHIPS)';
LOCATION   = 'L2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ind/chips/chips.prt';
 PART_NAME = 'IND_SM-47UH,20,E017337,L1212H5B';
 LONG_PART_NAME = 'IND_SM-47UH,20,E017337,L1212H5A-L1212H59_A';
 PARENT_PPT_PHYS_PART = 'IND_SM-47UH,20,E017337,L1212H5A';
 PARENT_PPT = 'IND';
 PARENT_PPT_PART = 'IND_SM-47UH,20,E017337,L1212H59_A';
 PARENT_CHIPS_PHYS_PART = 'IND_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I22@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = '+5VA';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I27@CONN_PCB.CN3P_V6(CHIPS)';
LOCATION   = 'P2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn3p_v6/chips/chips.prt';
 PART_NAME = 'CN3P_V6_TH-PJ-002A-SMT,E017261B';
 LONG_PART_NAME = 'CN3P_V6_TH-PJ-002A-SMT,E017261A-CN-2MM-PWR-JACK';
 PARENT_PPT_PHYS_PART = 'CN3P_V6_TH-PJ-002A-SMT,E017261A';
 PARENT_PPT = 'CN3P_V6';
 PARENT_PPT_PART = 'CN3P_V6_TH-PJ-002A-SMT,E017261,CN-2MM-PWR-JACK';
 PARENT_CHIPS_PHYS_PART = 'CN3P_V6_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I30@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I34@RESISTORS.RES(CHIPS)';
LOCATION   = 'R12';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-24.9K,E011717,1/16W,0.5B';
 LONG_PART_NAME = 'RES_SM-24.9K,E011717,1/16W,0.5A-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-24.9K,E011717,1/16W,0.5A';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-24.9K,E011717,1/16W,0.5,SUSUMU,RR0816P-2492-D-39C,SCD-002423,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I35@RESISTORS.RES(CHIPS)';
LOCATION   = 'R13';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-90.9K,E018389,1/10W,0.1B';
 LONG_PART_NAME = 'RES_SM-90.9K,E018389,1/10W,0.1A-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-90.9K,E018389,1/10W,0.1A';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-90.9K,E018389,1/10W,0.1,PANASONIC,ERA-3AEB9092V,SCD-001190,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I36@RESISTORS.RES(CHIPS)';
LOCATION   = 'R7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-10.5K,E018488,1/10W,0.1B';
 LONG_PART_NAME = 'RES_SM-10.5K,E018488,1/10W,0.1A-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-10.5K,E018488,1/10W,0.1A';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-10.5K,E018488,1/10W,0.1,PANASONIC,ERA-3AEB1052V,SCD-001690,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I38@RESISTORS.RES(CHIPS)';
LOCATION   = 'R6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAB';
 LONG_PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-100K,E010279,1/10W,1,PAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-100K,E010279,1/10W,1,PANASONIC,ERJ-3EKF1003V,SCD-001006,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I39@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I58@IC_ADI.ADP7104(CHIPS)';
LOCATION   = 'U6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_adi/adp7104/chips/chips.prt';
 PART_NAME = 'ADP7104_SM-ADP7104ARDZ-5.0,E01B';
 LONG_PART_NAME = 'ADP7104_SM-ADP7104ARDZ-5.0,E01A-SO8NB-PAD3_1X2_41';
 PARENT_PPT_PHYS_PART = 'ADP7104_SM-ADP7104ARDZ-5.0,E01A';
 PARENT_PPT = 'ADP7104';
 PARENT_PPT_PART = 'ADP7104_SM-ADP7104ARDZ-5.0,E016720,SO8NB-PAD3_1X2_41,N/A';
 PARENT_CHIPS_PHYS_PART = 'ADP7104_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I59@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,10,E019219,C040A';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,10,E019219,C0402-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,10,E019219,C0402';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,10,E019219,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I61@RESISTORS.RES(CHIPS)';
LOCATION   = 'R14';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAB';
 LONG_PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-100K,E010279,1/10W,1,PAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-100K,E010279,1/10W,1,PANASONIC,ERJ-3EKF1003V,SCD-001006,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I63@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C13';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,16V,10,E019219,C040A';
 LONG_PART_NAME = 'CAP_SM-1UF,16V,10,E019219,C0402-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,16V,10,E019219,C0402';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,16V,10,E019219,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I68@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I69@RESISTORS.RES(CHIPS)';
LOCATION   = 'R8';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAB';
 LONG_PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-33,E003452,1/16W,5,PANAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-33,E003452,1/16W,5,PANASONIC,ERJ-2GEJ330X,SCD-002744,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I77@RESISTORS.RES(CHIPS)';
LOCATION   = 'R9';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAB';
 LONG_PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-33,E003452,1/16W,5,PANAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-33,E003452,1/16W,5,PANASONIC,ERJ-2GEJ330X,SCD-002744,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I78@RESISTORS.RES(CHIPS)';
LOCATION   = 'R10';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAB';
 LONG_PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-33,E003452,1/16W,5,PANAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-33,E003452,1/16W,5,PANASONIC,ERJ-2GEJ330X,SCD-002744,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I79@RESISTORS.RES(CHIPS)';
LOCATION   = 'R11';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAB';
 LONG_PART_NAME = 'RES_SM-33,E003452,1/16W,5,PANAA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-33,E003452,1/16W,5,PANAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-33,E003452,1/16W,5,PANASONIC,ERJ-2GEJ330X,SCD-002744,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I80@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I81@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I82@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I83@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C15';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C060A';
 LONG_PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C0603-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I84@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C16';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C060A';
 LONG_PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C0603-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I87@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E8';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I88@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E9';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I89@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E10';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I95@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C19';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I99@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C17';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I101@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C10';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I102@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C11';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I103@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C12';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I104@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I105@RESISTORS.RES(CHIPS)';
LOCATION   = 'R4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIB';
 LONG_PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIA-R0805';
 PARENT_PPT_PHYS_PART = 'RES_SM-0,E004152,1/10W,1,MULTIA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-0,E004152,1/10W,1,MULTICOMP,MC 0.1W 0805 0R.,SCD-003454,R0805,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I110@RESISTORS.RES(CHIPS)';
LOCATION   = 'R5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIB';
 LONG_PART_NAME = 'RES_SM-0,E004152,1/10W,1,MULTIA-R0805';
 PARENT_PPT_PHYS_PART = 'RES_SM-0,E004152,1/10W,1,MULTIA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-0,E004152,1/10W,1,MULTICOMP,MC 0.1W 0805 0R.,SCD-003454,R0805,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I112@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04B';
 LONG_PART_NAME = 'CAP_SM-100PF,50V,5,E007896,C04A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-100PF,50V,5,E007896,C04A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-100PF,50V,5,E007896,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I114@TRANSFORMERS.XFMRKA4976(CHIPS)';
LOCATION   = 'T1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/transformers/xfmrka4976/chips/chips.prt';
 PART_NAME = 'XFMRKA4976_SM-KA4976-AL,E01732B';
 LONG_PART_NAME = 'XFMRKA4976_SM-KA4976-AL,E01732A-TSML394W319H235';
 PARENT_PPT_PHYS_PART = 'XFMRKA4976_SM-KA4976-AL,E01732A';
 PARENT_PPT = 'XFMRKA4976';
 PARENT_PPT_PART = 'XFMRKA4976_SM-KA4976-AL,E017329,TSML394W319H235';
 PARENT_CHIPS_PHYS_PART = 'XFMRKA4976_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I115@DIODES.DIOSCHOTTKY(CHIPS)';
LOCATION   = 'D4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioschottky/chips/chips.prt';
 PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,B';
 LONG_PART_NAME = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A-SOD123-2';
 PARENT_PPT_PHYS_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,A';
 PARENT_PPT = 'DIOSCHOTTKY';
 PARENT_PPT_PART = 'DIOSCHOTTKY_SM-MBR0540T1G,40V,N/A,E011535,SOD123-2';
 PARENT_CHIPS_PHYS_PART = 'DIOSCHOTTKY_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I120@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I121@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I125@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I126@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C14';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C060A';
 LONG_PART_NAME = 'CAP_SM-1UF,25V,10,E006992,C0603-C0603';
 PARENT_PPT_PHYS_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-1UF,25V,10,E006992,C0603';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I127@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LB';
 LONG_PART_NAME = 'FERRITE_SM-330OHM,25,E018120,LA-L0805';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-330OHM,25,E018120,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-330OHM,25,E018120,L0805';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I131@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C18';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I134@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'AVDD';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I135@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'GND';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I136@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'AVSS';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I137@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = '+5V';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I140@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'TP3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I142@NOCOMPONENT.NCTESTPAD(CHIPS)';
LOCATION   = 'TP4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/nocomponent/nctestpad/chips/chips.prt';
 PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PB';
 LONG_PART_NAME = 'NCTESTPAD_TH-TESTPAD,E013404,PA-TPC65D45';
 PARENT_PPT_PHYS_PART = 'NCTESTPAD_TH-TESTPAD,E013404,PA';
 PARENT_PPT = 'NCTESTPAD';
 PARENT_PPT_PART = 'NCTESTPAD_TH-TESTPAD,E013404,P/O PCB,NONE,SCD-013902,TPC65D45,N/A';
 PARENT_CHIPS_PHYS_PART = 'NCTESTPAD_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I143@DIODES.DIOLED(CHIPS)';
LOCATION   = 'DS1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioled/chips/chips.prt';
 PART_NAME = 'DIOLED_SM-SML-310MTT86,2.8V,N/B';
 LONG_PART_NAME = 'DIOLED_SM-SML-310MTT86,2.8V,N/A-LED0603';
 PARENT_PPT_PHYS_PART = 'DIOLED_SM-SML-310MTT86,2.8V,N/A';
 PARENT_PPT = 'DIOLED';
 PARENT_PPT_PART = 'DIOLED_SM-SML-310MTT86,2.8V,N/A,E001179,LED0603';
 PARENT_CHIPS_PHYS_PART = 'DIOLED_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I145@RESISTORS.RES(CHIPS)';
LOCATION   = 'R15';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-200,E006431,1/16W,0.1,SB';
 LONG_PART_NAME = 'RES_SM-200,E006431,1/16W,0.1,SA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-200,E006431,1/16W,0.1,SA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-200,E006431,1/16W,0.1,SUSUMU,RG1005P-201-B-T5,SCD-002504,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I153@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I154@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I155@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL7';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I156@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I157@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL6';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I158@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I159@FILTERS.FLTR3P(CHIPS)';
LOCATION   = 'FL1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/filters/fltr3p/chips/chips.prt';
 PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080B';
 LONG_PART_NAME = 'FLTR3P_SM-0.1UF,E010964,FSM080A-FSM0805L79W49H34';
 PARENT_PPT_PHYS_PART = 'FLTR3P_SM-0.1UF,E010964,FSM080A';
 PARENT_PPT = 'FLTR3P';
 PARENT_PPT_PART = 'FLTR3P_SM-0.1UF,E010964,FSM0805L79W49H34';
 PARENT_CHIPS_PHYS_PART = 'FLTR3P_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I161@INDUCTORS.FERRITE(CHIPS)';
LOCATION   = 'E12';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/inductors/ferrite/chips/chips.prt';
 PART_NAME = 'FERRITE_SM-600OHM,25,E019248,LB';
 LONG_PART_NAME = 'FERRITE_SM-600OHM,25,E019248,LA-L0603';
 PARENT_PPT_PHYS_PART = 'FERRITE_SM-600OHM,25,E019248,LA';
 PARENT_PPT = 'FERRITE';
 PARENT_PPT_PART = 'FERRITE_SM-600OHM,25,E019248,L0603';
 PARENT_CHIPS_PHYS_PART = 'FERRITE_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I165@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C8';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12B';
 LONG_PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12A-C1206H71';
 PARENT_PPT_PHYS_PART = 'CAP_SM-47UF,16V,20,E019684,C12A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-47UF,16V,20,E019684,C1206H71';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I166@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C9';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12B';
 LONG_PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12A-C1206H71';
 PARENT_PPT_PHYS_PART = 'CAP_SM-47UF,16V,20,E019684,C12A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-47UF,16V,20,E019684,C1206H71';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I167@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12B';
 LONG_PART_NAME = 'CAP_SM-47UF,16V,20,E019684,C12A-C1206H71';
 PARENT_PPT_PHYS_PART = 'CAP_SM-47UF,16V,20,E019684,C12A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-47UF,16V,20,E019684,C1206H71';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I168@DIODES.DIOZNR(CHIPS)';
LOCATION   = 'CR4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/diodes/dioznr/chips/chips.prt';
 PART_NAME = 'DIOZNR_SM-MMSZ5253B,25V,5,E020B';
 LONG_PART_NAME = 'DIOZNR_SM-MMSZ5253B,25V,5,E020A-SOD123-2';
 PARENT_PPT_PHYS_PART = 'DIOZNR_SM-MMSZ5253B,25V,5,E020A';
 PARENT_PPT = 'DIOZNR';
 PARENT_PPT_PART = 'DIOZNR_SM-MMSZ5253B,25V,5,E020097,SOD123-2';
 PARENT_CHIPS_PHYS_PART = 'DIOZNR_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE3_I172@CONN_PCB.CN2P(CHIPS)';
LOCATION   = 'P3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn2p/chips/chips.prt';
 PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONB';
 LONG_PART_NAME = 'CN2P_TH-OSTTC022162,E016936,ONA-CNHDR1X2H406';
 PARENT_PPT_PHYS_PART = 'CN2P_TH-OSTTC022162,E016936,ONA';
 PARENT_PPT = 'CN2P';
 PARENT_PPT_PART = 'CN2P_TH-OSTTC022162,E016936,ON SHORE TECHNOLOGY INC,OSTTC022162,SCD-016004,CNHDR1X2H406';
 PARENT_CHIPS_PHYS_PART = 'CN2P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AGND';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):AGND';
PHY_SIGNAL = 'AGND';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):GND_ISO';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):GND_ISO';
PHY_SIGNAL = 'GND_ISO';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADP7104_I58_PG';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADP7104_I58_PG';
PHY_SIGNAL = 'UNNAMED_3_ADP7104_I58_PG';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADP7104_I58_VIN';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADP7104_I58_VIN';
PHY_SIGNAL = 'UNNAMED_3_ADP7104_I58_VIN';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_FB';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_FB';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_FB';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_OC';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_OC';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_OC';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VID';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VID';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_VID';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOA';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOA';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_VOA';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOB';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOB';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_VOB';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOC';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_VOC';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_VOC';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_X1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_X1';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_X1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_X2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_ADUM3471_I1_X2';
PHY_SIGNAL = 'UNNAMED_3_ADUM3471_I1_X2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CAP_I104_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CAP_I104_N2';
PHY_SIGNAL = 'UNNAMED_3_CAP_I104_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CAP_I112_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CAP_I112_N2';
PHY_SIGNAL = 'UNNAMED_3_CAP_I112_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIO_I9_P';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIO_I9_P';
PHY_SIGNAL = 'UNNAMED_3_DIO_I9_P';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOLED_I143_N';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOLED_I143_N';
PHY_SIGNAL = 'UNNAMED_3_DIOLED_I143_N';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I115_N';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I115_N';
PHY_SIGNAL = 'UNNAMED_3_DIOSCHOTTKY_I115_N';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I115_P';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I115_P';
PHY_SIGNAL = 'UNNAMED_3_DIOSCHOTTKY_I115_P';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I14_P';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I14_P';
PHY_SIGNAL = 'UNNAMED_3_DIOSCHOTTKY_I14_P';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I15_P';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOSCHOTTKY_I15_P';
PHY_SIGNAL = 'UNNAMED_3_DIOSCHOTTKY_I15_P';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOZNR_I6_N';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_DIOZNR_I6_N';
PHY_SIGNAL = 'UNNAMED_3_DIOZNR_I6_N';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I120_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I120_N1';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I120_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I120_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I120_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I120_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I121_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I121_N1';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I121_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I125_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I125_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I125_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I80_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I80_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I80_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I81_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I81_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I81_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I82_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I82_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I82_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I87_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I87_N1';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I87_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I87_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I87_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I87_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I89_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I89_N1';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I89_N1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I89_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_FERRITE_I89_N2';
PHY_SIGNAL = 'UNNAMED_3_FERRITE_I89_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_RES_I34_N2';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_RES_I34_N2';
PHY_SIGNAL = 'UNNAMED_3_RES_I34_N2';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CN2P_I172_N1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_3_CN2P_I172_N1';
PHY_SIGNAL = 'UNNAMED_3_CN2P_I172_N1';
END_SIGNAL;

END_MODULE; { end of module '@02_037158B_LIB.02_037158B_TOP(SCH_1)'}

{--------------------------------------------------------------------------}

BEGIN_MODULE: '02_037158B_TOP' = '@02_037158B_LIB.02_037158B_TOP(SCH_1)';
PAGE = '4';

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I1@CONN_PCB.CN120P_V4(CHIPS)';
LOCATION   = 'SDP';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn120p_v4/chips/chips.prt';
 PART_NAME = 'CN120P_V4_SM-FX8-120S-SV(21),EB';
 LONG_PART_NAME = 'CN120P_V4_SM-FX8-120S-SV(21),EA-CNHRSFX8-120S-SV_A';
 PARENT_PPT_PHYS_PART = 'CN120P_V4_SM-FX8-120S-SV(21),EA';
 PARENT_PPT = 'CN120P_V4';
 PARENT_PPT_PART = 'CN120P_V4_SM-FX8-120S-SV(21),E016993,CNHRSFX8-120S-SV_A';
 PARENT_CHIPS_PHYS_PART = 'CN120P_V4_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I3@IC_OTHER.IC24FC256(CHIPS)';
LOCATION   = 'U1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_other/ic24fc256/chips/chips.prt';
 PART_NAME = 'IC24FC256_SM-24LC32A-I/ST,E014B';
 LONG_PART_NAME = 'IC24FC256_SM-24LC32A-I/ST,E014A-TSSOP8';
 PARENT_PPT_PHYS_PART = 'IC24FC256_SM-24LC32A-I/ST,E014A';
 PARENT_PPT = 'IC24FC256';
 PARENT_PPT_PART = 'IC24FC256_SM-24LC32A-I/ST,E014553,TSSOP8';
 PARENT_CHIPS_PHYS_PART = 'IC24FC256_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I4@RESISTORS.RES(CHIPS)';
LOCATION   = 'R2';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAB';
 LONG_PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-100K,E010279,1/10W,1,PAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-100K,E010279,1/10W,1,PANASONIC,ERJ-3EKF1003V,SCD-001006,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I5@RESISTORS.RES(CHIPS)';
LOCATION   = 'R3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAB';
 LONG_PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-100K,E010279,1/10W,1,PAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-100K,E010279,1/10W,1,PANASONIC,ERJ-3EKF1003V,SCD-001006,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I6@RESISTORS.RES(CHIPS)';
LOCATION   = 'R1';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAB';
 LONG_PART_NAME = 'RES_SM-100K,E010279,1/10W,1,PAA-R0603';
 PARENT_PPT_PHYS_PART = 'RES_SM-100K,E010279,1/10W,1,PAA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-100K,E010279,1/10W,1,PANASONIC,ERJ-3EKF1003V,SCD-001006,R0603,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I18@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C22';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,16V,10,E007200,C0B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,16V,10,E007200,C0A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,16V,10,E007200,C0A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,16V,10,E007200,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I36@IC_TTL.SN74LVC1G125DBV(CHIPS)';
LOCATION   = 'U3';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_ttl/sn74lvc1g125dbv/chips/chips.prt';
 PART_NAME = 'SN74LVC1G125DBV_SM-SN74LVC1G12B';
 LONG_PART_NAME = 'SN74LVC1G125DBV_SM-SN74LVC1G12A-SOT23-M12';
 PARENT_PPT_PHYS_PART = 'SN74LVC1G125DBV_SM-SN74LVC1G12A';
 PARENT_PPT = 'SN74LVC1G125DBV';
 PARENT_PPT_PART = 'SN74LVC1G125DBV_SM-SN74LVC1G125DBV,E002344,SOT23-M12';
 PARENT_CHIPS_PHYS_PART = 'SN74LVC1G125DBV_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I56@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C20';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I58@IC_OTHER.TXB0104(CHIPS)';
LOCATION   = 'U4';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/ic_other/txb0104/chips/chips.prt';
 PART_NAME = 'TXB0104_SM-TXB0104PWR,E006113,B';
 LONG_PART_NAME = 'TXB0104_SM-TXB0104PWR,E006113,A-TSSOP14';
 PARENT_PPT_PHYS_PART = 'TXB0104_SM-TXB0104PWR,E006113,A';
 PARENT_PPT = 'TXB0104';
 PARENT_PPT_PART = 'TXB0104_SM-TXB0104PWR,E006113,TSSOP14';
 PARENT_CHIPS_PHYS_PART = 'TXB0104_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I62@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C23';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I63@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C24';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118B';
 LONG_PART_NAME = 'CAP_SM-0.1UF,25V,-20/+80,E0118A-C0402';
 PARENT_PPT_PHYS_PART = 'CAP_SM-0.1UF,25V,-20/+80,E0118A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-0.1UF,25V,-20/+80,E011876,C0402';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I67@RESISTORS.RES(CHIPS)';
LOCATION   = 'R16';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/resistors/res/chips/chips.prt';
 PART_NAME = 'RES_SM-10K,E012474,1/16W,0.1,VB';
 LONG_PART_NAME = 'RES_SM-10K,E012474,1/16W,0.1,VA-R0402';
 PARENT_PPT_PHYS_PART = 'RES_SM-10K,E012474,1/16W,0.1,VA';
 PARENT_PPT = 'RES';
 PARENT_PPT_PART = 'RES_SM-10K,E012474,1/16W,0.1,VISHAY,TNPW040210K0BEED,SCD-003272,R0402,N/A';
 PARENT_CHIPS_PHYS_PART = 'RES_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I68@CAPACITORS.CAP(CHIPS)';
LOCATION   = 'C21';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/capacitors/cap/chips/chips.prt';
 PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08B';
 LONG_PART_NAME = 'CAP_SM-10UF,25V,10,E019080,C08A-C0805';
 PARENT_PPT_PHYS_PART = 'CAP_SM-10UF,25V,10,E019080,C08A';
 PARENT_PPT = 'CAP';
 PARENT_PPT_PART = 'CAP_SM-10UF,25V,10,E019080,C0805';
 PARENT_CHIPS_PHYS_PART = 'CAP_SM';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I72@CONN_PCB.CN12P_V3(CHIPS)';
LOCATION   = 'PMOD';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn12p_v3/chips/chips.prt';
 PART_NAME = 'CN12P_V3_TH-TSW-106-14-T-D,E01B';
 LONG_PART_NAME = 'CN12P_V3_TH-TSW-106-14-T-D,E01A-CNHDR2X6H420LD35_A';
 PARENT_PPT_PHYS_PART = 'CN12P_V3_TH-TSW-106-14-T-D,E01A';
 PARENT_PPT = 'CN12P_V3';
 PARENT_PPT_PART = 'CN12P_V3_TH-TSW-106-14-T-D,E015161,CNHDR2X6H420LD35_A';
 PARENT_CHIPS_PHYS_PART = 'CN12P_V3_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_PRIM:
PATH_NAME  = '@02_037158B_LIB.02_037158B_TOP(SCH_1):PAGE4_I73@CONN_PCB.CN2P(CHIPS)';
LOCATION   = 'P5';
SEC = '1';

BEGIN_LIB_INFO:
 PRIM_FILE = 'Z:/allegro/v165_site/logical/share/library/conn_pcb/cn2p/chips/chips.prt';
 PART_NAME = 'CN2P_TH-M20-9990245,E019487,HAB';
 LONG_PART_NAME = 'CN2P_TH-M20-9990245,E019487,HAA-CNHARWIN-M20-9990246';
 PARENT_PPT_PHYS_PART = 'CN2P_TH-M20-9990245,E019487,HAA';
 PARENT_PPT = 'CN2P';
 PARENT_PPT_PART = 'CN2P_TH-M20-9990245,E019487,HARWIN,M20-9990245,SCD-012484,CNHARWIN-M20-9990246';
 PARENT_CHIPS_PHYS_PART = 'CN2P_TH';
END_LIB_INFO;
END_PRIM;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):DGND';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):DGND';
PHY_SIGNAL = 'DGND';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_CN120PV4_I1_EEPROMA0';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_CN120PV4_I1_EEPROMA0';
PHY_SIGNAL = 'UNNAMED_4_CN120PV4_I1_EEPROMA0';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_CN12PV3_I72_VCC1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_CN12PV3_I72_VCC1';
PHY_SIGNAL = 'UNNAMED_4_CN12PV3_I72_VCC1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_IC24FC256_I3_A1';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_IC24FC256_I3_A1';
PHY_SIGNAL = 'UNNAMED_4_IC24FC256_I3_A1';
END_SIGNAL;

BEGIN_SIGNAL:
CANON_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_SN74LVC1G125DBV_I36_A';
LOG_SIGNAL = '@02_037158B_LIB.02_037158B_TOP(SCH_1):UNNAMED_4_SN74LVC1G125DBV_I36_A';
PHY_SIGNAL = 'UNNAMED_4_SN74LVC1G125DBV_I36_A';
END_SIGNAL;

END_MODULE; { end of module '@02_037158B_LIB.02_037158B_TOP(SCH_1)'}

BEGIN_REFDES_LIST:
C1, C2, C3, C4, C5, C6, C7, C8, C9, C40, R1, R2, R3, R4, R5, R6, DS1, DS2, D1, ~
R7, D2, R8, +5V, D3, R9, GND_ISO, D4, D5, D6, D7, PMOD, LATCH, AVDD, TP1, TP2, ~
TP3, TP4, TP5, E1, TP6, E2, TP7, E3, C10, TP8, TP9, C11, E4, CR1, C12, E5, SDO, ~
CR2, C13, E6, SDP, CR3, E7, C14, C15, E8, CR4, C16, E9, C17, C18, C19, J1, E10, ~
E11, E12, SDIN, +5VA, T1, AVSS, SCLK, F1, C20, C21, C22, C23, C24, C25, C26, C27, ~
C28, C29, VOUT, R10, R11, R12, R13, R14, R15, +AVSS, R16, R17, R18, R19, P1, P2, ~
P3, P4, TP10, P5, TP11, P6, TP12, TP13, +AVSS_ISO, U1, U2, FL1, +5VREF, FL2, U3, ~
FL3, U4, +5VA_ISO, U5, FL4, U6, FL5, U7, FL6, FL7, IOUT, C30, C31, C32, C33, C34, ~
C35, C36, C37, GND, C38, C39, L1, L2, R20, AVDD_ISO;
END_REFDES_LIST; { end of REFDES_LIST }
