$date
	Fri Jul 15 06:56:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module monostable_tb $end
$var wire 1 ! pulse $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ trigger $end
$scope module imonostable $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ trigger $end
$var reg 5 % count [4:0] $end
$var reg 1 ! pulse $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
0"
0!
$end
#5
b0 %
1#
1"
#10
0"
#15
1$
0#
1"
#20
0"
#25
1!
1"
#30
0"
#35
b1 %
1"
#40
0"
#45
b10 %
0$
1"
#50
0"
#55
b11 %
1"
#60
0"
#65
b100 %
1"
#70
0"
#75
b101 %
1"
#80
0"
#85
b110 %
1"
#90
0"
#95
b111 %
1"
#100
0"
#105
b1000 %
1"
#110
0"
#115
b1001 %
1"
#120
0"
#125
b1010 %
1"
#130
0"
#135
b1011 %
1"
#140
0"
#145
b1100 %
1"
#150
0"
#155
b1101 %
1"
#160
0"
#165
b1110 %
1"
#170
0"
#175
b1111 %
1"
#180
0"
#185
b10000 %
1"
#190
0"
#195
b10001 %
1"
#200
0"
#205
b10010 %
1"
#210
0"
#215
b10011 %
1"
#220
0"
#225
b10100 %
0!
1"
#230
0"
#235
1"
#240
0"
#245
b0 %
1#
1"
#250
0"
#255
1$
0#
1"
#260
0"
#265
1!
1"
#270
0$
0"
#275
b1 %
1"
#280
0"
#285
b10 %
1"
#290
0"
#295
b11 %
1"
#300
0"
#305
b100 %
1"
#310
0"
#315
b101 %
1"
#320
0"
#325
b110 %
1"
#330
0"
#335
b111 %
1"
#340
0"
#345
b1000 %
1"
#350
0"
#355
b1001 %
1"
#360
0"
#365
b1010 %
1"
#370
0"
#375
b1011 %
1"
#380
0"
#385
b1100 %
1"
#390
0"
#395
b1101 %
1"
#400
0"
#405
b1110 %
1"
#410
0"
#415
b1111 %
1"
#420
0"
#425
b10000 %
1"
#430
0"
#435
b10001 %
1"
#440
0"
#445
b10010 %
1"
#450
0"
#455
b10011 %
1"
#460
0"
#465
0!
b10100 %
1"
#470
0"
#475
1"
#480
0"
#485
1"
#490
0"
#495
1"
#500
0"
#505
1"
#510
0"
#515
1"
#520
0"
#525
1"
#530
0"
#535
1"
#540
0"
#545
1"
#550
0"
#555
1"
#560
0"
#565
1"
#570
0"
#575
1"
#580
0"
#585
1"
#590
0"
#595
1"
#600
0"
#605
1"
#610
0"
#615
1"
#620
0"
