Classic Timing Analyzer report for somadorSubtrador
Mon Apr 22 17:19:10 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.870 ns   ; A[0] ; P[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 10.870 ns       ; A[0] ; P[2]     ;
; N/A   ; None              ; 10.860 ns       ; A[1] ; P[2]     ;
; N/A   ; None              ; 10.739 ns       ; B[0] ; P[2]     ;
; N/A   ; None              ; 10.739 ns       ; B[0] ; Overflow ;
; N/A   ; None              ; 10.721 ns       ; A[1] ; Overflow ;
; N/A   ; None              ; 10.587 ns       ; B[1] ; Overflow ;
; N/A   ; None              ; 10.566 ns       ; B[1] ; P[2]     ;
; N/A   ; None              ; 10.565 ns       ; A[0] ; Overflow ;
; N/A   ; None              ; 10.456 ns       ; S2   ; P[2]     ;
; N/A   ; None              ; 10.316 ns       ; A[2] ; Overflow ;
; N/A   ; None              ; 10.273 ns       ; S2   ; P[1]     ;
; N/A   ; None              ; 10.109 ns       ; B[2] ; Overflow ;
; N/A   ; None              ; 10.102 ns       ; S1   ; P[2]     ;
; N/A   ; None              ; 10.075 ns       ; S0   ; P[2]     ;
; N/A   ; None              ; 10.030 ns       ; A[1] ; P[1]     ;
; N/A   ; None              ; 10.016 ns       ; B[0] ; P[1]     ;
; N/A   ; None              ; 9.979 ns        ; A[2] ; P[2]     ;
; N/A   ; None              ; 9.885 ns        ; A[3] ; P[3]     ;
; N/A   ; None              ; 9.878 ns        ; B[2] ; P[2]     ;
; N/A   ; None              ; 9.868 ns        ; A[0] ; P[1]     ;
; N/A   ; None              ; 9.837 ns        ; B[3] ; P[3]     ;
; N/A   ; None              ; 9.776 ns        ; S0   ; P[1]     ;
; N/A   ; None              ; 9.752 ns        ; S2   ; Overflow ;
; N/A   ; None              ; 9.698 ns        ; B[0] ; P[3]     ;
; N/A   ; None              ; 9.663 ns        ; B[1] ; P[1]     ;
; N/A   ; None              ; 9.642 ns        ; A[3] ; Overflow ;
; N/A   ; None              ; 9.619 ns        ; S0   ; Overflow ;
; N/A   ; None              ; 9.566 ns        ; A[1] ; P[3]     ;
; N/A   ; None              ; 9.549 ns        ; A[1] ; Status   ;
; N/A   ; None              ; 9.511 ns        ; B[0] ; Status   ;
; N/A   ; None              ; 9.504 ns        ; B[1] ; P[3]     ;
; N/A   ; None              ; 9.492 ns        ; A[3] ; Status   ;
; N/A   ; None              ; 9.492 ns        ; A[0] ; Status   ;
; N/A   ; None              ; 9.444 ns        ; B[3] ; Status   ;
; N/A   ; None              ; 9.442 ns        ; A[0] ; P[3]     ;
; N/A   ; None              ; 9.398 ns        ; S1   ; Overflow ;
; N/A   ; None              ; 9.382 ns        ; B[3] ; Overflow ;
; N/A   ; None              ; 9.320 ns        ; S2   ; P[0]     ;
; N/A   ; None              ; 9.311 ns        ; B[1] ; Status   ;
; N/A   ; None              ; 9.146 ns        ; S2   ; Status   ;
; N/A   ; None              ; 9.143 ns        ; A[2] ; Status   ;
; N/A   ; None              ; 9.068 ns        ; B[2] ; P[3]     ;
; N/A   ; None              ; 9.063 ns        ; B[0] ; P[0]     ;
; N/A   ; None              ; 8.959 ns        ; S0   ; Status   ;
; N/A   ; None              ; 8.897 ns        ; A[0] ; P[0]     ;
; N/A   ; None              ; 8.885 ns        ; B[2] ; Status   ;
; N/A   ; None              ; 8.840 ns        ; S1   ; Status   ;
; N/A   ; None              ; 8.818 ns        ; S1   ; P[1]     ;
; N/A   ; None              ; 8.792 ns        ; S0   ; P[0]     ;
; N/A   ; None              ; 8.685 ns        ; A[2] ; P[3]     ;
; N/A   ; None              ; 8.467 ns        ; S1   ; P[0]     ;
; N/A   ; None              ; 8.338 ns        ; S2   ; P[3]     ;
; N/A   ; None              ; 8.050 ns        ; S1   ; P[3]     ;
; N/A   ; None              ; 8.049 ns        ; S0   ; P[3]     ;
+-------+-------------------+-----------------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Apr 22 17:19:10 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "A[0]" to destination pin "P[2]" is 10.870 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 7; PIN Node = 'A[0]'
    Info: 2: + IC(4.455 ns) + CELL(0.346 ns) = 5.648 ns; Loc. = LCCOMB_X34_Y12_N24; Fanout = 1; COMB Node = 'AddSub:inst6|fullAdder:inst1|inst7~0'
    Info: 3: + IC(0.615 ns) + CELL(0.272 ns) = 6.535 ns; Loc. = LCCOMB_X34_Y10_N28; Fanout = 1; COMB Node = 'inst22[2]~2'
    Info: 4: + IC(0.587 ns) + CELL(0.053 ns) = 7.175 ns; Loc. = LCCOMB_X34_Y14_N16; Fanout = 1; COMB Node = 'inst22[2]~3'
    Info: 5: + IC(1.713 ns) + CELL(1.982 ns) = 10.870 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'P[2]'
    Info: Total cell delay = 3.500 ns ( 32.20 % )
    Info: Total interconnect delay = 7.370 ns ( 67.80 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 288 megabytes
    Info: Processing ended: Mon Apr 22 17:19:10 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


