* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jan 15 2026 13:18:47

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : blink_counterZ0Z_0
T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_5_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_3/in_1

End 

Net : blink_counter_cry_25
T_5_10_wire_logic_cluster/lc_1/cout
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : blink_counterZ0Z_1
T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_wire_logic_cluster/lc_3/in_0

End 

Net : blink_counter_cry_24
T_5_10_wire_logic_cluster/lc_0/cout
T_5_10_wire_logic_cluster/lc_1/in_3

Net : blink_counterZ0Z_2
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_sp4_h_l_9
T_4_7_lc_trk_g0_1
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_5_10_0_
T_5_10_wire_logic_cluster/carry_in_mux/cout
T_5_10_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_3
T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_3/in_3

End 

Net : blink_counterZ0Z_4
T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_4/in_3

End 

Net : blink_counterZ0Z_5
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_1

T_5_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_4/in_1

End 

Net : blink_counter_cry_22
T_5_9_wire_logic_cluster/lc_6/cout
T_5_9_wire_logic_cluster/lc_7/in_3

Net : blink_counterZ0Z_6
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_4/in_0

End 

Net : blink_counter_cry_21
T_5_9_wire_logic_cluster/lc_5/cout
T_5_9_wire_logic_cluster/lc_6/in_3

Net : blink_counterZ0Z_7
T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_2/in_3

End 

Net : blink_counter_cry_20
T_5_9_wire_logic_cluster/lc_4/cout
T_5_9_wire_logic_cluster/lc_5/in_3

Net : blink_counter_cry_19
T_5_9_wire_logic_cluster/lc_3/cout
T_5_9_wire_logic_cluster/lc_4/in_3

Net : blink_counter_cry_18
T_5_9_wire_logic_cluster/lc_2/cout
T_5_9_wire_logic_cluster/lc_3/in_3

Net : blink_counterZ0Z_8
T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : blink_counter_cry_17
T_5_9_wire_logic_cluster/lc_1/cout
T_5_9_wire_logic_cluster/lc_2/in_3

Net : blink_counterZ0Z_9
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_6_sp4_v_t_47
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_2/in_0

End 

Net : blink_counter_cry_16
T_5_9_wire_logic_cluster/lc_0/cout
T_5_9_wire_logic_cluster/lc_1/in_3

Net : blink_counterZ0Z_10
T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_2/in_1

T_5_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_44
T_4_7_lc_trk_g0_2
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_5_9_0_
T_5_9_wire_logic_cluster/carry_in_mux/cout
T_5_9_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_11
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g2_3
T_4_8_wire_logic_cluster/lc_3/in_0

End 

Net : blink_counterZ0Z_12
T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_4/in_1

T_5_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : blink_counterZ0Z_13
T_5_8_wire_logic_cluster/lc_5/out
T_5_8_lc_trk_g1_5
T_5_8_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_5/out
T_4_8_sp4_h_l_2
T_4_8_lc_trk_g0_7
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : blink_counter_cry_14
T_5_8_wire_logic_cluster/lc_6/cout
T_5_8_wire_logic_cluster/lc_7/in_3

Net : blink_counterZ0Z_14
T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_6/in_1

T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : blink_counter_cry_13
T_5_8_wire_logic_cluster/lc_5/cout
T_5_8_wire_logic_cluster/lc_6/in_3

Net : blink_counterZ0Z_15
T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_7/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : blink_counter_cry_12
T_5_8_wire_logic_cluster/lc_4/cout
T_5_8_wire_logic_cluster/lc_5/in_3

Net : blink_counter_cry_11
T_5_8_wire_logic_cluster/lc_3/cout
T_5_8_wire_logic_cluster/lc_4/in_3

Net : blink_counter_cry_10
T_5_8_wire_logic_cluster/lc_2/cout
T_5_8_wire_logic_cluster/lc_3/in_3

Net : blink_counterZ0Z_16
T_5_9_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : blink_counter_cry_9
T_5_8_wire_logic_cluster/lc_1/cout
T_5_8_wire_logic_cluster/lc_2/in_3

Net : blink_counterZ0Z_17
T_5_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_1/in_0

End 

Net : blink_counter_cry_8
T_5_8_wire_logic_cluster/lc_0/cout
T_5_8_wire_logic_cluster/lc_1/in_3

Net : blink_counter13_19
T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_1/in_0

End 

Net : blink_counterZ0Z_25
T_5_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_1/in_1

End 

Net : blink_counterZ0Z_24
T_5_10_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g3_0
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_5_10_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_0/in_1

End 

Net : blink_counterZ0Z_26
T_5_10_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_1/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_2/in_1

End 

Net : blink_counter13_24_cascade_
T_4_7_wire_logic_cluster/lc_0/ltout
T_4_7_wire_logic_cluster/lc_1/in_2

End 

Net : blink_counter13_17
T_4_9_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_42
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_0/in_1

End 

Net : blink_counterZ0Z_18
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_input_2_1
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_5_8_0_
T_5_8_wire_logic_cluster/carry_in_mux/cout
T_5_8_wire_logic_cluster/lc_0/in_3

Net : blink_counterZ0Z_19
T_5_9_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_1/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : blink_counter13_16
T_4_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g1_1
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

End 

Net : blink_counter13_14_cascade_
T_4_7_wire_logic_cluster/lc_3/ltout
T_4_7_wire_logic_cluster/lc_4/in_2

End 

Net : blink_counter13_20
T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : blink_counter13_15
T_4_8_wire_logic_cluster/lc_0/out
T_4_6_sp4_v_t_45
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : blink_counterZ0Z_20
T_5_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_4/in_1

End 

Net : blink_counterZ0Z_21
T_5_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_0/in_0

T_5_9_wire_logic_cluster/lc_5/out
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : blink_counterZ0Z_22
T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : blink_counterZ0Z_23
T_5_9_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : blink_counter13_18
T_4_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g0_3
T_4_7_wire_logic_cluster/lc_0/in_3

End 

Net : blink_counter_cry_6
T_5_7_wire_logic_cluster/lc_6/cout
T_5_7_wire_logic_cluster/lc_7/in_3

Net : blink_counter_cry_5
T_5_7_wire_logic_cluster/lc_5/cout
T_5_7_wire_logic_cluster/lc_6/in_3

Net : blink_counter_cry_4
T_5_7_wire_logic_cluster/lc_4/cout
T_5_7_wire_logic_cluster/lc_5/in_3

Net : blink_counter_cry_3
T_5_7_wire_logic_cluster/lc_3/cout
T_5_7_wire_logic_cluster/lc_4/in_3

Net : blink_counter_cry_2
T_5_7_wire_logic_cluster/lc_2/cout
T_5_7_wire_logic_cluster/lc_3/in_3

Net : blink_counter_cry_1
T_5_7_wire_logic_cluster/lc_1/cout
T_5_7_wire_logic_cluster/lc_2/in_3

Net : blink_counter_cry_0
T_5_7_wire_logic_cluster/lc_0/cout
T_5_7_wire_logic_cluster/lc_1/in_3

Net : led_io_rZ0
T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_4_7_lc_trk_g0_0
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_46
T_5_9_sp4_v_t_39
T_2_13_sp4_h_l_2
T_1_13_sp4_v_t_39
T_0_14_lc_trk_g2_7
T_0_14_wire_con_box/lc_7/in_0
T_0_15_wire_rgba_drv/RGB2PWM

End 

Net : GB_BUFFER_clk_12mhz_bufg_THRU_CO
T_6_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_25
T_3_0_span4_horz_r_0
T_0_1_sp4_v_t_25
T_1_0_lc_trk_g1_0
T_6_0_wire_pll/REFERENCECLK

End 

Net : bfn_5_7_0_
Net : CONSTANT_ONE_NET
T_6_12_wire_logic_cluster/lc_6/out
T_6_12_sp4_h_l_1
T_10_12_sp4_h_l_4
T_13_8_sp4_v_t_41
T_13_4_sp4_v_t_42
T_9_0_span4_horz_r_3
T_13_2_lc_trk_g3_2
T_13_2_wire_con_box/lc_0/in_1
T_0_15_wire_rgba_drv/CURREN

T_6_12_wire_logic_cluster/lc_6/out
T_5_12_sp12_h_l_0
T_4_0_span12_vert_23
T_4_2_sp4_v_t_43
T_1_2_sp4_h_l_6
T_0_2_lc_trk_g0_6
T_0_2_wire_con_box/lc_1/in_1
T_0_15_wire_rgba_drv/RGBLEDEN

T_6_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_7
T_8_0_span12_vert_23
T_8_0_lc_trk_g0_7
T_6_0_wire_pll/RESET

End 

Net : clk_12mhz_bufg
T_6_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_6_1_glb2local_0
T_6_1_lc_trk_g0_4
T_6_1_wire_logic_cluster/lc_4/in_0

End 

Net : clk_12mhz_c
T_3_0_wire_io_cluster/io_1/D_IN_0
T_3_0_span4_horz_r_2
T_6_0_lc_trk_g1_6
T_6_0_wire_gbuf/in

End 

Net : locked
T_6_0_wire_pll/LOCK
T_1_1_lc_trk_g2_1
T_1_1_wire_logic_cluster/lc_0/in_3

End 

Net : locked_i
T_1_1_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_0
T_1_1_sp12_v_t_23
T_2_13_sp12_h_l_0
T_3_13_sp4_h_l_3
T_6_13_sp4_v_t_45
T_6_15_lc_trk_g1_0
T_6_15_wire_gbuf/in

End 

Net : locked_i_g
T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_6_15_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_5/s_r

End 

Net : sys_clk
T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_9_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_8_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_3_15_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

End 

Net : sys_clkout
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_20
T_0_11_sp12_h_l_11
T_4_11_sp4_h_l_11
T_3_11_sp4_v_t_40
T_3_15_lc_trk_g0_5
T_3_15_wire_gbuf/in

End 

