
so_m405_osc_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f38  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000338  080030c8  080030c8  000130c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003400  08003400  00013400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003408  08003408  00013408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800340c  0800340c  0001340c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000074  20000000  08003410  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  8 .bss          00000b10  20000074  20000074  00020074  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000b84  20000b84  00020074  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000c9a8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000023c2  00000000  00000000  0002ca4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002d70  00000000  00000000  0002ee0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000768  00000000  00000000  00031b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000878  00000000  00000000  000322e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00003eb7  00000000  00000000  00032b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00002a84  00000000  00000000  00036a17  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0003949b  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001b44  00000000  00000000  00039518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080030b0 	.word	0x080030b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080030b0 	.word	0x080030b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b97a 	b.w	800057c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	468c      	mov	ip, r1
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	9e08      	ldr	r6, [sp, #32]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d151      	bne.n	8000354 <__udivmoddi4+0xb4>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d96d      	bls.n	8000392 <__udivmoddi4+0xf2>
 80002b6:	fab2 fe82 	clz	lr, r2
 80002ba:	f1be 0f00 	cmp.w	lr, #0
 80002be:	d00b      	beq.n	80002d8 <__udivmoddi4+0x38>
 80002c0:	f1ce 0c20 	rsb	ip, lr, #32
 80002c4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002cc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002d0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002d4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002dc:	0c25      	lsrs	r5, r4, #16
 80002de:	fbbc f8fa 	udiv	r8, ip, sl
 80002e2:	fa1f f987 	uxth.w	r9, r7
 80002e6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002ee:	fb08 f309 	mul.w	r3, r8, r9
 80002f2:	42ab      	cmp	r3, r5
 80002f4:	d90a      	bls.n	800030c <__udivmoddi4+0x6c>
 80002f6:	19ed      	adds	r5, r5, r7
 80002f8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002fc:	f080 8123 	bcs.w	8000546 <__udivmoddi4+0x2a6>
 8000300:	42ab      	cmp	r3, r5
 8000302:	f240 8120 	bls.w	8000546 <__udivmoddi4+0x2a6>
 8000306:	f1a8 0802 	sub.w	r8, r8, #2
 800030a:	443d      	add	r5, r7
 800030c:	1aed      	subs	r5, r5, r3
 800030e:	b2a4      	uxth	r4, r4
 8000310:	fbb5 f0fa 	udiv	r0, r5, sl
 8000314:	fb0a 5510 	mls	r5, sl, r0, r5
 8000318:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800031c:	fb00 f909 	mul.w	r9, r0, r9
 8000320:	45a1      	cmp	r9, r4
 8000322:	d909      	bls.n	8000338 <__udivmoddi4+0x98>
 8000324:	19e4      	adds	r4, r4, r7
 8000326:	f100 33ff 	add.w	r3, r0, #4294967295
 800032a:	f080 810a 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800032e:	45a1      	cmp	r9, r4
 8000330:	f240 8107 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000334:	3802      	subs	r0, #2
 8000336:	443c      	add	r4, r7
 8000338:	eba4 0409 	sub.w	r4, r4, r9
 800033c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000340:	2100      	movs	r1, #0
 8000342:	2e00      	cmp	r6, #0
 8000344:	d061      	beq.n	800040a <__udivmoddi4+0x16a>
 8000346:	fa24 f40e 	lsr.w	r4, r4, lr
 800034a:	2300      	movs	r3, #0
 800034c:	6034      	str	r4, [r6, #0]
 800034e:	6073      	str	r3, [r6, #4]
 8000350:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000354:	428b      	cmp	r3, r1
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0xc8>
 8000358:	2e00      	cmp	r6, #0
 800035a:	d054      	beq.n	8000406 <__udivmoddi4+0x166>
 800035c:	2100      	movs	r1, #0
 800035e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000362:	4608      	mov	r0, r1
 8000364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000368:	fab3 f183 	clz	r1, r3
 800036c:	2900      	cmp	r1, #0
 800036e:	f040 808e 	bne.w	800048e <__udivmoddi4+0x1ee>
 8000372:	42ab      	cmp	r3, r5
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xdc>
 8000376:	4282      	cmp	r2, r0
 8000378:	f200 80fa 	bhi.w	8000570 <__udivmoddi4+0x2d0>
 800037c:	1a84      	subs	r4, r0, r2
 800037e:	eb65 0503 	sbc.w	r5, r5, r3
 8000382:	2001      	movs	r0, #1
 8000384:	46ac      	mov	ip, r5
 8000386:	2e00      	cmp	r6, #0
 8000388:	d03f      	beq.n	800040a <__udivmoddi4+0x16a>
 800038a:	e886 1010 	stmia.w	r6, {r4, ip}
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	b912      	cbnz	r2, 800039a <__udivmoddi4+0xfa>
 8000394:	2701      	movs	r7, #1
 8000396:	fbb7 f7f2 	udiv	r7, r7, r2
 800039a:	fab7 fe87 	clz	lr, r7
 800039e:	f1be 0f00 	cmp.w	lr, #0
 80003a2:	d134      	bne.n	800040e <__udivmoddi4+0x16e>
 80003a4:	1beb      	subs	r3, r5, r7
 80003a6:	0c3a      	lsrs	r2, r7, #16
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	2101      	movs	r1, #1
 80003ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80003b2:	0c25      	lsrs	r5, r4, #16
 80003b4:	fb02 3318 	mls	r3, r2, r8, r3
 80003b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003bc:	fb0c f308 	mul.w	r3, ip, r8
 80003c0:	42ab      	cmp	r3, r5
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x134>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x132>
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	f200 80d1 	bhi.w	8000574 <__udivmoddi4+0x2d4>
 80003d2:	4680      	mov	r8, r0
 80003d4:	1aed      	subs	r5, r5, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003dc:	fb02 5510 	mls	r5, r2, r0, r5
 80003e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003e4:	fb0c fc00 	mul.w	ip, ip, r0
 80003e8:	45a4      	cmp	ip, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x15c>
 80003ec:	19e4      	adds	r4, r4, r7
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x15a>
 80003f4:	45a4      	cmp	ip, r4
 80003f6:	f200 80b8 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 040c 	sub.w	r4, r4, ip
 8000400:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000404:	e79d      	b.n	8000342 <__udivmoddi4+0xa2>
 8000406:	4631      	mov	r1, r6
 8000408:	4630      	mov	r0, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	f1ce 0420 	rsb	r4, lr, #32
 8000412:	fa05 f30e 	lsl.w	r3, r5, lr
 8000416:	fa07 f70e 	lsl.w	r7, r7, lr
 800041a:	fa20 f804 	lsr.w	r8, r0, r4
 800041e:	0c3a      	lsrs	r2, r7, #16
 8000420:	fa25 f404 	lsr.w	r4, r5, r4
 8000424:	ea48 0803 	orr.w	r8, r8, r3
 8000428:	fbb4 f1f2 	udiv	r1, r4, r2
 800042c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000430:	fb02 4411 	mls	r4, r2, r1, r4
 8000434:	fa1f fc87 	uxth.w	ip, r7
 8000438:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800043c:	fb01 f30c 	mul.w	r3, r1, ip
 8000440:	42ab      	cmp	r3, r5
 8000442:	fa00 f40e 	lsl.w	r4, r0, lr
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x1bc>
 8000448:	19ed      	adds	r5, r5, r7
 800044a:	f101 30ff 	add.w	r0, r1, #4294967295
 800044e:	f080 808a 	bcs.w	8000566 <__udivmoddi4+0x2c6>
 8000452:	42ab      	cmp	r3, r5
 8000454:	f240 8087 	bls.w	8000566 <__udivmoddi4+0x2c6>
 8000458:	3902      	subs	r1, #2
 800045a:	443d      	add	r5, r7
 800045c:	1aeb      	subs	r3, r5, r3
 800045e:	fa1f f588 	uxth.w	r5, r8
 8000462:	fbb3 f0f2 	udiv	r0, r3, r2
 8000466:	fb02 3310 	mls	r3, r2, r0, r3
 800046a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800046e:	fb00 f30c 	mul.w	r3, r0, ip
 8000472:	42ab      	cmp	r3, r5
 8000474:	d907      	bls.n	8000486 <__udivmoddi4+0x1e6>
 8000476:	19ed      	adds	r5, r5, r7
 8000478:	f100 38ff 	add.w	r8, r0, #4294967295
 800047c:	d26f      	bcs.n	800055e <__udivmoddi4+0x2be>
 800047e:	42ab      	cmp	r3, r5
 8000480:	d96d      	bls.n	800055e <__udivmoddi4+0x2be>
 8000482:	3802      	subs	r0, #2
 8000484:	443d      	add	r5, r7
 8000486:	1aeb      	subs	r3, r5, r3
 8000488:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800048c:	e78f      	b.n	80003ae <__udivmoddi4+0x10e>
 800048e:	f1c1 0720 	rsb	r7, r1, #32
 8000492:	fa22 f807 	lsr.w	r8, r2, r7
 8000496:	408b      	lsls	r3, r1
 8000498:	fa05 f401 	lsl.w	r4, r5, r1
 800049c:	ea48 0303 	orr.w	r3, r8, r3
 80004a0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004a8:	40fd      	lsrs	r5, r7
 80004aa:	ea4e 0e04 	orr.w	lr, lr, r4
 80004ae:	fbb5 f9fc 	udiv	r9, r5, ip
 80004b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004b6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ba:	fa1f f883 	uxth.w	r8, r3
 80004be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004c2:	fb09 f408 	mul.w	r4, r9, r8
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	fa02 f201 	lsl.w	r2, r2, r1
 80004cc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004d0:	d908      	bls.n	80004e4 <__udivmoddi4+0x244>
 80004d2:	18ed      	adds	r5, r5, r3
 80004d4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d8:	d243      	bcs.n	8000562 <__udivmoddi4+0x2c2>
 80004da:	42ac      	cmp	r4, r5
 80004dc:	d941      	bls.n	8000562 <__udivmoddi4+0x2c2>
 80004de:	f1a9 0902 	sub.w	r9, r9, #2
 80004e2:	441d      	add	r5, r3
 80004e4:	1b2d      	subs	r5, r5, r4
 80004e6:	fa1f fe8e 	uxth.w	lr, lr
 80004ea:	fbb5 f0fc 	udiv	r0, r5, ip
 80004ee:	fb0c 5510 	mls	r5, ip, r0, r5
 80004f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004f6:	fb00 f808 	mul.w	r8, r0, r8
 80004fa:	45a0      	cmp	r8, r4
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x26e>
 80004fe:	18e4      	adds	r4, r4, r3
 8000500:	f100 35ff 	add.w	r5, r0, #4294967295
 8000504:	d229      	bcs.n	800055a <__udivmoddi4+0x2ba>
 8000506:	45a0      	cmp	r8, r4
 8000508:	d927      	bls.n	800055a <__udivmoddi4+0x2ba>
 800050a:	3802      	subs	r0, #2
 800050c:	441c      	add	r4, r3
 800050e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000512:	eba4 0408 	sub.w	r4, r4, r8
 8000516:	fba0 8902 	umull	r8, r9, r0, r2
 800051a:	454c      	cmp	r4, r9
 800051c:	46c6      	mov	lr, r8
 800051e:	464d      	mov	r5, r9
 8000520:	d315      	bcc.n	800054e <__udivmoddi4+0x2ae>
 8000522:	d012      	beq.n	800054a <__udivmoddi4+0x2aa>
 8000524:	b156      	cbz	r6, 800053c <__udivmoddi4+0x29c>
 8000526:	ebba 030e 	subs.w	r3, sl, lr
 800052a:	eb64 0405 	sbc.w	r4, r4, r5
 800052e:	fa04 f707 	lsl.w	r7, r4, r7
 8000532:	40cb      	lsrs	r3, r1
 8000534:	431f      	orrs	r7, r3
 8000536:	40cc      	lsrs	r4, r1
 8000538:	6037      	str	r7, [r6, #0]
 800053a:	6074      	str	r4, [r6, #4]
 800053c:	2100      	movs	r1, #0
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	4618      	mov	r0, r3
 8000544:	e6f8      	b.n	8000338 <__udivmoddi4+0x98>
 8000546:	4690      	mov	r8, r2
 8000548:	e6e0      	b.n	800030c <__udivmoddi4+0x6c>
 800054a:	45c2      	cmp	sl, r8
 800054c:	d2ea      	bcs.n	8000524 <__udivmoddi4+0x284>
 800054e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000552:	eb69 0503 	sbc.w	r5, r9, r3
 8000556:	3801      	subs	r0, #1
 8000558:	e7e4      	b.n	8000524 <__udivmoddi4+0x284>
 800055a:	4628      	mov	r0, r5
 800055c:	e7d7      	b.n	800050e <__udivmoddi4+0x26e>
 800055e:	4640      	mov	r0, r8
 8000560:	e791      	b.n	8000486 <__udivmoddi4+0x1e6>
 8000562:	4681      	mov	r9, r0
 8000564:	e7be      	b.n	80004e4 <__udivmoddi4+0x244>
 8000566:	4601      	mov	r1, r0
 8000568:	e778      	b.n	800045c <__udivmoddi4+0x1bc>
 800056a:	3802      	subs	r0, #2
 800056c:	443c      	add	r4, r7
 800056e:	e745      	b.n	80003fc <__udivmoddi4+0x15c>
 8000570:	4608      	mov	r0, r1
 8000572:	e708      	b.n	8000386 <__udivmoddi4+0xe6>
 8000574:	f1a8 0802 	sub.w	r8, r8, #2
 8000578:	443d      	add	r5, r7
 800057a:	e72b      	b.n	80003d4 <__udivmoddi4+0x134>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000580:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000582:	4a0e      	ldr	r2, [pc, #56]	; (80005bc <HAL_InitTick+0x3c>)
 8000584:	4b0e      	ldr	r3, [pc, #56]	; (80005c0 <HAL_InitTick+0x40>)
{
 8000586:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000588:	7818      	ldrb	r0, [r3, #0]
 800058a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800058e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000592:	6810      	ldr	r0, [r2, #0]
 8000594:	fbb0 f0f3 	udiv	r0, r0, r3
 8000598:	f000 f8aa 	bl	80006f0 <HAL_SYSTICK_Config>
 800059c:	4604      	mov	r4, r0
 800059e:	b958      	cbnz	r0, 80005b8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	2d0f      	cmp	r5, #15
 80005a2:	d809      	bhi.n	80005b8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005a4:	4602      	mov	r2, r0
 80005a6:	4629      	mov	r1, r5
 80005a8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ac:	f000 f85e 	bl	800066c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005b0:	4b04      	ldr	r3, [pc, #16]	; (80005c4 <HAL_InitTick+0x44>)
 80005b2:	4620      	mov	r0, r4
 80005b4:	601d      	str	r5, [r3, #0]
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	2000000c 	.word	0x2000000c
 80005c0:	20000000 	.word	0x20000000
 80005c4:	20000004 	.word	0x20000004

080005c8 <HAL_Init>:
{
 80005c8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005ca:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <HAL_Init+0x30>)
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005d2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005da:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005e2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e4:	2003      	movs	r0, #3
 80005e6:	f000 f82f 	bl	8000648 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ea:	2000      	movs	r0, #0
 80005ec:	f7ff ffc8 	bl	8000580 <HAL_InitTick>
  HAL_MspInit();
 80005f0:	f001 f9de 	bl	80019b0 <HAL_MspInit>
}
 80005f4:	2000      	movs	r0, #0
 80005f6:	bd08      	pop	{r3, pc}
 80005f8:	40023c00 	.word	0x40023c00

080005fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80005fc:	4a03      	ldr	r2, [pc, #12]	; (800060c <HAL_IncTick+0x10>)
 80005fe:	4b04      	ldr	r3, [pc, #16]	; (8000610 <HAL_IncTick+0x14>)
 8000600:	6811      	ldr	r1, [r2, #0]
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	440b      	add	r3, r1
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	200001e4 	.word	0x200001e4
 8000610:	20000000 	.word	0x20000000

08000614 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000614:	4b01      	ldr	r3, [pc, #4]	; (800061c <HAL_GetTick+0x8>)
 8000616:	6818      	ldr	r0, [r3, #0]
}
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	200001e4 	.word	0x200001e4

08000620 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000620:	b538      	push	{r3, r4, r5, lr}
 8000622:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000624:	f7ff fff6 	bl	8000614 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000628:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800062a:	bf1c      	itt	ne
 800062c:	4b05      	ldrne	r3, [pc, #20]	; (8000644 <HAL_Delay+0x24>)
 800062e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000630:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000632:	bf18      	it	ne
 8000634:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000636:	f7ff ffed 	bl	8000614 <HAL_GetTick>
 800063a:	1b40      	subs	r0, r0, r5
 800063c:	4284      	cmp	r4, r0
 800063e:	d8fa      	bhi.n	8000636 <HAL_Delay+0x16>
  {
  }
}
 8000640:	bd38      	pop	{r3, r4, r5, pc}
 8000642:	bf00      	nop
 8000644:	20000000 	.word	0x20000000

08000648 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000648:	4a07      	ldr	r2, [pc, #28]	; (8000668 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800064a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800064c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000650:	041b      	lsls	r3, r3, #16
 8000652:	0c1b      	lsrs	r3, r3, #16
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000658:	0200      	lsls	r0, r0, #8
 800065a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000662:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000664:	60d3      	str	r3, [r2, #12]
 8000666:	4770      	bx	lr
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800066c:	4b17      	ldr	r3, [pc, #92]	; (80006cc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	68dc      	ldr	r4, [r3, #12]
 8000672:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000676:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800067c:	2b04      	cmp	r3, #4
 800067e:	bf28      	it	cs
 8000680:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000682:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000684:	f04f 0501 	mov.w	r5, #1
 8000688:	fa05 f303 	lsl.w	r3, r5, r3
 800068c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000690:	bf8c      	ite	hi
 8000692:	3c03      	subhi	r4, #3
 8000694:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000696:	4019      	ands	r1, r3
 8000698:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800069a:	fa05 f404 	lsl.w	r4, r5, r4
 800069e:	3c01      	subs	r4, #1
 80006a0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80006a2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	ea42 0201 	orr.w	r2, r2, r1
 80006a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ac:	bfad      	iteet	ge
 80006ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b2:	f000 000f 	andlt.w	r0, r0, #15
 80006b6:	4b06      	ldrlt	r3, [pc, #24]	; (80006d0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	bfb5      	itete	lt
 80006be:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	bf00      	nop
 80006cc:	e000ed00 	.word	0xe000ed00
 80006d0:	e000ed14 	.word	0xe000ed14

080006d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80006d4:	2800      	cmp	r0, #0
 80006d6:	db08      	blt.n	80006ea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006d8:	0942      	lsrs	r2, r0, #5
 80006da:	2301      	movs	r3, #1
 80006dc:	f000 001f 	and.w	r0, r0, #31
 80006e0:	fa03 f000 	lsl.w	r0, r3, r0
 80006e4:	4b01      	ldr	r3, [pc, #4]	; (80006ec <HAL_NVIC_EnableIRQ+0x18>)
 80006e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80006ea:	4770      	bx	lr
 80006ec:	e000e100 	.word	0xe000e100

080006f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006f0:	3801      	subs	r0, #1
 80006f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006f6:	d20a      	bcs.n	800070e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fa:	4a07      	ldr	r2, [pc, #28]	; (8000718 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006fc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006fe:	21f0      	movs	r1, #240	; 0xf0
 8000700:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000704:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000706:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000708:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800070e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000e010 	.word	0xe000e010
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800071c:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 800071e:	f001 fa11 	bl	8001b44 <HAL_SYSTICK_Callback>
 8000722:	bd08      	pop	{r3, pc}

08000724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000728:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800072a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80008dc <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000730:	4a68      	ldr	r2, [pc, #416]	; (80008d4 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000732:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80008e0 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000736:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000738:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 800073a:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800073c:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 800073e:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000740:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000742:	42ac      	cmp	r4, r5
 8000744:	f040 80b0 	bne.w	80008a8 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000748:	684c      	ldr	r4, [r1, #4]
 800074a:	f024 0c10 	bic.w	ip, r4, #16
 800074e:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000752:	2e01      	cmp	r6, #1
 8000754:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000758:	d812      	bhi.n	8000780 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 800075a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800075c:	2603      	movs	r6, #3
 800075e:	fa06 f60e 	lsl.w	r6, r6, lr
 8000762:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000766:	68ce      	ldr	r6, [r1, #12]
 8000768:	fa06 f60e 	lsl.w	r6, r6, lr
 800076c:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 800076e:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000770:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000772:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000776:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800077a:	409e      	lsls	r6, r3
 800077c:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 800077e:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000780:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000782:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000784:	fa06 f60e 	lsl.w	r6, r6, lr
 8000788:	43f6      	mvns	r6, r6
 800078a:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800078e:	688f      	ldr	r7, [r1, #8]
 8000790:	fa07 f70e 	lsl.w	r7, r7, lr
 8000794:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000798:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 800079c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800079e:	d116      	bne.n	80007ce <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 80007a0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80007a4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007a8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80007ac:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007b0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007b4:	f04f 0c0f 	mov.w	ip, #15
 80007b8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80007bc:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007c0:	690f      	ldr	r7, [r1, #16]
 80007c2:	fa07 f70b 	lsl.w	r7, r7, fp
 80007c6:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 80007ca:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 80007ce:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007d0:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007d2:	f004 0703 	and.w	r7, r4, #3
 80007d6:	fa07 fe0e 	lsl.w	lr, r7, lr
 80007da:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 80007de:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007e0:	00e6      	lsls	r6, r4, #3
 80007e2:	d561      	bpl.n	80008a8 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e4:	f04f 0b00 	mov.w	fp, #0
 80007e8:	f8cd b00c 	str.w	fp, [sp, #12]
 80007ec:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007f0:	4e39      	ldr	r6, [pc, #228]	; (80008d8 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007f2:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007f6:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007fa:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007fe:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000802:	9703      	str	r7, [sp, #12]
 8000804:	9f03      	ldr	r7, [sp, #12]
 8000806:	f023 0703 	bic.w	r7, r3, #3
 800080a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800080e:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000812:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000816:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800081a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800081e:	f04f 0e0f 	mov.w	lr, #15
 8000822:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000826:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000828:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800082c:	d043      	beq.n	80008b6 <HAL_GPIO_Init+0x192>
 800082e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000832:	42b0      	cmp	r0, r6
 8000834:	d041      	beq.n	80008ba <HAL_GPIO_Init+0x196>
 8000836:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800083a:	42b0      	cmp	r0, r6
 800083c:	d03f      	beq.n	80008be <HAL_GPIO_Init+0x19a>
 800083e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000842:	42b0      	cmp	r0, r6
 8000844:	d03d      	beq.n	80008c2 <HAL_GPIO_Init+0x19e>
 8000846:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800084a:	42b0      	cmp	r0, r6
 800084c:	d03b      	beq.n	80008c6 <HAL_GPIO_Init+0x1a2>
 800084e:	4548      	cmp	r0, r9
 8000850:	d03b      	beq.n	80008ca <HAL_GPIO_Init+0x1a6>
 8000852:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000856:	42b0      	cmp	r0, r6
 8000858:	d039      	beq.n	80008ce <HAL_GPIO_Init+0x1aa>
 800085a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800085e:	42b0      	cmp	r0, r6
 8000860:	bf14      	ite	ne
 8000862:	2608      	movne	r6, #8
 8000864:	2607      	moveq	r6, #7
 8000866:	fa06 f60c 	lsl.w	r6, r6, ip
 800086a:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800086e:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000870:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000872:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000874:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000878:	bf0c      	ite	eq
 800087a:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800087c:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 800087e:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000880:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000882:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000886:	bf0c      	ite	eq
 8000888:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 800088a:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 800088c:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800088e:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000890:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000894:	bf0c      	ite	eq
 8000896:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000898:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 800089a:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 800089c:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800089e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80008a0:	bf54      	ite	pl
 80008a2:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 80008a4:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 80008a6:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008a8:	3301      	adds	r3, #1
 80008aa:	2b10      	cmp	r3, #16
 80008ac:	f47f af45 	bne.w	800073a <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80008b0:	b005      	add	sp, #20
 80008b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008b6:	465e      	mov	r6, fp
 80008b8:	e7d5      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008ba:	2601      	movs	r6, #1
 80008bc:	e7d3      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008be:	2602      	movs	r6, #2
 80008c0:	e7d1      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008c2:	2603      	movs	r6, #3
 80008c4:	e7cf      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008c6:	2604      	movs	r6, #4
 80008c8:	e7cd      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008ca:	2605      	movs	r6, #5
 80008cc:	e7cb      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008ce:	2606      	movs	r6, #6
 80008d0:	e7c9      	b.n	8000866 <HAL_GPIO_Init+0x142>
 80008d2:	bf00      	nop
 80008d4:	40013c00 	.word	0x40013c00
 80008d8:	40020000 	.word	0x40020000
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40021400 	.word	0x40021400

080008e4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008e4:	b10a      	cbz	r2, 80008ea <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008e6:	6181      	str	r1, [r0, #24]
 80008e8:	4770      	bx	lr
 80008ea:	0409      	lsls	r1, r1, #16
 80008ec:	e7fb      	b.n	80008e6 <HAL_GPIO_WritePin+0x2>
	...

080008f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008f0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008f4:	4604      	mov	r4, r0
 80008f6:	b908      	cbnz	r0, 80008fc <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 80008f8:	2001      	movs	r0, #1
 80008fa:	e03f      	b.n	800097c <HAL_RCC_OscConfig+0x8c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008fc:	6803      	ldr	r3, [r0, #0]
 80008fe:	07dd      	lsls	r5, r3, #31
 8000900:	d410      	bmi.n	8000924 <HAL_RCC_OscConfig+0x34>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000902:	6823      	ldr	r3, [r4, #0]
 8000904:	0798      	lsls	r0, r3, #30
 8000906:	d45a      	bmi.n	80009be <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000908:	6823      	ldr	r3, [r4, #0]
 800090a:	071a      	lsls	r2, r3, #28
 800090c:	f100 809c 	bmi.w	8000a48 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	075b      	lsls	r3, r3, #29
 8000914:	f100 80ba 	bmi.w	8000a8c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000918:	69a0      	ldr	r0, [r4, #24]
 800091a:	2800      	cmp	r0, #0
 800091c:	f040 811b 	bne.w	8000b56 <HAL_RCC_OscConfig+0x266>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000920:	2000      	movs	r0, #0
 8000922:	e02b      	b.n	800097c <HAL_RCC_OscConfig+0x8c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000924:	4ba4      	ldr	r3, [pc, #656]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000926:	689a      	ldr	r2, [r3, #8]
 8000928:	f002 020c 	and.w	r2, r2, #12
 800092c:	2a04      	cmp	r2, #4
 800092e:	d007      	beq.n	8000940 <HAL_RCC_OscConfig+0x50>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000930:	689a      	ldr	r2, [r3, #8]
 8000932:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000936:	2a08      	cmp	r2, #8
 8000938:	d10a      	bne.n	8000950 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	0259      	lsls	r1, r3, #9
 800093e:	d507      	bpl.n	8000950 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000940:	4b9d      	ldr	r3, [pc, #628]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	039a      	lsls	r2, r3, #14
 8000946:	d5dc      	bpl.n	8000902 <HAL_RCC_OscConfig+0x12>
 8000948:	6863      	ldr	r3, [r4, #4]
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1d9      	bne.n	8000902 <HAL_RCC_OscConfig+0x12>
 800094e:	e7d3      	b.n	80008f8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000950:	6863      	ldr	r3, [r4, #4]
 8000952:	4d99      	ldr	r5, [pc, #612]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000958:	d113      	bne.n	8000982 <HAL_RCC_OscConfig+0x92>
 800095a:	682b      	ldr	r3, [r5, #0]
 800095c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000960:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000962:	f7ff fe57 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000966:	4d94      	ldr	r5, [pc, #592]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000968:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800096a:	682b      	ldr	r3, [r5, #0]
 800096c:	039b      	lsls	r3, r3, #14
 800096e:	d4c8      	bmi.n	8000902 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000970:	f7ff fe50 	bl	8000614 <HAL_GetTick>
 8000974:	1b80      	subs	r0, r0, r6
 8000976:	2864      	cmp	r0, #100	; 0x64
 8000978:	d9f7      	bls.n	800096a <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 800097a:	2003      	movs	r0, #3
}
 800097c:	b002      	add	sp, #8
 800097e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000982:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000986:	d104      	bne.n	8000992 <HAL_RCC_OscConfig+0xa2>
 8000988:	682b      	ldr	r3, [r5, #0]
 800098a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800098e:	602b      	str	r3, [r5, #0]
 8000990:	e7e3      	b.n	800095a <HAL_RCC_OscConfig+0x6a>
 8000992:	682a      	ldr	r2, [r5, #0]
 8000994:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000998:	602a      	str	r2, [r5, #0]
 800099a:	682a      	ldr	r2, [r5, #0]
 800099c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80009a0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d1dd      	bne.n	8000962 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 80009a6:	f7ff fe35 	bl	8000614 <HAL_GetTick>
 80009aa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009ac:	682b      	ldr	r3, [r5, #0]
 80009ae:	039f      	lsls	r7, r3, #14
 80009b0:	d5a7      	bpl.n	8000902 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009b2:	f7ff fe2f 	bl	8000614 <HAL_GetTick>
 80009b6:	1b80      	subs	r0, r0, r6
 80009b8:	2864      	cmp	r0, #100	; 0x64
 80009ba:	d9f7      	bls.n	80009ac <HAL_RCC_OscConfig+0xbc>
 80009bc:	e7dd      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009be:	4b7e      	ldr	r3, [pc, #504]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 80009c0:	689a      	ldr	r2, [r3, #8]
 80009c2:	f012 0f0c 	tst.w	r2, #12
 80009c6:	d007      	beq.n	80009d8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009c8:	689a      	ldr	r2, [r3, #8]
 80009ca:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009ce:	2a08      	cmp	r2, #8
 80009d0:	d111      	bne.n	80009f6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	025e      	lsls	r6, r3, #9
 80009d6:	d40e      	bmi.n	80009f6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009d8:	4b77      	ldr	r3, [pc, #476]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	0795      	lsls	r5, r2, #30
 80009de:	d502      	bpl.n	80009e6 <HAL_RCC_OscConfig+0xf6>
 80009e0:	68e2      	ldr	r2, [r4, #12]
 80009e2:	2a01      	cmp	r2, #1
 80009e4:	d188      	bne.n	80008f8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009e6:	681a      	ldr	r2, [r3, #0]
 80009e8:	6921      	ldr	r1, [r4, #16]
 80009ea:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009ee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009f2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009f4:	e788      	b.n	8000908 <HAL_RCC_OscConfig+0x18>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009f6:	68e2      	ldr	r2, [r4, #12]
 80009f8:	4b70      	ldr	r3, [pc, #448]	; (8000bbc <HAL_RCC_OscConfig+0x2cc>)
 80009fa:	b1b2      	cbz	r2, 8000a2a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009fc:	2201      	movs	r2, #1
 80009fe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a00:	f7ff fe08 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a04:	4d6c      	ldr	r5, [pc, #432]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000a06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a08:	682b      	ldr	r3, [r5, #0]
 8000a0a:	0798      	lsls	r0, r3, #30
 8000a0c:	d507      	bpl.n	8000a1e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000a0e:	682b      	ldr	r3, [r5, #0]
 8000a10:	6922      	ldr	r2, [r4, #16]
 8000a12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000a16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a1a:	602b      	str	r3, [r5, #0]
 8000a1c:	e774      	b.n	8000908 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a1e:	f7ff fdf9 	bl	8000614 <HAL_GetTick>
 8000a22:	1b80      	subs	r0, r0, r6
 8000a24:	2802      	cmp	r0, #2
 8000a26:	d9ef      	bls.n	8000a08 <HAL_RCC_OscConfig+0x118>
 8000a28:	e7a7      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8000a2a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a2c:	f7ff fdf2 	bl	8000614 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a30:	4d61      	ldr	r5, [pc, #388]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8000a32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a34:	682b      	ldr	r3, [r5, #0]
 8000a36:	0799      	lsls	r1, r3, #30
 8000a38:	f57f af66 	bpl.w	8000908 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a3c:	f7ff fdea 	bl	8000614 <HAL_GetTick>
 8000a40:	1b80      	subs	r0, r0, r6
 8000a42:	2802      	cmp	r0, #2
 8000a44:	d9f6      	bls.n	8000a34 <HAL_RCC_OscConfig+0x144>
 8000a46:	e798      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a48:	6962      	ldr	r2, [r4, #20]
 8000a4a:	4b5d      	ldr	r3, [pc, #372]	; (8000bc0 <HAL_RCC_OscConfig+0x2d0>)
 8000a4c:	b17a      	cbz	r2, 8000a6e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a4e:	2201      	movs	r2, #1
 8000a50:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a52:	f7ff fddf 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a56:	4d58      	ldr	r5, [pc, #352]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a58:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a5a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a5c:	079f      	lsls	r7, r3, #30
 8000a5e:	f53f af57 	bmi.w	8000910 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a62:	f7ff fdd7 	bl	8000614 <HAL_GetTick>
 8000a66:	1b80      	subs	r0, r0, r6
 8000a68:	2802      	cmp	r0, #2
 8000a6a:	d9f6      	bls.n	8000a5a <HAL_RCC_OscConfig+0x16a>
 8000a6c:	e785      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8000a6e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a70:	f7ff fdd0 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a74:	4d50      	ldr	r5, [pc, #320]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000a76:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a78:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a7a:	0798      	lsls	r0, r3, #30
 8000a7c:	f57f af48 	bpl.w	8000910 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a80:	f7ff fdc8 	bl	8000614 <HAL_GetTick>
 8000a84:	1b80      	subs	r0, r0, r6
 8000a86:	2802      	cmp	r0, #2
 8000a88:	d9f6      	bls.n	8000a78 <HAL_RCC_OscConfig+0x188>
 8000a8a:	e776      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a8c:	4b4a      	ldr	r3, [pc, #296]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a90:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a94:	d128      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	9201      	str	r2, [sp, #4]
 8000a98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a9e:	641a      	str	r2, [r3, #64]	; 0x40
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000aaa:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000aac:	4d45      	ldr	r5, [pc, #276]	; (8000bc4 <HAL_RCC_OscConfig+0x2d4>)
 8000aae:	682b      	ldr	r3, [r5, #0]
 8000ab0:	05d9      	lsls	r1, r3, #23
 8000ab2:	d51b      	bpl.n	8000aec <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ab4:	68a3      	ldr	r3, [r4, #8]
 8000ab6:	4d40      	ldr	r5, [pc, #256]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d127      	bne.n	8000b0c <HAL_RCC_OscConfig+0x21c>
 8000abc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ac4:	f7ff fda6 	bl	8000614 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ac8:	4d3b      	ldr	r5, [pc, #236]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8000aca:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000acc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ad0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000ad2:	079b      	lsls	r3, r3, #30
 8000ad4:	d539      	bpl.n	8000b4a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000ad6:	2e00      	cmp	r6, #0
 8000ad8:	f43f af1e 	beq.w	8000918 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000adc:	4a36      	ldr	r2, [pc, #216]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000ade:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ae0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae6:	e717      	b.n	8000918 <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8000ae8:	2600      	movs	r6, #0
 8000aea:	e7df      	b.n	8000aac <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000aec:	682b      	ldr	r3, [r5, #0]
 8000aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000af4:	f7ff fd8e 	bl	8000614 <HAL_GetTick>
 8000af8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000afa:	682b      	ldr	r3, [r5, #0]
 8000afc:	05da      	lsls	r2, r3, #23
 8000afe:	d4d9      	bmi.n	8000ab4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000b00:	f7ff fd88 	bl	8000614 <HAL_GetTick>
 8000b04:	1bc0      	subs	r0, r0, r7
 8000b06:	2802      	cmp	r0, #2
 8000b08:	d9f7      	bls.n	8000afa <HAL_RCC_OscConfig+0x20a>
 8000b0a:	e736      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000b0c:	2b05      	cmp	r3, #5
 8000b0e:	d104      	bne.n	8000b1a <HAL_RCC_OscConfig+0x22a>
 8000b10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b12:	f043 0304 	orr.w	r3, r3, #4
 8000b16:	672b      	str	r3, [r5, #112]	; 0x70
 8000b18:	e7d0      	b.n	8000abc <HAL_RCC_OscConfig+0x1cc>
 8000b1a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b1c:	f022 0201 	bic.w	r2, r2, #1
 8000b20:	672a      	str	r2, [r5, #112]	; 0x70
 8000b22:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b24:	f022 0204 	bic.w	r2, r2, #4
 8000b28:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d1ca      	bne.n	8000ac4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b2e:	f7ff fd71 	bl	8000614 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b32:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b36:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b38:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b3a:	0798      	lsls	r0, r3, #30
 8000b3c:	d5cb      	bpl.n	8000ad6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b3e:	f7ff fd69 	bl	8000614 <HAL_GetTick>
 8000b42:	1bc0      	subs	r0, r0, r7
 8000b44:	4540      	cmp	r0, r8
 8000b46:	d9f7      	bls.n	8000b38 <HAL_RCC_OscConfig+0x248>
 8000b48:	e717      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b4a:	f7ff fd63 	bl	8000614 <HAL_GetTick>
 8000b4e:	1bc0      	subs	r0, r0, r7
 8000b50:	4540      	cmp	r0, r8
 8000b52:	d9bd      	bls.n	8000ad0 <HAL_RCC_OscConfig+0x1e0>
 8000b54:	e711      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b56:	4d18      	ldr	r5, [pc, #96]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
 8000b58:	68ab      	ldr	r3, [r5, #8]
 8000b5a:	f003 030c 	and.w	r3, r3, #12
 8000b5e:	2b08      	cmp	r3, #8
 8000b60:	d047      	beq.n	8000bf2 <HAL_RCC_OscConfig+0x302>
 8000b62:	4e19      	ldr	r6, [pc, #100]	; (8000bc8 <HAL_RCC_OscConfig+0x2d8>)
 8000b64:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b66:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000b68:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b6a:	d135      	bne.n	8000bd8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b6c:	f7ff fd52 	bl	8000614 <HAL_GetTick>
 8000b70:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b72:	682b      	ldr	r3, [r5, #0]
 8000b74:	0199      	lsls	r1, r3, #6
 8000b76:	d429      	bmi.n	8000bcc <HAL_RCC_OscConfig+0x2dc>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b78:	6a22      	ldr	r2, [r4, #32]
 8000b7a:	69e3      	ldr	r3, [r4, #28]
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b80:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b84:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b86:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b8a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b8c:	4c0a      	ldr	r4, [pc, #40]	; (8000bb8 <HAL_RCC_OscConfig+0x2c8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b8e:	0852      	lsrs	r2, r2, #1
 8000b90:	3a01      	subs	r2, #1
 8000b92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b96:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b98:	2301      	movs	r3, #1
 8000b9a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b9c:	f7ff fd3a 	bl	8000614 <HAL_GetTick>
 8000ba0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ba2:	6823      	ldr	r3, [r4, #0]
 8000ba4:	019a      	lsls	r2, r3, #6
 8000ba6:	f53f aebb 	bmi.w	8000920 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000baa:	f7ff fd33 	bl	8000614 <HAL_GetTick>
 8000bae:	1b40      	subs	r0, r0, r5
 8000bb0:	2802      	cmp	r0, #2
 8000bb2:	d9f6      	bls.n	8000ba2 <HAL_RCC_OscConfig+0x2b2>
 8000bb4:	e6e1      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
 8000bb6:	bf00      	nop
 8000bb8:	40023800 	.word	0x40023800
 8000bbc:	42470000 	.word	0x42470000
 8000bc0:	42470e80 	.word	0x42470e80
 8000bc4:	40007000 	.word	0x40007000
 8000bc8:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bcc:	f7ff fd22 	bl	8000614 <HAL_GetTick>
 8000bd0:	1bc0      	subs	r0, r0, r7
 8000bd2:	2802      	cmp	r0, #2
 8000bd4:	d9cd      	bls.n	8000b72 <HAL_RCC_OscConfig+0x282>
 8000bd6:	e6d0      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8000bd8:	f7ff fd1c 	bl	8000614 <HAL_GetTick>
 8000bdc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bde:	682b      	ldr	r3, [r5, #0]
 8000be0:	019b      	lsls	r3, r3, #6
 8000be2:	f57f ae9d 	bpl.w	8000920 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000be6:	f7ff fd15 	bl	8000614 <HAL_GetTick>
 8000bea:	1b00      	subs	r0, r0, r4
 8000bec:	2802      	cmp	r0, #2
 8000bee:	d9f6      	bls.n	8000bde <HAL_RCC_OscConfig+0x2ee>
 8000bf0:	e6c3      	b.n	800097a <HAL_RCC_OscConfig+0x8a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000bf2:	2801      	cmp	r0, #1
 8000bf4:	f43f aec2 	beq.w	800097c <HAL_RCC_OscConfig+0x8c>
        pll_config = RCC->PLLCFGR;
 8000bf8:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000bfa:	69e3      	ldr	r3, [r4, #28]
 8000bfc:	f400 0280 	and.w	r2, r0, #4194304	; 0x400000
 8000c00:	429a      	cmp	r2, r3
 8000c02:	f47f ae79 	bne.w	80008f8 <HAL_RCC_OscConfig+0x8>
 8000c06:	6a22      	ldr	r2, [r4, #32]
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c08:	f000 033f 	and.w	r3, r0, #63	; 0x3f
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	f47f ae73 	bne.w	80008f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000c12:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000c14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000c18:	4003      	ands	r3, r0
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	f47f ae6c 	bne.w	80008f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000c20:	6aa2      	ldr	r2, [r4, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c22:	f400 3340 	and.w	r3, r0, #196608	; 0x30000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000c26:	4293      	cmp	r3, r2
 8000c28:	f47f ae66 	bne.w	80008f8 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000c2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000c2e:	f000 6070 	and.w	r0, r0, #251658240	; 0xf000000
    return HAL_ERROR;
 8000c32:	1ac0      	subs	r0, r0, r3
 8000c34:	bf18      	it	ne
 8000c36:	2001      	movne	r0, #1
 8000c38:	e6a0      	b.n	800097c <HAL_RCC_OscConfig+0x8c>
 8000c3a:	bf00      	nop

08000c3c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c3c:	4913      	ldr	r1, [pc, #76]	; (8000c8c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000c3e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000c40:	688b      	ldr	r3, [r1, #8]
 8000c42:	f003 030c 	and.w	r3, r3, #12
 8000c46:	2b04      	cmp	r3, #4
 8000c48:	d003      	beq.n	8000c52 <HAL_RCC_GetSysClockFreq+0x16>
 8000c4a:	2b08      	cmp	r3, #8
 8000c4c:	d003      	beq.n	8000c56 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000c4e:	4810      	ldr	r0, [pc, #64]	; (8000c90 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000c50:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000c52:	4810      	ldr	r0, [pc, #64]	; (8000c94 <HAL_RCC_GetSysClockFreq+0x58>)
 8000c54:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c56:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c58:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c5a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000c5c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c60:	bf14      	ite	ne
 8000c62:	480c      	ldrne	r0, [pc, #48]	; (8000c94 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c64:	480a      	ldreq	r0, [pc, #40]	; (8000c90 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c66:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c6a:	bf18      	it	ne
 8000c6c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c6e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c72:	fba1 0100 	umull	r0, r1, r1, r0
 8000c76:	f7ff fafb 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c7a:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <HAL_RCC_GetSysClockFreq+0x50>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c82:	3301      	adds	r3, #1
 8000c84:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c86:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c8a:	bd08      	pop	{r3, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	00f42400 	.word	0x00f42400
 8000c94:	007a1200 	.word	0x007a1200

08000c98 <HAL_RCC_ClockConfig>:
{
 8000c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c9c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	b910      	cbnz	r0, 8000ca8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000ca8:	4b44      	ldr	r3, [pc, #272]	; (8000dbc <HAL_RCC_ClockConfig+0x124>)
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	f002 020f 	and.w	r2, r2, #15
 8000cb0:	428a      	cmp	r2, r1
 8000cb2:	d329      	bcc.n	8000d08 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000cb4:	6821      	ldr	r1, [r4, #0]
 8000cb6:	078f      	lsls	r7, r1, #30
 8000cb8:	d42e      	bmi.n	8000d18 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cba:	07c8      	lsls	r0, r1, #31
 8000cbc:	d441      	bmi.n	8000d42 <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000cbe:	4b3f      	ldr	r3, [pc, #252]	; (8000dbc <HAL_RCC_ClockConfig+0x124>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	f002 020f 	and.w	r2, r2, #15
 8000cc6:	4295      	cmp	r5, r2
 8000cc8:	d367      	bcc.n	8000d9a <HAL_RCC_ClockConfig+0x102>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cca:	6822      	ldr	r2, [r4, #0]
 8000ccc:	0751      	lsls	r1, r2, #29
 8000cce:	d46d      	bmi.n	8000dac <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cd0:	0713      	lsls	r3, r2, #28
 8000cd2:	d507      	bpl.n	8000ce4 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000cd4:	4a3a      	ldr	r2, [pc, #232]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
 8000cd6:	6921      	ldr	r1, [r4, #16]
 8000cd8:	6893      	ldr	r3, [r2, #8]
 8000cda:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000cde:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000ce2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000ce4:	f7ff ffaa 	bl	8000c3c <HAL_RCC_GetSysClockFreq>
 8000ce8:	4b35      	ldr	r3, [pc, #212]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
 8000cea:	4a36      	ldr	r2, [pc, #216]	; (8000dc4 <HAL_RCC_ClockConfig+0x12c>)
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000cf2:	5cd3      	ldrb	r3, [r2, r3]
 8000cf4:	40d8      	lsrs	r0, r3
 8000cf6:	4b34      	ldr	r3, [pc, #208]	; (8000dc8 <HAL_RCC_ClockConfig+0x130>)
 8000cf8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8000cfa:	4b34      	ldr	r3, [pc, #208]	; (8000dcc <HAL_RCC_ClockConfig+0x134>)
 8000cfc:	6818      	ldr	r0, [r3, #0]
 8000cfe:	f7ff fc3f 	bl	8000580 <HAL_InitTick>
  return HAL_OK;
 8000d02:	2000      	movs	r0, #0
 8000d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d08:	b2ca      	uxtb	r2, r1
 8000d0a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 030f 	and.w	r3, r3, #15
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d1c5      	bne.n	8000ca2 <HAL_RCC_ClockConfig+0xa>
 8000d16:	e7cd      	b.n	8000cb4 <HAL_RCC_ClockConfig+0x1c>
 8000d18:	4b29      	ldr	r3, [pc, #164]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d1a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000d1e:	bf1e      	ittt	ne
 8000d20:	689a      	ldrne	r2, [r3, #8]
 8000d22:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000d26:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d28:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000d2a:	bf42      	ittt	mi
 8000d2c:	689a      	ldrmi	r2, [r3, #8]
 8000d2e:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000d32:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000d34:	689a      	ldr	r2, [r3, #8]
 8000d36:	68a0      	ldr	r0, [r4, #8]
 8000d38:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000d3c:	4302      	orrs	r2, r0
 8000d3e:	609a      	str	r2, [r3, #8]
 8000d40:	e7bb      	b.n	8000cba <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d42:	6862      	ldr	r2, [r4, #4]
 8000d44:	4b1e      	ldr	r3, [pc, #120]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
 8000d46:	2a01      	cmp	r2, #1
 8000d48:	d11d      	bne.n	8000d86 <HAL_RCC_ClockConfig+0xee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d50:	d0a7      	beq.n	8000ca2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d52:	4e1b      	ldr	r6, [pc, #108]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
 8000d54:	68b3      	ldr	r3, [r6, #8]
 8000d56:	f023 0303 	bic.w	r3, r3, #3
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000d5e:	f7ff fc59 	bl	8000614 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d62:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d66:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d68:	68b3      	ldr	r3, [r6, #8]
 8000d6a:	6862      	ldr	r2, [r4, #4]
 8000d6c:	f003 030c 	and.w	r3, r3, #12
 8000d70:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d74:	d0a3      	beq.n	8000cbe <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d76:	f7ff fc4d 	bl	8000614 <HAL_GetTick>
 8000d7a:	1bc0      	subs	r0, r0, r7
 8000d7c:	4540      	cmp	r0, r8
 8000d7e:	d9f3      	bls.n	8000d68 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8000d80:	2003      	movs	r0, #3
}
 8000d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d86:	1e91      	subs	r1, r2, #2
 8000d88:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d8a:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d8c:	d802      	bhi.n	8000d94 <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d8e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d92:	e7dd      	b.n	8000d50 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d94:	f013 0f02 	tst.w	r3, #2
 8000d98:	e7da      	b.n	8000d50 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d9a:	b2ea      	uxtb	r2, r5
 8000d9c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f003 030f 	and.w	r3, r3, #15
 8000da4:	429d      	cmp	r5, r3
 8000da6:	f47f af7c 	bne.w	8000ca2 <HAL_RCC_ClockConfig+0xa>
 8000daa:	e78e      	b.n	8000cca <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dac:	4904      	ldr	r1, [pc, #16]	; (8000dc0 <HAL_RCC_ClockConfig+0x128>)
 8000dae:	68e0      	ldr	r0, [r4, #12]
 8000db0:	688b      	ldr	r3, [r1, #8]
 8000db2:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000db6:	4303      	orrs	r3, r0
 8000db8:	608b      	str	r3, [r1, #8]
 8000dba:	e789      	b.n	8000cd0 <HAL_RCC_ClockConfig+0x38>
 8000dbc:	40023c00 	.word	0x40023c00
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	08003337 	.word	0x08003337
 8000dc8:	2000000c 	.word	0x2000000c
 8000dcc:	20000004 	.word	0x20000004

08000dd0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000dd0:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000dd2:	4a05      	ldr	r2, [pc, #20]	; (8000de8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000dda:	5cd3      	ldrb	r3, [r2, r3]
 8000ddc:	4a03      	ldr	r2, [pc, #12]	; (8000dec <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000dde:	6810      	ldr	r0, [r2, #0]
}
 8000de0:	40d8      	lsrs	r0, r3
 8000de2:	4770      	bx	lr
 8000de4:	40023800 	.word	0x40023800
 8000de8:	08003347 	.word	0x08003347
 8000dec:	2000000c 	.word	0x2000000c

08000df0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000df2:	4a05      	ldr	r2, [pc, #20]	; (8000e08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000dfa:	5cd3      	ldrb	r3, [r2, r3]
 8000dfc:	4a03      	ldr	r2, [pc, #12]	; (8000e0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000dfe:	6810      	ldr	r0, [r2, #0]
}
 8000e00:	40d8      	lsrs	r0, r3
 8000e02:	4770      	bx	lr
 8000e04:	40023800 	.word	0x40023800
 8000e08:	08003347 	.word	0x08003347
 8000e0c:	2000000c 	.word	0x2000000c

08000e10 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000e10:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e12:	6803      	ldr	r3, [r0, #0]
 8000e14:	68c1      	ldr	r1, [r0, #12]
 8000e16:	691a      	ldr	r2, [r3, #16]
{
 8000e18:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000e1a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e22:	6925      	ldr	r5, [r4, #16]
 8000e24:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1,
 8000e26:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e28:	69c0      	ldr	r0, [r0, #28]
 8000e2a:	432a      	orrs	r2, r5
 8000e2c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8000e2e:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e32:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8000e34:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000e38:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8000e3a:	430a      	orrs	r2, r1
 8000e3c:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000e3e:	695a      	ldr	r2, [r3, #20]
 8000e40:	69a1      	ldr	r1, [r4, #24]
 8000e42:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000e46:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e48:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000e4c:	615a      	str	r2, [r3, #20]
 8000e4e:	4a25      	ldr	r2, [pc, #148]	; (8000ee4 <UART_SetConfig+0xd4>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e50:	d129      	bne.n	8000ea6 <UART_SetConfig+0x96>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d003      	beq.n	8000e5e <UART_SetConfig+0x4e>
 8000e56:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d120      	bne.n	8000ea0 <UART_SetConfig+0x90>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000e5e:	f7ff ffc7 	bl	8000df0 <HAL_RCC_GetPCLK2Freq>
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000e62:	6862      	ldr	r2, [r4, #4]
 8000e64:	6825      	ldr	r5, [r4, #0]
 8000e66:	1892      	adds	r2, r2, r2
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	f04f 0119 	mov.w	r1, #25
 8000e70:	415b      	adcs	r3, r3
 8000e72:	fba0 0101 	umull	r0, r1, r0, r1
 8000e76:	f7ff f9fb 	bl	8000270 <__aeabi_uldivmod>
 8000e7a:	2164      	movs	r1, #100	; 0x64
 8000e7c:	fbb0 f4f1 	udiv	r4, r0, r1
 8000e80:	fb01 0314 	mls	r3, r1, r4, r0
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	3332      	adds	r3, #50	; 0x32
 8000e88:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e8c:	f003 0207 	and.w	r2, r3, #7
 8000e90:	005b      	lsls	r3, r3, #1
 8000e92:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8000e96:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000e9a:	4413      	add	r3, r2
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000e9c:	60ab      	str	r3, [r5, #8]
 8000e9e:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8000ea0:	f7ff ff96 	bl	8000dd0 <HAL_RCC_GetPCLK1Freq>
 8000ea4:	e7dd      	b.n	8000e62 <UART_SetConfig+0x52>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d002      	beq.n	8000eb0 <UART_SetConfig+0xa0>
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <UART_SetConfig+0xd8>)
 8000eac:	4293      	cmp	r3, r2
 8000eae:	d116      	bne.n	8000ede <UART_SetConfig+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
 8000eb0:	f7ff ff9e 	bl	8000df0 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000eb4:	6863      	ldr	r3, [r4, #4]
 8000eb6:	6825      	ldr	r5, [r4, #0]
 8000eb8:	2119      	movs	r1, #25
 8000eba:	009a      	lsls	r2, r3, #2
 8000ebc:	fba0 0101 	umull	r0, r1, r0, r1
 8000ec0:	0f9b      	lsrs	r3, r3, #30
 8000ec2:	f7ff f9d5 	bl	8000270 <__aeabi_uldivmod>
 8000ec6:	2264      	movs	r2, #100	; 0x64
 8000ec8:	fbb0 f1f2 	udiv	r1, r0, r2
 8000ecc:	fb02 0311 	mls	r3, r2, r1, r0
 8000ed0:	011b      	lsls	r3, r3, #4
 8000ed2:	3332      	adds	r3, #50	; 0x32
 8000ed4:	fbb3 f3f2 	udiv	r3, r3, r2
 8000ed8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8000edc:	e7de      	b.n	8000e9c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK1Freq();
 8000ede:	f7ff ff77 	bl	8000dd0 <HAL_RCC_GetPCLK1Freq>
 8000ee2:	e7e7      	b.n	8000eb4 <UART_SetConfig+0xa4>
 8000ee4:	40011000 	.word	0x40011000
 8000ee8:	40011400 	.word	0x40011400

08000eec <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000eec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eee:	4604      	mov	r4, r0
 8000ef0:	460e      	mov	r6, r1
 8000ef2:	4617      	mov	r7, r2
 8000ef4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000ef6:	6821      	ldr	r1, [r4, #0]
 8000ef8:	680b      	ldr	r3, [r1, #0]
 8000efa:	ea36 0303 	bics.w	r3, r6, r3
 8000efe:	d101      	bne.n	8000f04 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000f00:	2000      	movs	r0, #0
}
 8000f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000f04:	1c6b      	adds	r3, r5, #1
 8000f06:	d0f7      	beq.n	8000ef8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f08:	b995      	cbnz	r5, 8000f30 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000f0a:	6823      	ldr	r3, [r4, #0]
 8000f0c:	68da      	ldr	r2, [r3, #12]
 8000f0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000f12:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f14:	695a      	ldr	r2, [r3, #20]
 8000f16:	f022 0201 	bic.w	r2, r2, #1
 8000f1a:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000f1c:	2320      	movs	r3, #32
 8000f1e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000f22:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000f26:	2300      	movs	r3, #0
 8000f28:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000f2c:	2003      	movs	r0, #3
 8000f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f30:	f7ff fb70 	bl	8000614 <HAL_GetTick>
 8000f34:	1bc0      	subs	r0, r0, r7
 8000f36:	4285      	cmp	r5, r0
 8000f38:	d2dd      	bcs.n	8000ef6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000f3a:	e7e6      	b.n	8000f0a <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000f3c <HAL_UART_Init>:
{
 8000f3c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000f3e:	4604      	mov	r4, r0
 8000f40:	b340      	cbz	r0, 8000f94 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000f42:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000f46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000f4a:	b91b      	cbnz	r3, 8000f54 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000f4c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000f50:	f000 fe76 	bl	8001c40 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8000f54:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000f56:	2324      	movs	r3, #36	; 0x24
 8000f58:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000f5c:	68d3      	ldr	r3, [r2, #12]
 8000f5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f62:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000f64:	4620      	mov	r0, r4
 8000f66:	f7ff ff53 	bl	8000e10 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000f6a:	6823      	ldr	r3, [r4, #0]
 8000f6c:	691a      	ldr	r2, [r3, #16]
 8000f6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000f72:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000f74:	695a      	ldr	r2, [r3, #20]
 8000f76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000f7a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000f7c:	68da      	ldr	r2, [r3, #12]
 8000f7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000f82:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f84:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8000f86:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f88:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000f8a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000f8e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000f92:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f94:	2001      	movs	r0, #1
}
 8000f96:	bd10      	pop	{r4, pc}

08000f98 <HAL_UART_Transmit>:
{
 8000f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f9c:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8000f9e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000fa2:	2b20      	cmp	r3, #32
{
 8000fa4:	4604      	mov	r4, r0
 8000fa6:	460d      	mov	r5, r1
 8000fa8:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8000faa:	d151      	bne.n	8001050 <HAL_UART_Transmit+0xb8>
    if ((pData == NULL) || (Size == 0U))
 8000fac:	2900      	cmp	r1, #0
 8000fae:	d04c      	beq.n	800104a <HAL_UART_Transmit+0xb2>
 8000fb0:	2a00      	cmp	r2, #0
 8000fb2:	d04a      	beq.n	800104a <HAL_UART_Transmit+0xb2>
    __HAL_LOCK(huart);
 8000fb4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d049      	beq.n	8001050 <HAL_UART_Transmit+0xb8>
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fc2:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000fc6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fc8:	f8c0 903c 	str.w	r9, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000fcc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000fd0:	f7ff fb20 	bl	8000614 <HAL_GetTick>
    huart->TxXferSize = Size;
 8000fd4:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8000fd8:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8000fda:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    __HAL_UNLOCK(huart);
 8000fde:	f884 9038 	strb.w	r9, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 8000fe2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	b95b      	cbnz	r3, 8001000 <HAL_UART_Transmit+0x68>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4632      	mov	r2, r6
 8000fec:	2140      	movs	r1, #64	; 0x40
 8000fee:	4620      	mov	r0, r4
 8000ff0:	f7ff ff7c 	bl	8000eec <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000ff4:	b9a0      	cbnz	r0, 8001020 <HAL_UART_Transmit+0x88>
    huart->gState = HAL_UART_STATE_READY;
 8000ff6:	2320      	movs	r3, #32
 8000ff8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000ffc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      huart->TxXferCount--;
 8001000:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001002:	3b01      	subs	r3, #1
 8001004:	b29b      	uxth	r3, r3
 8001006:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001008:	68a3      	ldr	r3, [r4, #8]
 800100a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800100e:	4632      	mov	r2, r6
 8001010:	463b      	mov	r3, r7
 8001012:	f04f 0180 	mov.w	r1, #128	; 0x80
 8001016:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001018:	d10e      	bne.n	8001038 <HAL_UART_Transmit+0xa0>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800101a:	f7ff ff67 	bl	8000eec <UART_WaitOnFlagUntilTimeout.constprop.3>
 800101e:	b110      	cbz	r0, 8001026 <HAL_UART_Transmit+0x8e>
          return HAL_TIMEOUT;
 8001020:	2003      	movs	r0, #3
 8001022:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001026:	882b      	ldrh	r3, [r5, #0]
 8001028:	6822      	ldr	r2, [r4, #0]
 800102a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800102e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001030:	6923      	ldr	r3, [r4, #16]
 8001032:	b943      	cbnz	r3, 8001046 <HAL_UART_Transmit+0xae>
          pData += 2U;
 8001034:	3502      	adds	r5, #2
 8001036:	e7d4      	b.n	8000fe2 <HAL_UART_Transmit+0x4a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001038:	f7ff ff58 	bl	8000eec <UART_WaitOnFlagUntilTimeout.constprop.3>
 800103c:	2800      	cmp	r0, #0
 800103e:	d1ef      	bne.n	8001020 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001040:	6823      	ldr	r3, [r4, #0]
 8001042:	782a      	ldrb	r2, [r5, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	3501      	adds	r5, #1
 8001048:	e7cb      	b.n	8000fe2 <HAL_UART_Transmit+0x4a>
      return  HAL_ERROR;
 800104a:	2001      	movs	r0, #1
 800104c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return HAL_BUSY;
 8001050:	2002      	movs	r0, #2
}
 8001052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08001058 <Ringbuf_init>:

void Ringbuf_init(void)
{
	for (int i=0; i<END_OF_ALL_PORT_NO; i++)
	{
		_rx_buffer[i] = &rx_buffer[i];
 8001058:	4826      	ldr	r0, [pc, #152]	; (80010f4 <Ringbuf_init+0x9c>)
 800105a:	4a27      	ldr	r2, [pc, #156]	; (80010f8 <Ringbuf_init+0xa0>)
{
 800105c:	b538      	push	{r3, r4, r5, lr}
		_tx_buffer[i] = &tx_buffer[i];
 800105e:	4c27      	ldr	r4, [pc, #156]	; (80010fc <Ringbuf_init+0xa4>)
 8001060:	4b27      	ldr	r3, [pc, #156]	; (8001100 <Ringbuf_init+0xa8>)
		_rx_buffer[i] = &rx_buffer[i];
 8001062:	6010      	str	r0, [r2, #0]
 8001064:	f500 7184 	add.w	r1, r0, #264	; 0x108
 8001068:	6051      	str	r1, [r2, #4]
		_tx_buffer[i] = &tx_buffer[i];
 800106a:	f504 7184 	add.w	r1, r4, #264	; 0x108
 800106e:	6059      	str	r1, [r3, #4]
		_rx_buffer[i] = &rx_buffer[i];
 8001070:	f500 7104 	add.w	r1, r0, #528	; 0x210
 8001074:	6091      	str	r1, [r2, #8]
		_tx_buffer[i] = &tx_buffer[i];
 8001076:	f504 7104 	add.w	r1, r4, #528	; 0x210
 800107a:	6099      	str	r1, [r3, #8]
		_rx_buffer[i] = &rx_buffer[i];
 800107c:	f500 7146 	add.w	r1, r0, #792	; 0x318
 8001080:	60d1      	str	r1, [r2, #12]
	}

  memset(&rx_buffer[0], 0x00, sizeof(rx_buffer));
 8001082:	f44f 6584 	mov.w	r5, #1056	; 0x420
		_tx_buffer[i] = &tx_buffer[i];
 8001086:	f504 7246 	add.w	r2, r4, #792	; 0x318
 800108a:	60da      	str	r2, [r3, #12]
  memset(&rx_buffer[0], 0x00, sizeof(rx_buffer));
 800108c:	2100      	movs	r1, #0
 800108e:	462a      	mov	r2, r5
		_tx_buffer[i] = &tx_buffer[i];
 8001090:	601c      	str	r4, [r3, #0]
  memset(&rx_buffer[0], 0x00, sizeof(rx_buffer));
 8001092:	f000 fede 	bl	8001e52 <memset>
  memset(&tx_buffer[0], 0x00, sizeof(tx_buffer));
 8001096:	462a      	mov	r2, r5
 8001098:	2100      	movs	r1, #0
 800109a:	4620      	mov	r0, r4
 800109c:	f000 fed9 	bl	8001e52 <memset>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(DEBUG_PORT_H, UART_IT_ERR);
 80010a0:	4b18      	ldr	r3, [pc, #96]	; (8001104 <Ringbuf_init+0xac>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	695a      	ldr	r2, [r3, #20]
 80010a6:	f042 0201 	orr.w	r2, r2, #1
 80010aa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(DEBUG_PORT_H, UART_IT_RXNE);
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	f042 0220 	orr.w	r2, r2, #32
 80010b2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(LORA_PORT_H, UART_IT_ERR);
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <Ringbuf_init+0xb0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	f042 0201 	orr.w	r2, r2, #1
 80010be:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(LORA_PORT_H, UART_IT_RXNE);
 80010c0:	68da      	ldr	r2, [r3, #12]
 80010c2:	f042 0220 	orr.w	r2, r2, #32
 80010c6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(BLE_PORT_H, UART_IT_ERR);
 80010c8:	4b10      	ldr	r3, [pc, #64]	; (800110c <Ringbuf_init+0xb4>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	695a      	ldr	r2, [r3, #20]
 80010ce:	f042 0201 	orr.w	r2, r2, #1
 80010d2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(BLE_PORT_H, UART_IT_RXNE);
 80010d4:	68da      	ldr	r2, [r3, #12]
 80010d6:	f042 0220 	orr.w	r2, r2, #32
 80010da:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(SY7T609_PORT_H, UART_IT_ERR);
 80010dc:	4b0c      	ldr	r3, [pc, #48]	; (8001110 <Ringbuf_init+0xb8>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	f042 0201 	orr.w	r2, r2, #1
 80010e6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(SY7T609_PORT_H, UART_IT_RXNE);
 80010e8:	68da      	ldr	r2, [r3, #12]
 80010ea:	f042 0220 	orr.w	r2, r2, #32
 80010ee:	60da      	str	r2, [r3, #12]
 80010f0:	bd38      	pop	{r3, r4, r5, pc}
 80010f2:	bf00      	nop
 80010f4:	200001f8 	.word	0x200001f8
 80010f8:	20000618 	.word	0x20000618
 80010fc:	20000628 	.word	0x20000628
 8001100:	200001e8 	.word	0x200001e8
 8001104:	20000ac0 	.word	0x20000ac0
 8001108:	20000b40 	.word	0x20000b40
 800110c:	20000a80 	.word	0x20000a80
 8001110:	20000b00 	.word	0x20000b00

08001114 <store_char>:
}

void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8001114:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8001118:	f8d1 2104 	ldr.w	r2, [r1, #260]	; 0x104
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 800111c:	3301      	adds	r3, #1
 800111e:	b2db      	uxtb	r3, r3
  if(i != buffer->tail) {
 8001120:	429a      	cmp	r2, r3
    buffer->buffer[buffer->head] = c;
 8001122:	bf1e      	ittt	ne
 8001124:	f8d1 2100 	ldrne.w	r2, [r1, #256]	; 0x100
 8001128:	5488      	strbne	r0, [r1, r2]
    buffer->head = i;
 800112a:	f8c1 3100 	strne.w	r3, [r1, #256]	; 0x100
 800112e:	4770      	bx	lr

08001130 <Uart_read>:
}

int Uart_read(UartIndex port)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer[port]->head == _rx_buffer[port]->tail)
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <Uart_read+0x2c>)
 8001132:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001136:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
 800113a:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 800113e:	4291      	cmp	r1, r2
  {
	return -1;
  }
  else
  {
	unsigned char c = _rx_buffer[port]->buffer[_rx_buffer[port]->tail];
 8001140:	bf1f      	itttt	ne
 8001142:	f8d3 2104 	ldrne.w	r2, [r3, #260]	; 0x104
 8001146:	5c98      	ldrbne	r0, [r3, r2]
	_rx_buffer[port]->tail = (unsigned int)(_rx_buffer[port]->tail + 1) % UART_BUFFER_SIZE;
 8001148:	f8d3 2104 	ldrne.w	r2, [r3, #260]	; 0x104
 800114c:	3201      	addne	r2, #1
 800114e:	bf1a      	itte	ne
 8001150:	b2d2      	uxtbne	r2, r2
 8001152:	f8c3 2104 	strne.w	r2, [r3, #260]	; 0x104
	return -1;
 8001156:	f04f 30ff 	moveq.w	r0, #4294967295
	return c;
  }
}
 800115a:	4770      	bx	lr
 800115c:	20000618 	.word	0x20000618

08001160 <Uart_write>:

void Uart_write(UartIndex port, int c)
{
	UART_HandleTypeDef *p;

	if (c>=0)
 8001160:	2900      	cmp	r1, #0
{
 8001162:	b510      	push	{r4, lr}
	if (c>=0)
 8001164:	db1c      	blt.n	80011a0 <Uart_write+0x40>
	{
		int i = (_tx_buffer[port]->head + 1) % UART_BUFFER_SIZE;
 8001166:	4b0f      	ldr	r3, [pc, #60]	; (80011a4 <Uart_write+0x44>)
 8001168:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800116c:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
 8001170:	3301      	adds	r3, #1
 8001172:	b2db      	uxtb	r3, r3

		// If the output buffer is full, there's nothing for it other than to
		// wait for the interrupt handler to empty it a bit
		// ???: return 0 here instead?
		while (i == _tx_buffer[port]->tail);
 8001174:	f8d2 4104 	ldr.w	r4, [r2, #260]	; 0x104
 8001178:	429c      	cmp	r4, r3
 800117a:	d0fb      	beq.n	8001174 <Uart_write+0x14>
 800117c:	3801      	subs	r0, #1

		_tx_buffer[port]->buffer[_tx_buffer[port]->head] = (uint8_t)c;
 800117e:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
 8001182:	b2c0      	uxtb	r0, r0
 8001184:	2802      	cmp	r0, #2
 8001186:	5511      	strb	r1, [r2, r4]
		_tx_buffer[port]->head = i;
 8001188:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
 800118c:	bf96      	itet	ls
 800118e:	4b06      	ldrls	r3, [pc, #24]	; (80011a8 <Uart_write+0x48>)
 8001190:	4b06      	ldrhi	r3, [pc, #24]	; (80011ac <Uart_write+0x4c>)
 8001192:	f853 3020 	ldrls.w	r3, [r3, r0, lsl #2]
		default:
			p = DEBUG_PORT_H;
			break;
		}

		__HAL_UART_ENABLE_IT(p, UART_IT_TXE); // Enable UART transmission interrupt
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	68d3      	ldr	r3, [r2, #12]
 800119a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800119e:	60d3      	str	r3, [r2, #12]
 80011a0:	bd10      	pop	{r4, pc}
 80011a2:	bf00      	nop
 80011a4:	200001e8 	.word	0x200001e8
 80011a8:	080030c8 	.word	0x080030c8
 80011ac:	20000ac0 	.word	0x20000ac0

080011b0 <IsDataAvailable>:
	}
}

int IsDataAvailable(UartIndex port)
{
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer[port]->head - _rx_buffer[port]->tail) % UART_BUFFER_SIZE;
 80011b0:	4b04      	ldr	r3, [pc, #16]	; (80011c4 <IsDataAvailable+0x14>)
 80011b2:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80011b6:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 80011ba:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80011be:	1ac0      	subs	r0, r0, r3
}
 80011c0:	b2c0      	uxtb	r0, r0
 80011c2:	4770      	bx	lr
 80011c4:	20000618 	.word	0x20000618

080011c8 <Uart_isr>:

void Uart_isr (UART_HandleTypeDef *huart, UartIndex port)
{
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80011c8:	6803      	ldr	r3, [r0, #0]
 80011ca:	6818      	ldr	r0, [r3, #0]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80011cc:	68da      	ldr	r2, [r3, #12]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011ce:	f010 0f20 	tst.w	r0, #32
 80011d2:	d00a      	beq.n	80011ea <Uart_isr+0x22>
 80011d4:	f012 0f20 	tst.w	r2, #32
 80011d8:	d007      	beq.n	80011ea <Uart_isr+0x22>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 80011da:	681a      	ldr	r2, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 80011dc:	6858      	ldr	r0, [r3, #4]
        store_char (c, _rx_buffer[port]);  // store data in buffer
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <Uart_isr+0x64>)
 80011e0:	b2c0      	uxtb	r0, r0
 80011e2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80011e6:	f7ff bf95 	b.w	8001114 <store_char>
        return;
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80011ea:	0600      	lsls	r0, r0, #24
 80011ec:	d51c      	bpl.n	8001228 <Uart_isr+0x60>
 80011ee:	0612      	lsls	r2, r2, #24
 80011f0:	d51a      	bpl.n	8001228 <Uart_isr+0x60>
    {
    	if(tx_buffer[port].head == tx_buffer[port].tail)
 80011f2:	4a0f      	ldr	r2, [pc, #60]	; (8001230 <Uart_isr+0x68>)
 80011f4:	f44f 7084 	mov.w	r0, #264	; 0x108
 80011f8:	fb00 2101 	mla	r1, r0, r1, r2
 80011fc:	f8d1 0100 	ldr.w	r0, [r1, #256]	; 0x100
 8001200:	f8d1 2104 	ldr.w	r2, [r1, #260]	; 0x104
 8001204:	4290      	cmp	r0, r2
 8001206:	d104      	bne.n	8001212 <Uart_isr+0x4a>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001208:	68da      	ldr	r2, [r3, #12]
 800120a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	4770      	bx	lr
    	    }

    	 else
    	    {
    	      // There is more data in the output buffer. Send the next byte
    	      unsigned char c = tx_buffer[port].buffer[tx_buffer[port].tail];
 8001212:	f8d1 2104 	ldr.w	r2, [r1, #260]	; 0x104
 8001216:	5c88      	ldrb	r0, [r1, r2]
    	      tx_buffer[port].tail = (tx_buffer[port].tail + 1) % UART_BUFFER_SIZE;
 8001218:	f8d1 2104 	ldr.w	r2, [r1, #260]	; 0x104
 800121c:	3201      	adds	r2, #1
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	f8c1 2104 	str.w	r2, [r1, #260]	; 0x104
    	      *          USART_SR register followed by a write operation to USART_DR register.
    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	      *********************/

    	      huart->Instance->SR;
 8001224:	681a      	ldr	r2, [r3, #0]
    	      huart->Instance->DR = c;
 8001226:	6058      	str	r0, [r3, #4]
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	20000618 	.word	0x20000618
 8001230:	20000628 	.word	0x20000628

08001234 <console_getc>:


// uart1 for debug
int console_getc()
{
	return Uart_read(UART_DEBUG_NO);
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff bf7b 	b.w	8001130 <Uart_read>

0800123a <isgetc_from_console>:
{
	while(*s) Uart_write(UART_DEBUG_NO, *s++);
}

int isgetc_from_console(void)
{
 800123a:	b508      	push	{r3, lr}
	if (IsDataAvailable(UART_DEBUG_NO))
 800123c:	2000      	movs	r0, #0
 800123e:	f7ff ffb7 	bl	80011b0 <IsDataAvailable>
		return 1;
	return 0;
}
 8001242:	3000      	adds	r0, #0
 8001244:	bf18      	it	ne
 8001246:	2001      	movne	r0, #1
 8001248:	bd08      	pop	{r3, pc}

0800124a <lora_getc>:

// uart2 for lora
int lora_getc()
{
	return Uart_read(LORA_PORT_NO);
 800124a:	2001      	movs	r0, #1
 800124c:	f7ff bf70 	b.w	8001130 <Uart_read>

08001250 <lora_puts>:
{
	Uart_write(LORA_PORT_NO, c);
}

void lora_puts(const char *s)
{
 8001250:	b510      	push	{r4, lr}
 8001252:	1e44      	subs	r4, r0, #1
	while(*s) Uart_write(LORA_PORT_NO, *s++);
 8001254:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001258:	b901      	cbnz	r1, 800125c <lora_puts+0xc>
}
 800125a:	bd10      	pop	{r4, pc}
	while(*s) Uart_write(LORA_PORT_NO, *s++);
 800125c:	2001      	movs	r0, #1
 800125e:	f7ff ff7f 	bl	8001160 <Uart_write>
 8001262:	e7f7      	b.n	8001254 <lora_puts+0x4>

08001264 <isgetc_from_lora>:

int isgetc_from_lora(void)
{
 8001264:	b508      	push	{r3, lr}
	if (IsDataAvailable(LORA_PORT_NO))
 8001266:	2001      	movs	r0, #1
 8001268:	f7ff ffa2 	bl	80011b0 <IsDataAvailable>
		return 1;
	return 0;
}
 800126c:	3000      	adds	r0, #0
 800126e:	bf18      	it	ne
 8001270:	2001      	movne	r0, #1
 8001272:	bd08      	pop	{r3, pc}

08001274 <lora_message_analysis>:
	}
	return ret;
}

int lora_message_analysis ()
{
 8001274:	b538      	push	{r3, r4, r5, lr}
	int ret;
	if (memcmp("SKT Join", &dataFromLora, 8) == 0){
 8001276:	2208      	movs	r2, #8
 8001278:	4947      	ldr	r1, [pc, #284]	; (8001398 <lora_message_analysis+0x124>)
 800127a:	4848      	ldr	r0, [pc, #288]	; (800139c <lora_message_analysis+0x128>)
 800127c:	f000 fdda 	bl	8001e34 <memcmp>
 8001280:	b970      	cbnz	r0, 80012a0 <lora_message_analysis+0x2c>
		loraTestFlag = 1; // Flag   
 8001282:	4b47      	ldr	r3, [pc, #284]	; (80013a0 <lora_message_analysis+0x12c>)
 8001284:	2401      	movs	r4, #1
		set_apptimer(6, 7000); //20  
 8001286:	f641 3158 	movw	r1, #7000	; 0x1b58
 800128a:	2006      	movs	r0, #6
		loraTestFlag = 1; // Flag   
 800128c:	701c      	strb	r4, [r3, #0]
		set_apptimer(6, 7000); //20  
 800128e:	f000 fc1b 	bl	8001ac8 <set_apptimer>
	}
	else {

		ret = 0;
	}
	memset(&dataFromLora, 0x00, sizeof(dataFromLora));
 8001292:	2296      	movs	r2, #150	; 0x96
 8001294:	2100      	movs	r1, #0
 8001296:	4840      	ldr	r0, [pc, #256]	; (8001398 <lora_message_analysis+0x124>)
 8001298:	f000 fddb 	bl	8001e52 <memset>
	return ret;
}
 800129c:	4620      	mov	r0, r4
 800129e:	bd38      	pop	{r3, r4, r5, pc}
	else if (memcmp("RESET.", &dataFromLora, 6) == 0){
 80012a0:	2206      	movs	r2, #6
 80012a2:	493d      	ldr	r1, [pc, #244]	; (8001398 <lora_message_analysis+0x124>)
 80012a4:	483f      	ldr	r0, [pc, #252]	; (80013a4 <lora_message_analysis+0x130>)
 80012a6:	f000 fdc5 	bl	8001e34 <memcmp>
 80012aa:	b948      	cbnz	r0, 80012c0 <lora_message_analysis+0x4c>
		loraResetFlag = 1;
 80012ac:	4b3e      	ldr	r3, [pc, #248]	; (80013a8 <lora_message_analysis+0x134>)
 80012ae:	2201      	movs	r2, #1
		set_apptimer(7, 2000);
 80012b0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80012b4:	2007      	movs	r0, #7
		loraResetFlag = 1;
 80012b6:	701a      	strb	r2, [r3, #0]
		ret = 2;
 80012b8:	2402      	movs	r4, #2
		set_apptimer(7, 2000);
 80012ba:	f000 fc05 	bl	8001ac8 <set_apptimer>
 80012be:	e7e8      	b.n	8001292 <lora_message_analysis+0x1e>
	else if (memcmp("OnJoined - 2", &dataFromLora, 12) == 0 || memcmp("OnJoined - 3", &dataFromLora, 12) == 0){
 80012c0:	220c      	movs	r2, #12
 80012c2:	4935      	ldr	r1, [pc, #212]	; (8001398 <lora_message_analysis+0x124>)
 80012c4:	4839      	ldr	r0, [pc, #228]	; (80013ac <lora_message_analysis+0x138>)
 80012c6:	f000 fdb5 	bl	8001e34 <memcmp>
 80012ca:	b128      	cbz	r0, 80012d8 <lora_message_analysis+0x64>
 80012cc:	220c      	movs	r2, #12
 80012ce:	4932      	ldr	r1, [pc, #200]	; (8001398 <lora_message_analysis+0x124>)
 80012d0:	4837      	ldr	r0, [pc, #220]	; (80013b0 <lora_message_analysis+0x13c>)
 80012d2:	f000 fdaf 	bl	8001e34 <memcmp>
 80012d6:	bb00      	cbnz	r0, 800131a <lora_message_analysis+0xa6>
		loraJoinFlag = 1;
 80012d8:	4b36      	ldr	r3, [pc, #216]	; (80013b4 <lora_message_analysis+0x140>)
		printf("[DEBUG]Join Flag On\r\n");
 80012da:	4837      	ldr	r0, [pc, #220]	; (80013b8 <lora_message_analysis+0x144>)
		loraJoinFlag = 1;
 80012dc:	2401      	movs	r4, #1
 80012de:	701c      	strb	r4, [r3, #0]
		printf("[DEBUG]Join Flag On\r\n");
 80012e0:	f000 fe34 	bl	8001f4c <puts>
		loraTransmitFlag = 0;
 80012e4:	4b35      	ldr	r3, [pc, #212]	; (80013bc <lora_message_analysis+0x148>)
		printf("[DEBUG]Transmit Flag Off\r\n");
 80012e6:	4836      	ldr	r0, [pc, #216]	; (80013c0 <lora_message_analysis+0x14c>)
		loraTransmitFlag = 0;
 80012e8:	2500      	movs	r5, #0
 80012ea:	701d      	strb	r5, [r3, #0]
		printf("[DEBUG]Transmit Flag Off\r\n");
 80012ec:	f000 fe2e 	bl	8001f4c <puts>
		loraCycleUplinkFlag = 1;
 80012f0:	4b34      	ldr	r3, [pc, #208]	; (80013c4 <lora_message_analysis+0x150>)
 80012f2:	701c      	strb	r4, [r3, #0]
		loraRecvAckFlag = 1;
 80012f4:	4b34      	ldr	r3, [pc, #208]	; (80013c8 <lora_message_analysis+0x154>)
 80012f6:	701c      	strb	r4, [r3, #0]
		testCount = 0;
 80012f8:	4b34      	ldr	r3, [pc, #208]	; (80013cc <lora_message_analysis+0x158>)
		set_apptimer(9, 10000);
 80012fa:	f242 7110 	movw	r1, #10000	; 0x2710
 80012fe:	2009      	movs	r0, #9
		testCount = 0;
 8001300:	601d      	str	r5, [r3, #0]
		set_apptimer(9, 10000);
 8001302:	f000 fbe1 	bl	8001ac8 <set_apptimer>
		printf("Cycle Uplink Test Begin\r\n");
 8001306:	4832      	ldr	r0, [pc, #200]	; (80013d0 <lora_message_analysis+0x15c>)
 8001308:	f000 fe20 	bl	8001f4c <puts>
		set_apptimer(8, 10000);
 800130c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001310:	2008      	movs	r0, #8
 8001312:	f000 fbd9 	bl	8001ac8 <set_apptimer>
		ret = 3;
 8001316:	2403      	movs	r4, #3
 8001318:	e7bb      	b.n	8001292 <lora_message_analysis+0x1e>
	else if (memcmp("TxDone", &dataFromLora, 6) == 0){
 800131a:	2206      	movs	r2, #6
 800131c:	491e      	ldr	r1, [pc, #120]	; (8001398 <lora_message_analysis+0x124>)
 800131e:	482d      	ldr	r0, [pc, #180]	; (80013d4 <lora_message_analysis+0x160>)
 8001320:	f000 fd88 	bl	8001e34 <memcmp>
 8001324:	b958      	cbnz	r0, 800133e <lora_message_analysis+0xca>
		loraTransmitFlag = 0;
 8001326:	4b25      	ldr	r3, [pc, #148]	; (80013bc <lora_message_analysis+0x148>)
 8001328:	7018      	strb	r0, [r3, #0]
		printf("[DEBUG]Transmit Flag Off\r\n");
 800132a:	4825      	ldr	r0, [pc, #148]	; (80013c0 <lora_message_analysis+0x14c>)
 800132c:	f000 fe0e 	bl	8001f4c <puts>
		set_apptimer(8, 10000);
 8001330:	f242 7110 	movw	r1, #10000	; 0x2710
 8001334:	2008      	movs	r0, #8
 8001336:	f000 fbc7 	bl	8001ac8 <set_apptimer>
		ret = 4;
 800133a:	2404      	movs	r4, #4
 800133c:	e7a9      	b.n	8001292 <lora_message_analysis+0x1e>
	else if (memcmp("Input Class", &dataFromLora, 11) == 0){
 800133e:	220b      	movs	r2, #11
 8001340:	4915      	ldr	r1, [pc, #84]	; (8001398 <lora_message_analysis+0x124>)
 8001342:	4825      	ldr	r0, [pc, #148]	; (80013d8 <lora_message_analysis+0x164>)
 8001344:	f000 fd76 	bl	8001e34 <memcmp>
 8001348:	b920      	cbnz	r0, 8001354 <lora_message_analysis+0xe0>
		loraTestInClFlag = 1;
 800134a:	4b24      	ldr	r3, [pc, #144]	; (80013dc <lora_message_analysis+0x168>)
 800134c:	2201      	movs	r2, #1
 800134e:	701a      	strb	r2, [r3, #0]
		ret = 5;
 8001350:	2405      	movs	r4, #5
 8001352:	e79e      	b.n	8001292 <lora_message_analysis+0x1e>
	else if (memcmp("TxR:1", &dataFromLora, 5) == 0) {
 8001354:	2205      	movs	r2, #5
 8001356:	4910      	ldr	r1, [pc, #64]	; (8001398 <lora_message_analysis+0x124>)
 8001358:	4821      	ldr	r0, [pc, #132]	; (80013e0 <lora_message_analysis+0x16c>)
 800135a:	f000 fd6b 	bl	8001e34 <memcmp>
 800135e:	b948      	cbnz	r0, 8001374 <lora_message_analysis+0x100>
		loraRecvAckFlag = 1;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <lora_message_analysis+0x154>)
 8001362:	2201      	movs	r2, #1
		set_apptimer(9, 60000);
 8001364:	f64e 2160 	movw	r1, #60000	; 0xea60
 8001368:	2009      	movs	r0, #9
		loraRecvAckFlag = 1;
 800136a:	701a      	strb	r2, [r3, #0]
		ret = 6;
 800136c:	2406      	movs	r4, #6
		set_apptimer(9, 60000);
 800136e:	f000 fbab 	bl	8001ac8 <set_apptimer>
 8001372:	e78e      	b.n	8001292 <lora_message_analysis+0x1e>
	else if (memcmp("TxR:0", &dataFromLora, 5) == 0) {
 8001374:	2205      	movs	r2, #5
 8001376:	4908      	ldr	r1, [pc, #32]	; (8001398 <lora_message_analysis+0x124>)
 8001378:	481a      	ldr	r0, [pc, #104]	; (80013e4 <lora_message_analysis+0x170>)
 800137a:	f000 fd5b 	bl	8001e34 <memcmp>
 800137e:	b948      	cbnz	r0, 8001394 <lora_message_analysis+0x120>
		loraRecvAckFlag = 1;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <lora_message_analysis+0x154>)
 8001382:	2201      	movs	r2, #1
		set_apptimer(9, 60000);
 8001384:	f64e 2160 	movw	r1, #60000	; 0xea60
 8001388:	2009      	movs	r0, #9
		loraRecvAckFlag = 1;
 800138a:	701a      	strb	r2, [r3, #0]
		ret = 7;
 800138c:	2407      	movs	r4, #7
		set_apptimer(9, 60000);
 800138e:	f000 fb9b 	bl	8001ac8 <set_apptimer>
 8001392:	e77e      	b.n	8001292 <lora_message_analysis+0x1e>
		ret = 0;
 8001394:	2400      	movs	r4, #0
 8001396:	e77c      	b.n	8001292 <lora_message_analysis+0x1e>
 8001398:	2000012a 	.word	0x2000012a
 800139c:	08003255 	.word	0x08003255
 80013a0:	200001c4 	.word	0x200001c4
 80013a4:	0800325e 	.word	0x0800325e
 80013a8:	200001c3 	.word	0x200001c3
 80013ac:	08003265 	.word	0x08003265
 80013b0:	08003272 	.word	0x08003272
 80013b4:	200001c1 	.word	0x200001c1
 80013b8:	0800327f 	.word	0x0800327f
 80013bc:	20000008 	.word	0x20000008
 80013c0:	08003294 	.word	0x08003294
 80013c4:	200001c0 	.word	0x200001c0
 80013c8:	200001c2 	.word	0x200001c2
 80013cc:	200001c8 	.word	0x200001c8
 80013d0:	080032ae 	.word	0x080032ae
 80013d4:	080032c7 	.word	0x080032c7
 80013d8:	080032ce 	.word	0x080032ce
 80013dc:	200001c5 	.word	0x200001c5
 80013e0:	080032da 	.word	0x080032da
 80013e4:	080032e0 	.word	0x080032e0

080013e8 <lora_command_process>:

void lora_command_process()
{
 80013e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* test */
	if (loraTestFlag == 1 && chk_apptimer(6)) {
 80013ec:	4c22      	ldr	r4, [pc, #136]	; (8001478 <lora_command_process+0x90>)
 80013ee:	7823      	ldrb	r3, [r4, #0]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d108      	bne.n	8001406 <lora_command_process+0x1e>
 80013f4:	2006      	movs	r0, #6
 80013f6:	f000 fb87 	bl	8001b08 <chk_apptimer>
 80013fa:	b120      	cbz	r0, 8001406 <lora_command_process+0x1e>
		lora_puts("AT+DEUI=?\r\n");
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <lora_command_process+0x94>)
 80013fe:	f7ff ff27 	bl	8001250 <lora_puts>
		loraTestFlag = 0;
 8001402:	2300      	movs	r3, #0
 8001404:	7023      	strb	r3, [r4, #0]
	}

	/* Reset process */
	if (loraResetFlag == 1 && chk_apptimer(7)) {
 8001406:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8001498 <lora_command_process+0xb0>
 800140a:	4e1d      	ldr	r6, [pc, #116]	; (8001480 <lora_command_process+0x98>)
 800140c:	f898 7000 	ldrb.w	r7, [r8]
 8001410:	4d1c      	ldr	r5, [pc, #112]	; (8001484 <lora_command_process+0x9c>)
 8001412:	2f01      	cmp	r7, #1
 8001414:	d10b      	bne.n	800142e <lora_command_process+0x46>
 8001416:	2007      	movs	r0, #7
 8001418:	f000 fb76 	bl	8001b08 <chk_apptimer>
 800141c:	b138      	cbz	r0, 800142e <lora_command_process+0x46>
		lora_puts("AT+RESET\r\n");
 800141e:	481a      	ldr	r0, [pc, #104]	; (8001488 <lora_command_process+0xa0>)
 8001420:	f7ff ff16 	bl	8001250 <lora_puts>
		loraResetFlag = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f888 3000 	strb.w	r3, [r8]
		loraJoinFlag = 0;
 800142a:	7033      	strb	r3, [r6, #0]
		loraTransmitFlag = 1;
 800142c:	702f      	strb	r7, [r5, #0]
	}

	/* first Transmit 10second after join */
	if (loraTransmitFlag == 0 && chk_apptimer(8)){
 800142e:	782b      	ldrb	r3, [r5, #0]
 8001430:	b99b      	cbnz	r3, 800145a <lora_command_process+0x72>
 8001432:	2008      	movs	r0, #8
 8001434:	f000 fb68 	bl	8001b08 <chk_apptimer>
 8001438:	b120      	cbz	r0, 8001444 <lora_command_process+0x5c>
		loraTransmitFlag = 1;
 800143a:	2301      	movs	r3, #1
		printf("[DEBUG]Transmit Flag On\r\n");
 800143c:	4813      	ldr	r0, [pc, #76]	; (800148c <lora_command_process+0xa4>)
		loraTransmitFlag = 1;
 800143e:	702b      	strb	r3, [r5, #0]
		printf("[DEBUG]Transmit Flag On\r\n");
 8001440:	f000 fd84 	bl	8001f4c <puts>
	}

	/* next Transmit 10second after this */
	if (loraTransmitFlag == 0 && chk_apptimer(8)){
 8001444:	782b      	ldrb	r3, [r5, #0]
 8001446:	b943      	cbnz	r3, 800145a <lora_command_process+0x72>
 8001448:	2008      	movs	r0, #8
 800144a:	f000 fb5d 	bl	8001b08 <chk_apptimer>
 800144e:	b120      	cbz	r0, 800145a <lora_command_process+0x72>
		loraTransmitFlag = 1;
 8001450:	2301      	movs	r3, #1
		printf("[DEBUG]Transmit Flag On\r\n");
 8001452:	480e      	ldr	r0, [pc, #56]	; (800148c <lora_command_process+0xa4>)
		loraTransmitFlag = 1;
 8001454:	702b      	strb	r3, [r5, #0]
		printf("[DEBUG]Transmit Flag On\r\n");
 8001456:	f000 fd79 	bl	8001f4c <puts>
	}

	/* Input Class for join */
	if (loraJoinFlag == 0 && loraTestInClFlag == 1 && loraTestFlag == 0){
 800145a:	7833      	ldrb	r3, [r6, #0]
 800145c:	b94b      	cbnz	r3, 8001472 <lora_command_process+0x8a>
 800145e:	4d0c      	ldr	r5, [pc, #48]	; (8001490 <lora_command_process+0xa8>)
 8001460:	782b      	ldrb	r3, [r5, #0]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d105      	bne.n	8001472 <lora_command_process+0x8a>
 8001466:	7824      	ldrb	r4, [r4, #0]
 8001468:	b91c      	cbnz	r4, 8001472 <lora_command_process+0x8a>
		lora_puts("AT+CLASS=C\r\n");
 800146a:	480a      	ldr	r0, [pc, #40]	; (8001494 <lora_command_process+0xac>)
 800146c:	f7ff fef0 	bl	8001250 <lora_puts>
		loraTestInClFlag = 0;
 8001470:	702c      	strb	r4, [r5, #0]
 8001472:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001476:	bf00      	nop
 8001478:	200001c4 	.word	0x200001c4
 800147c:	08003218 	.word	0x08003218
 8001480:	200001c1 	.word	0x200001c1
 8001484:	20000008 	.word	0x20000008
 8001488:	08003224 	.word	0x08003224
 800148c:	0800322f 	.word	0x0800322f
 8001490:	200001c5 	.word	0x200001c5
 8001494:	08003248 	.word	0x08003248
 8001498:	200001c3 	.word	0x200001c3

0800149c <send_lora_message>:
			return ret;
	}
}

void send_lora_message(char * message)
{
 800149c:	b508      	push	{r3, lr}
	if (loraJoinFlag == 0)
 800149e:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <send_lora_message+0x34>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	b923      	cbnz	r3, 80014ae <send_lora_message+0x12>
	{
		printf("AT_NO_NETWORK_JOINED\r\n");
 80014a4:	480b      	ldr	r0, [pc, #44]	; (80014d4 <send_lora_message+0x38>)
		return;
	}

	lora_puts(message);

}
 80014a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		printf("AT_NO_NETWORK_JOINED\r\n");
 80014aa:	f000 bd4f 	b.w	8001f4c <puts>
	if (loraTransmitFlag != 1)
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <send_lora_message+0x3c>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d007      	beq.n	80014c6 <send_lora_message+0x2a>
		printf("AT_BUSY_ERROR\r\n");
 80014b6:	4809      	ldr	r0, [pc, #36]	; (80014dc <send_lora_message+0x40>)
 80014b8:	f000 fd48 	bl	8001f4c <puts>
		HAL_Delay(100);
 80014bc:	2064      	movs	r0, #100	; 0x64
}
 80014be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_Delay(100);
 80014c2:	f7ff b8ad 	b.w	8000620 <HAL_Delay>
}
 80014c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	lora_puts(message);
 80014ca:	f7ff bec1 	b.w	8001250 <lora_puts>
 80014ce:	bf00      	nop
 80014d0:	200001c1 	.word	0x200001c1
 80014d4:	080032e6 	.word	0x080032e6
 80014d8:	20000008 	.word	0x20000008
 80014dc:	080032fc 	.word	0x080032fc

080014e0 <console_message_analysis>:
{
 80014e0:	b508      	push	{r3, lr}
	if (memcmp("AT+SEND=", &dataFromConsole, 8) == 0){
 80014e2:	2208      	movs	r2, #8
 80014e4:	4907      	ldr	r1, [pc, #28]	; (8001504 <console_message_analysis+0x24>)
 80014e6:	4808      	ldr	r0, [pc, #32]	; (8001508 <console_message_analysis+0x28>)
 80014e8:	f000 fca4 	bl	8001e34 <memcmp>
 80014ec:	b920      	cbnz	r0, 80014f8 <console_message_analysis+0x18>
		send_lora_message(&dataFromConsole);
 80014ee:	4805      	ldr	r0, [pc, #20]	; (8001504 <console_message_analysis+0x24>)
 80014f0:	f7ff ffd4 	bl	800149c <send_lora_message>
		ret = 1;
 80014f4:	2001      	movs	r0, #1
 80014f6:	bd08      	pop	{r3, pc}
		lora_puts(dataFromConsole);
 80014f8:	4802      	ldr	r0, [pc, #8]	; (8001504 <console_message_analysis+0x24>)
 80014fa:	f7ff fea9 	bl	8001250 <lora_puts>
		ret = 2;
 80014fe:	2002      	movs	r0, #2
}
 8001500:	bd08      	pop	{r3, pc}
 8001502:	bf00      	nop
 8001504:	20000094 	.word	0x20000094
 8001508:	080030f0 	.word	0x080030f0

0800150c <lora_OTB_cmd_test>:

void lora_OTB_cmd_test()
{
 800150c:	b510      	push	{r4, lr}
	if (memcmp("S1", &dataFromConsole, 2) == 0){
 800150e:	2202      	movs	r2, #2
 8001510:	4927      	ldr	r1, [pc, #156]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 8001512:	4828      	ldr	r0, [pc, #160]	; (80015b4 <lora_OTB_cmd_test+0xa8>)
 8001514:	f000 fc8e 	bl	8001e34 <memcmp>
 8001518:	4604      	mov	r4, r0
 800151a:	b948      	cbnz	r0, 8001530 <lora_OTB_cmd_test+0x24>
		send_lora_message("AT+SEND=01:12345678901234567890123456789012345678901234567890123456789012345\r\n");
 800151c:	4826      	ldr	r0, [pc, #152]	; (80015b8 <lora_OTB_cmd_test+0xac>)
		memset(&dataFromConsole, 0x00, sizeof(dataFromConsole));
		return;
	}
	if (memcmp("S2", &dataFromConsole, 2) == 0){
		send_lora_message("AT+SEND=01:123456789012345678901234567890123456789012345678901234567890123456\r\n");
 800151e:	f7ff ffbd 	bl	800149c <send_lora_message>
		return;
	}
	if (memcmp("CE", &dataFromConsole, 2) == 0){
		loraCycleUplinkFlag = 0;
		printf("Cycle Uplink Test End\r\n");
		memset(&dataFromConsole, 0x00, sizeof(dataFromConsole));
 8001522:	4621      	mov	r1, r4
 8001524:	2296      	movs	r2, #150	; 0x96
 8001526:	4822      	ldr	r0, [pc, #136]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
		return;
	}
}
 8001528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		memset(&dataFromConsole, 0x00, sizeof(dataFromConsole));
 800152c:	f000 bc91 	b.w	8001e52 <memset>
	if (memcmp("S2", &dataFromConsole, 2) == 0){
 8001530:	2202      	movs	r2, #2
 8001532:	491f      	ldr	r1, [pc, #124]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 8001534:	4821      	ldr	r0, [pc, #132]	; (80015bc <lora_OTB_cmd_test+0xb0>)
 8001536:	f000 fc7d 	bl	8001e34 <memcmp>
 800153a:	4604      	mov	r4, r0
 800153c:	b908      	cbnz	r0, 8001542 <lora_OTB_cmd_test+0x36>
		send_lora_message("AT+SEND=01:123456789012345678901234567890123456789012345678901234567890123456\r\n");
 800153e:	4820      	ldr	r0, [pc, #128]	; (80015c0 <lora_OTB_cmd_test+0xb4>)
 8001540:	e7ed      	b.n	800151e <lora_OTB_cmd_test+0x12>
	if (memcmp("DE", &dataFromConsole, 2) == 0){
 8001542:	2202      	movs	r2, #2
 8001544:	491a      	ldr	r1, [pc, #104]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 8001546:	481f      	ldr	r0, [pc, #124]	; (80015c4 <lora_OTB_cmd_test+0xb8>)
 8001548:	f000 fc74 	bl	8001e34 <memcmp>
 800154c:	4604      	mov	r4, r0
 800154e:	b930      	cbnz	r0, 800155e <lora_OTB_cmd_test+0x52>
		send_lora_message("AT+DEV_TIME_REQ\r\n");
 8001550:	481d      	ldr	r0, [pc, #116]	; (80015c8 <lora_OTB_cmd_test+0xbc>)
 8001552:	f7ff ffa3 	bl	800149c <send_lora_message>
		printf("[D]DEV_TIME_REQ\r\n");
 8001556:	481d      	ldr	r0, [pc, #116]	; (80015cc <lora_OTB_cmd_test+0xc0>)
		printf("Cycle Uplink Test End\r\n");
 8001558:	f000 fcf8 	bl	8001f4c <puts>
 800155c:	e7e1      	b.n	8001522 <lora_OTB_cmd_test+0x16>
	if (memcmp("LC", &dataFromConsole, 2) == 0){
 800155e:	2202      	movs	r2, #2
 8001560:	4913      	ldr	r1, [pc, #76]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 8001562:	481b      	ldr	r0, [pc, #108]	; (80015d0 <lora_OTB_cmd_test+0xc4>)
 8001564:	f000 fc66 	bl	8001e34 <memcmp>
 8001568:	4604      	mov	r4, r0
 800156a:	b920      	cbnz	r0, 8001576 <lora_OTB_cmd_test+0x6a>
		send_lora_message("AT+LINK_CHK_REQ\r\n");
 800156c:	4819      	ldr	r0, [pc, #100]	; (80015d4 <lora_OTB_cmd_test+0xc8>)
 800156e:	f7ff ff95 	bl	800149c <send_lora_message>
		printf("[D]LINK_CHK_REQ\r\n");
 8001572:	4819      	ldr	r0, [pc, #100]	; (80015d8 <lora_OTB_cmd_test+0xcc>)
 8001574:	e7f0      	b.n	8001558 <lora_OTB_cmd_test+0x4c>
	if (memcmp("CB", &dataFromConsole, 2) == 0){
 8001576:	2202      	movs	r2, #2
 8001578:	490d      	ldr	r1, [pc, #52]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 800157a:	4818      	ldr	r0, [pc, #96]	; (80015dc <lora_OTB_cmd_test+0xd0>)
 800157c:	f000 fc5a 	bl	8001e34 <memcmp>
 8001580:	4604      	mov	r4, r0
 8001582:	b940      	cbnz	r0, 8001596 <lora_OTB_cmd_test+0x8a>
		loraCycleUplinkFlag = 1;
 8001584:	4a16      	ldr	r2, [pc, #88]	; (80015e0 <lora_OTB_cmd_test+0xd4>)
 8001586:	2301      	movs	r3, #1
 8001588:	7013      	strb	r3, [r2, #0]
		loraRecvAckFlag = 1;
 800158a:	4a16      	ldr	r2, [pc, #88]	; (80015e4 <lora_OTB_cmd_test+0xd8>)
 800158c:	7013      	strb	r3, [r2, #0]
		testCount = 0;
 800158e:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <lora_OTB_cmd_test+0xdc>)
 8001590:	6018      	str	r0, [r3, #0]
		printf("Cycle Uplink Test Begin\r\n");
 8001592:	4816      	ldr	r0, [pc, #88]	; (80015ec <lora_OTB_cmd_test+0xe0>)
 8001594:	e7e0      	b.n	8001558 <lora_OTB_cmd_test+0x4c>
	if (memcmp("CE", &dataFromConsole, 2) == 0){
 8001596:	2202      	movs	r2, #2
 8001598:	4905      	ldr	r1, [pc, #20]	; (80015b0 <lora_OTB_cmd_test+0xa4>)
 800159a:	4815      	ldr	r0, [pc, #84]	; (80015f0 <lora_OTB_cmd_test+0xe4>)
 800159c:	f000 fc4a 	bl	8001e34 <memcmp>
 80015a0:	4604      	mov	r4, r0
 80015a2:	b918      	cbnz	r0, 80015ac <lora_OTB_cmd_test+0xa0>
		loraCycleUplinkFlag = 0;
 80015a4:	4b0e      	ldr	r3, [pc, #56]	; (80015e0 <lora_OTB_cmd_test+0xd4>)
 80015a6:	7018      	strb	r0, [r3, #0]
		printf("Cycle Uplink Test End\r\n");
 80015a8:	4812      	ldr	r0, [pc, #72]	; (80015f4 <lora_OTB_cmd_test+0xe8>)
 80015aa:	e7d5      	b.n	8001558 <lora_OTB_cmd_test+0x4c>
 80015ac:	bd10      	pop	{r4, pc}
 80015ae:	bf00      	nop
 80015b0:	20000094 	.word	0x20000094
 80015b4:	0800310a 	.word	0x0800310a
 80015b8:	0800310d 	.word	0x0800310d
 80015bc:	0800315c 	.word	0x0800315c
 80015c0:	0800315f 	.word	0x0800315f
 80015c4:	080031af 	.word	0x080031af
 80015c8:	080031b2 	.word	0x080031b2
 80015cc:	080031c4 	.word	0x080031c4
 80015d0:	080031d5 	.word	0x080031d5
 80015d4:	080031d8 	.word	0x080031d8
 80015d8:	080031ea 	.word	0x080031ea
 80015dc:	080031fb 	.word	0x080031fb
 80015e0:	200001c0 	.word	0x200001c0
 80015e4:	200001c2 	.word	0x200001c2
 80015e8:	200001c8 	.word	0x200001c8
 80015ec:	080032ae 	.word	0x080032ae
 80015f0:	080031fe 	.word	0x080031fe
 80015f4:	08003201 	.word	0x08003201

080015f8 <lora_OTB_CyUp_test>:

void lora_OTB_CyUp_test()
{
 80015f8:	b510      	push	{r4, lr}
	char cycleUplink[20] = {0,};

	if(loraRecvAckFlag == 1 && chk_apptimer(9)){
 80015fa:	4c14      	ldr	r4, [pc, #80]	; (800164c <lora_OTB_CyUp_test+0x54>)
{
 80015fc:	b086      	sub	sp, #24
	char cycleUplink[20] = {0,};
 80015fe:	2214      	movs	r2, #20
 8001600:	2100      	movs	r1, #0
 8001602:	a801      	add	r0, sp, #4
 8001604:	f000 fc25 	bl	8001e52 <memset>
	if(loraRecvAckFlag == 1 && chk_apptimer(9)){
 8001608:	7823      	ldrb	r3, [r4, #0]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d113      	bne.n	8001636 <lora_OTB_CyUp_test+0x3e>
 800160e:	2009      	movs	r0, #9
 8001610:	f000 fa7a 	bl	8001b08 <chk_apptimer>
 8001614:	b178      	cbz	r0, 8001636 <lora_OTB_CyUp_test+0x3e>
		testCount++;
 8001616:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <lora_OTB_CyUp_test+0x58>)
 8001618:	681a      	ldr	r2, [r3, #0]
		loraRecvAckFlag = 0;
		if (testCount > 10000){
 800161a:	f242 7010 	movw	r0, #10000	; 0x2710
		testCount++;
 800161e:	3201      	adds	r2, #1
		loraRecvAckFlag = 0;
 8001620:	2100      	movs	r1, #0
		if (testCount > 10000){
 8001622:	4282      	cmp	r2, r0
		testCount++;
 8001624:	601a      	str	r2, [r3, #0]
		loraRecvAckFlag = 0;
 8001626:	7021      	strb	r1, [r4, #0]
		if (testCount > 10000){
 8001628:	dd07      	ble.n	800163a <lora_OTB_CyUp_test+0x42>
			loraCycleUplinkFlag = 0;
 800162a:	4a0a      	ldr	r2, [pc, #40]	; (8001654 <lora_OTB_CyUp_test+0x5c>)
			testCount = 0;
			printf("Cycle Uplink Test End\r\n");
 800162c:	480a      	ldr	r0, [pc, #40]	; (8001658 <lora_OTB_CyUp_test+0x60>)
			loraCycleUplinkFlag = 0;
 800162e:	7011      	strb	r1, [r2, #0]
			testCount = 0;
 8001630:	6019      	str	r1, [r3, #0]
			printf("Cycle Uplink Test End\r\n");
 8001632:	f000 fc8b 	bl	8001f4c <puts>
		}

		sprintf(cycleUplink, "AT+SEND=1:%05d\r\n", testCount);
		send_lora_message(cycleUplink);
	}
}
 8001636:	b006      	add	sp, #24
 8001638:	bd10      	pop	{r4, pc}
		sprintf(cycleUplink, "AT+SEND=1:%05d\r\n", testCount);
 800163a:	4908      	ldr	r1, [pc, #32]	; (800165c <lora_OTB_CyUp_test+0x64>)
 800163c:	a801      	add	r0, sp, #4
 800163e:	f000 fc8d 	bl	8001f5c <siprintf>
		send_lora_message(cycleUplink);
 8001642:	a801      	add	r0, sp, #4
 8001644:	f7ff ff2a 	bl	800149c <send_lora_message>
 8001648:	e7f5      	b.n	8001636 <lora_OTB_CyUp_test+0x3e>
 800164a:	bf00      	nop
 800164c:	200001c2 	.word	0x200001c2
 8001650:	200001c8 	.word	0x200001c8
 8001654:	200001c0 	.word	0x200001c0
 8001658:	08003201 	.word	0x08003201
 800165c:	080030f9 	.word	0x080030f9

08001660 <app_main>:
{
 8001660:	b580      	push	{r7, lr}
	printf("main program start...\r\n");
 8001662:	4835      	ldr	r0, [pc, #212]	; (8001738 <app_main+0xd8>)
		*packet++ = r; //  
 8001664:	4d35      	ldr	r5, [pc, #212]	; (800173c <app_main+0xdc>)
			dataSize_c = get_console_message(dataFromConsole);
 8001666:	4e36      	ldr	r6, [pc, #216]	; (8001740 <app_main+0xe0>)
	printf("main program start...\r\n");
 8001668:	f000 fc70 	bl	8001f4c <puts>
	printf("reset..\r\n");
 800166c:	4835      	ldr	r0, [pc, #212]	; (8001744 <app_main+0xe4>)
 800166e:	f000 fc6d 	bl	8001f4c <puts>
		if (isgetc_from_console()) // Console   
 8001672:	f7ff fde2 	bl	800123a <isgetc_from_console>
 8001676:	b300      	cbz	r0, 80016ba <app_main+0x5a>
	set_apptimer(5, 3000);
 8001678:	f640 31b8 	movw	r1, #3000	; 0xbb8
 800167c:	2005      	movs	r0, #5
 800167e:	f000 fa23 	bl	8001ac8 <set_apptimer>
	int ret = 0;
 8001682:	2400      	movs	r4, #0
		if (chk_apptimer(5))
 8001684:	2005      	movs	r0, #5
 8001686:	f000 fa3f 	bl	8001b08 <chk_apptimer>
 800168a:	2800      	cmp	r0, #0
 800168c:	d14d      	bne.n	800172a <app_main+0xca>
		if (!isgetc_from_console())
 800168e:	f7ff fdd4 	bl	800123a <isgetc_from_console>
 8001692:	2800      	cmp	r0, #0
 8001694:	d0f6      	beq.n	8001684 <app_main+0x24>
		r = console_getc(); //  
 8001696:	f7ff fdcd 	bl	8001234 <console_getc>
 800169a:	b2c0      	uxtb	r0, r0
		if (r == '\n')
 800169c:	280a      	cmp	r0, #10
		*packet++ = r; //  
 800169e:	5560      	strb	r0, [r4, r5]
		ret++;
 80016a0:	f104 0401 	add.w	r4, r4, #1
		if (r == '\n')
 80016a4:	d1ee      	bne.n	8001684 <app_main+0x24>
			dataSize_c = get_console_message(dataFromConsole);
 80016a6:	6034      	str	r4, [r6, #0]
			lora_OTB_cmd_test();
 80016a8:	f7ff ff30 	bl	800150c <lora_OTB_cmd_test>
			console_message_analysis ();
 80016ac:	f7ff ff18 	bl	80014e0 <console_message_analysis>
			memset(&dataFromConsole, 0 , dataSize_c);
 80016b0:	6832      	ldr	r2, [r6, #0]
 80016b2:	2100      	movs	r1, #0
 80016b4:	4628      	mov	r0, r5
 80016b6:	f000 fbcc 	bl	8001e52 <memset>
		if (isgetc_from_lora())
 80016ba:	f7ff fdd3 	bl	8001264 <isgetc_from_lora>
 80016be:	b308      	cbz	r0, 8001704 <app_main+0xa4>
	set_apptimer(5, 3000);
 80016c0:	f640 31b8 	movw	r1, #3000	; 0xbb8
 80016c4:	2005      	movs	r0, #5
 80016c6:	f000 f9ff 	bl	8001ac8 <set_apptimer>
		*packet++ = r; //  
 80016ca:	4f1f      	ldr	r7, [pc, #124]	; (8001748 <app_main+0xe8>)
	int ret = 0;
 80016cc:	2400      	movs	r4, #0
		if (chk_apptimer(5))
 80016ce:	2005      	movs	r0, #5
 80016d0:	f000 fa1a 	bl	8001b08 <chk_apptimer>
 80016d4:	bb60      	cbnz	r0, 8001730 <app_main+0xd0>
		if (!isgetc_from_lora())
 80016d6:	f7ff fdc5 	bl	8001264 <isgetc_from_lora>
 80016da:	2800      	cmp	r0, #0
 80016dc:	d0f7      	beq.n	80016ce <app_main+0x6e>
		r = lora_getc(); //  
 80016de:	f7ff fdb4 	bl	800124a <lora_getc>
 80016e2:	b2c0      	uxtb	r0, r0
		if (r == '\n')
 80016e4:	280a      	cmp	r0, #10
		*packet++ = r; //  
 80016e6:	55e0      	strb	r0, [r4, r7]
		ret++;
 80016e8:	f104 0401 	add.w	r4, r4, #1
		if (r == '\n')
 80016ec:	d1ef      	bne.n	80016ce <app_main+0x6e>
			dataSize = get_lora_message (dataFromLora);
 80016ee:	4b17      	ldr	r3, [pc, #92]	; (800174c <app_main+0xec>)
 80016f0:	601c      	str	r4, [r3, #0]
			if (dataSize == -1) {
 80016f2:	3401      	adds	r4, #1
 80016f4:	d102      	bne.n	80016fc <app_main+0x9c>
				printf ("SS_AT_RX_ERROR\r\n");
 80016f6:	4816      	ldr	r0, [pc, #88]	; (8001750 <app_main+0xf0>)
 80016f8:	f000 fc28 	bl	8001f4c <puts>
			printf ("%s", dataFromLora);
 80016fc:	4912      	ldr	r1, [pc, #72]	; (8001748 <app_main+0xe8>)
 80016fe:	4815      	ldr	r0, [pc, #84]	; (8001754 <app_main+0xf4>)
 8001700:	f000 fbb0 	bl	8001e64 <iprintf>
		lora_message_analysis();
 8001704:	f7ff fdb6 	bl	8001274 <lora_message_analysis>
		lora_command_process();
 8001708:	f7ff fe6e 	bl	80013e8 <lora_command_process>
		if (loraCycleUplinkFlag == 1 && loraTransmitFlag == 1) lora_OTB_CyUp_test();
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <app_main+0xf8>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d105      	bne.n	8001720 <app_main+0xc0>
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <app_main+0xfc>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d101      	bne.n	8001720 <app_main+0xc0>
 800171c:	f7ff ff6c 	bl	80015f8 <lora_OTB_CyUp_test>
		count++;
 8001720:	4a0f      	ldr	r2, [pc, #60]	; (8001760 <app_main+0x100>)
 8001722:	6813      	ldr	r3, [r2, #0]
 8001724:	3301      	adds	r3, #1
 8001726:	6013      	str	r3, [r2, #0]
		if (isgetc_from_console()) // Console   
 8001728:	e7a3      	b.n	8001672 <app_main+0x12>
			return -1;
 800172a:	f04f 34ff 	mov.w	r4, #4294967295
 800172e:	e7ba      	b.n	80016a6 <app_main+0x46>
			return -1;
 8001730:	f04f 34ff 	mov.w	r4, #4294967295
 8001734:	e7db      	b.n	80016ee <app_main+0x8e>
 8001736:	bf00      	nop
 8001738:	08003317 	.word	0x08003317
 800173c:	20000094 	.word	0x20000094
 8001740:	20000a50 	.word	0x20000a50
 8001744:	080030d4 	.word	0x080030d4
 8001748:	2000012a 	.word	0x2000012a
 800174c:	20000a48 	.word	0x20000a48
 8001750:	080030dd 	.word	0x080030dd
 8001754:	080030ed 	.word	0x080030ed
 8001758:	200001c0 	.word	0x200001c0
 800175c:	20000008 	.word	0x20000008
 8001760:	20000090 	.word	0x20000090

08001764 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001764:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001766:	2214      	movs	r2, #20
{
 8001768:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	eb0d 0002 	add.w	r0, sp, r2
 800176e:	2100      	movs	r1, #0
 8001770:	f000 fb6f 	bl	8001e52 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001774:	2400      	movs	r4, #0
 8001776:	4b1e      	ldr	r3, [pc, #120]	; (80017f0 <MX_GPIO_Init+0x8c>)
 8001778:	9401      	str	r4, [sp, #4]
 800177a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_RESET);
 800177c:	4d1d      	ldr	r5, [pc, #116]	; (80017f4 <MX_GPIO_Init+0x90>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800177e:	f042 0204 	orr.w	r2, r2, #4
 8001782:	631a      	str	r2, [r3, #48]	; 0x30
 8001784:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001786:	f002 0204 	and.w	r2, r2, #4
 800178a:	9201      	str	r2, [sp, #4]
 800178c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800178e:	9402      	str	r4, [sp, #8]
 8001790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001792:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001796:	631a      	str	r2, [r3, #48]	; 0x30
 8001798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800179a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800179e:	9202      	str	r2, [sp, #8]
 80017a0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a2:	9403      	str	r4, [sp, #12]
 80017a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017a6:	f042 0201 	orr.w	r2, r2, #1
 80017aa:	631a      	str	r2, [r3, #48]	; 0x30
 80017ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ae:	f002 0201 	and.w	r2, r2, #1
 80017b2:	9203      	str	r2, [sp, #12]
 80017b4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	9404      	str	r4, [sp, #16]
 80017b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ba:	f042 0202 	orr.w	r2, r2, #2
 80017be:	631a      	str	r2, [r3, #48]	; 0x30
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_RESET);
 80017c8:	4622      	mov	r2, r4
 80017ca:	4628      	mov	r0, r5
 80017cc:	f240 2102 	movw	r1, #514	; 0x202
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d0:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_RESET);
 80017d2:	f7ff f887 	bl	80008e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_9;
 80017d6:	f240 2302 	movw	r3, #514	; 0x202
 80017da:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017dc:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017de:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017e0:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017e8:	f7fe ff9c 	bl	8000724 <HAL_GPIO_Init>

}
 80017ec:	b00b      	add	sp, #44	; 0x2c
 80017ee:	bd30      	pop	{r4, r5, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020800 	.word	0x40020800

080017f8 <_write>:
/* USER CODE BEGIN PFP */
extern char set_apptimer(int id, int expires);
extern char chk_apptimer(int id);
extern void app_main();
int _write(int file, char *p, int len)
{
 80017f8:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart1, (uint8_t *)p, len, 10);
 80017fa:	230a      	movs	r3, #10
{
 80017fc:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart1, (uint8_t *)p, len, 10);
 80017fe:	4803      	ldr	r0, [pc, #12]	; (800180c <_write+0x14>)
 8001800:	b292      	uxth	r2, r2
 8001802:	f7ff fbc9 	bl	8000f98 <HAL_UART_Transmit>
	return len;
}
 8001806:	4620      	mov	r0, r4
 8001808:	bd10      	pop	{r4, pc}
 800180a:	bf00      	nop
 800180c:	20000ac0 	.word	0x20000ac0

08001810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001810:	b530      	push	{r4, r5, lr}
 8001812:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001814:	2230      	movs	r2, #48	; 0x30
 8001816:	2100      	movs	r1, #0
 8001818:	a808      	add	r0, sp, #32
 800181a:	f000 fb1a 	bl	8001e52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181e:	2100      	movs	r1, #0
 8001820:	2214      	movs	r2, #20
 8001822:	a803      	add	r0, sp, #12
 8001824:	f000 fb15 	bl	8001e52 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001828:	2400      	movs	r4, #0
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <SystemClock_Config+0x8c>)
 800182c:	9401      	str	r4, [sp, #4]
 800182e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001830:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001834:	641a      	str	r2, [r3, #64]	; 0x40
 8001836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001840:	4b17      	ldr	r3, [pc, #92]	; (80018a0 <SystemClock_Config+0x90>)
 8001842:	9402      	str	r4, [sp, #8]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800184e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001850:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001854:	9302      	str	r3, [sp, #8]
 8001856:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001858:	2301      	movs	r3, #1
 800185a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800185c:	2310      	movs	r3, #16
 800185e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001860:	2308      	movs	r3, #8
 8001862:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001864:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001866:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001868:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800186a:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800186c:	2304      	movs	r3, #4
 800186e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001870:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001872:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001874:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001876:	f7ff f83b 	bl	80008f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187a:	230f      	movs	r3, #15
 800187c:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800187e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001882:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001884:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001886:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800188a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800188c:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800188e:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001890:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001892:	f7ff fa01 	bl	8000c98 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001896:	b015      	add	sp, #84	; 0x54
 8001898:	bd30      	pop	{r4, r5, pc}
 800189a:	bf00      	nop
 800189c:	40023800 	.word	0x40023800
 80018a0:	40007000 	.word	0x40007000

080018a4 <main>:
{
 80018a4:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 80018a6:	f7fe fe8f 	bl	80005c8 <HAL_Init>
  SystemClock_Config();
 80018aa:	f7ff ffb1 	bl	8001810 <SystemClock_Config>
  MX_GPIO_Init();
 80018ae:	f7ff ff59 	bl	8001764 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80018b2:	f000 f955 	bl	8001b60 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80018b6:	f000 f96f 	bl	8001b98 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80018ba:	f000 f989 	bl	8001bd0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80018be:	f000 f9a3 	bl	8001c08 <MX_USART6_UART_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	4611      	mov	r1, r2
 80018c6:	2025      	movs	r0, #37	; 0x25
 80018c8:	f7fe fed0 	bl	800066c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018cc:	2025      	movs	r0, #37	; 0x25
 80018ce:	f7fe ff01 	bl	80006d4 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018d2:	2200      	movs	r2, #0
 80018d4:	4611      	mov	r1, r2
 80018d6:	2026      	movs	r0, #38	; 0x26
 80018d8:	f7fe fec8 	bl	800066c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018dc:	2026      	movs	r0, #38	; 0x26
 80018de:	f7fe fef9 	bl	80006d4 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80018e2:	2200      	movs	r2, #0
 80018e4:	4611      	mov	r1, r2
 80018e6:	2027      	movs	r0, #39	; 0x27
 80018e8:	f7fe fec0 	bl	800066c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80018ec:	2027      	movs	r0, #39	; 0x27
 80018ee:	f7fe fef1 	bl	80006d4 <HAL_NVIC_EnableIRQ>
  /* USART6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80018f2:	2200      	movs	r2, #0
 80018f4:	4611      	mov	r1, r2
 80018f6:	2047      	movs	r0, #71	; 0x47
 80018f8:	f7fe feb8 	bl	800066c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 80018fc:	2047      	movs	r0, #71	; 0x47
 80018fe:	f7fe fee9 	bl	80006d4 <HAL_NVIC_EnableIRQ>
  Ringbuf_init();
 8001902:	f7ff fba9 	bl	8001058 <Ringbuf_init>
  printf("smartoutlet main program start...\r\n");
 8001906:	4823      	ldr	r0, [pc, #140]	; (8001994 <main+0xf0>)
 8001908:	f000 fb20 	bl	8001f4c <puts>
  SysTick_Config(SystemCoreClock / 1000);
 800190c:	4b22      	ldr	r3, [pc, #136]	; (8001998 <main+0xf4>)
 800190e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	fbb3 f3f2 	udiv	r3, r3, r2
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001918:	3b01      	subs	r3, #1
 800191a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800191e:	d209      	bcs.n	8001934 <main+0x90>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001920:	4a1e      	ldr	r2, [pc, #120]	; (800199c <main+0xf8>)
 8001922:	6053      	str	r3, [r2, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001924:	4b1e      	ldr	r3, [pc, #120]	; (80019a0 <main+0xfc>)
 8001926:	21f0      	movs	r1, #240	; 0xf0
 8001928:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800192c:	2300      	movs	r3, #0
 800192e:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001930:	2307      	movs	r3, #7
 8001932:	6013      	str	r3, [r2, #0]
  	  printf("%d sec\r\n", i+1);
 8001934:	4d1b      	ldr	r5, [pc, #108]	; (80019a4 <main+0x100>)
{
 8001936:	2400      	movs	r4, #0
	  HAL_Delay(1000);
 8001938:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  	  printf("%d sec\r\n", i+1);
 800193c:	3401      	adds	r4, #1
	  HAL_Delay(1000);
 800193e:	f7fe fe6f 	bl	8000620 <HAL_Delay>
  	  printf("%d sec\r\n", i+1);
 8001942:	4621      	mov	r1, r4
 8001944:	4628      	mov	r0, r5
 8001946:	f000 fa8d 	bl	8001e64 <iprintf>
  for (int i = 0; i < 10; i++)
 800194a:	2c0a      	cmp	r4, #10
 800194c:	d1f4      	bne.n	8001938 <main+0x94>
  set_apptimer(1, 1000);
 800194e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001952:	2001      	movs	r0, #1
 8001954:	f000 f8b8 	bl	8001ac8 <set_apptimer>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_SET);
 8001958:	2201      	movs	r2, #1
 800195a:	f240 2102 	movw	r1, #514	; 0x202
 800195e:	4812      	ldr	r0, [pc, #72]	; (80019a8 <main+0x104>)
 8001960:	f7fe ffc0 	bl	80008e4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001964:	4620      	mov	r0, r4
 8001966:	f7fe fe5b 	bl	8000620 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f240 2102 	movw	r1, #514	; 0x202
 8001970:	480d      	ldr	r0, [pc, #52]	; (80019a8 <main+0x104>)
 8001972:	f7fe ffb7 	bl	80008e4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001976:	4620      	mov	r0, r4
 8001978:	f7fe fe52 	bl	8000620 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_9, GPIO_PIN_SET);
 800197c:	2201      	movs	r2, #1
 800197e:	f240 2102 	movw	r1, #514	; 0x202
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <main+0x104>)
 8001984:	f7fe ffae 	bl	80008e4 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8001988:	4620      	mov	r0, r4
 800198a:	f7fe fe49 	bl	8000620 <HAL_Delay>
  app_main();
 800198e:	f7ff fe67 	bl	8001660 <app_main>
 8001992:	e7fe      	b.n	8001992 <main+0xee>
 8001994:	0800330b 	.word	0x0800330b
 8001998:	2000000c 	.word	0x2000000c
 800199c:	e000e010 	.word	0xe000e010
 80019a0:	e000ed00 	.word	0xe000ed00
 80019a4:	0800332e 	.word	0x0800332e
 80019a8:	40020800 	.word	0x40020800

080019ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019ac:	4770      	bx	lr
	...

080019b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019b0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	4b0c      	ldr	r3, [pc, #48]	; (80019e4 <HAL_MspInit+0x34>)
 80019b4:	2100      	movs	r1, #0
 80019b6:	9100      	str	r1, [sp, #0]
 80019b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019be:	645a      	str	r2, [r3, #68]	; 0x44
 80019c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019c2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019c6:	9200      	str	r2, [sp, #0]
 80019c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ca:	9101      	str	r1, [sp, #4]
 80019cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019d2:	641a      	str	r2, [r3, #64]	; 0x40
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019de:	b002      	add	sp, #8
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800

080019e8 <NMI_Handler>:
 80019e8:	4770      	bx	lr

080019ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ea:	e7fe      	b.n	80019ea <HardFault_Handler>

080019ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ec:	e7fe      	b.n	80019ec <MemManage_Handler>

080019ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019ee:	e7fe      	b.n	80019ee <BusFault_Handler>

080019f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019f0:	e7fe      	b.n	80019f0 <UsageFault_Handler>

080019f2 <SVC_Handler>:
 80019f2:	4770      	bx	lr

080019f4 <DebugMon_Handler>:
 80019f4:	4770      	bx	lr

080019f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f6:	4770      	bx	lr

080019f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fa:	f7fe fdff 	bl	80005fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
  /* USER CODE END SysTick_IRQn 1 */
}
 80019fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001a02:	f7fe be8b 	b.w	800071c <HAL_SYSTICK_IRQHandler>
	...

08001a08 <USART1_IRQHandler>:
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */
	_isr_cnt++;
 8001a08:	4a03      	ldr	r2, [pc, #12]	; (8001a18 <USART1_IRQHandler+0x10>)
	Uart_isr(&huart1, 0);
 8001a0a:	4804      	ldr	r0, [pc, #16]	; (8001a1c <USART1_IRQHandler+0x14>)
	_isr_cnt++;
 8001a0c:	6813      	ldr	r3, [r2, #0]
	Uart_isr(&huart1, 0);
 8001a0e:	2100      	movs	r1, #0
	_isr_cnt++;
 8001a10:	3301      	adds	r3, #1
 8001a12:	6013      	str	r3, [r2, #0]
	Uart_isr(&huart1, 0);
 8001a14:	f7ff bbd8 	b.w	80011c8 <Uart_isr>
 8001a18:	200001cc 	.word	0x200001cc
 8001a1c:	20000ac0 	.word	0x20000ac0

08001a20 <USART2_IRQHandler>:
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */
	Uart_isr(&huart2, 1);
 8001a20:	2101      	movs	r1, #1
 8001a22:	4801      	ldr	r0, [pc, #4]	; (8001a28 <USART2_IRQHandler+0x8>)
 8001a24:	f7ff bbd0 	b.w	80011c8 <Uart_isr>
 8001a28:	20000b40 	.word	0x20000b40

08001a2c <USART3_IRQHandler>:
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */
	Uart_isr(&huart3, 2);
 8001a2c:	2102      	movs	r1, #2
 8001a2e:	4801      	ldr	r0, [pc, #4]	; (8001a34 <USART3_IRQHandler+0x8>)
 8001a30:	f7ff bbca 	b.w	80011c8 <Uart_isr>
 8001a34:	20000a80 	.word	0x20000a80

08001a38 <USART6_IRQHandler>:
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */
	Uart_isr(&huart6, 3);
 8001a38:	2103      	movs	r1, #3
 8001a3a:	4801      	ldr	r0, [pc, #4]	; (8001a40 <USART6_IRQHandler+0x8>)
 8001a3c:	f7ff bbc4 	b.w	80011c8 <Uart_isr>
 8001a40:	20000b00 	.word	0x20000b00

08001a44 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a44:	b570      	push	{r4, r5, r6, lr}
 8001a46:	460e      	mov	r6, r1
 8001a48:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a4a:	460c      	mov	r4, r1
 8001a4c:	1ba3      	subs	r3, r4, r6
 8001a4e:	429d      	cmp	r5, r3
 8001a50:	dc01      	bgt.n	8001a56 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001a52:	4628      	mov	r0, r5
 8001a54:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001a56:	f3af 8000 	nop.w
 8001a5a:	f804 0b01 	strb.w	r0, [r4], #1
 8001a5e:	e7f5      	b.n	8001a4c <_read+0x8>

08001a60 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8001a60:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001a62:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <_sbrk+0x2c>)
 8001a64:	6819      	ldr	r1, [r3, #0]
{
 8001a66:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001a68:	b909      	cbnz	r1, 8001a6e <_sbrk+0xe>
		heap_end = &end;
 8001a6a:	4909      	ldr	r1, [pc, #36]	; (8001a90 <_sbrk+0x30>)
 8001a6c:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001a6e:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001a70:	4669      	mov	r1, sp
 8001a72:	4402      	add	r2, r0
 8001a74:	428a      	cmp	r2, r1
 8001a76:	d906      	bls.n	8001a86 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001a78:	f000 f9b2 	bl	8001de0 <__errno>
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001a86:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001a88:	bd08      	pop	{r3, pc}
 8001a8a:	bf00      	nop
 8001a8c:	200001d0 	.word	0x200001d0
 8001a90:	20000b84 	.word	0x20000b84

08001a94 <_close>:

int _close(int file)
{
	return -1;
}
 8001a94:	f04f 30ff 	mov.w	r0, #4294967295
 8001a98:	4770      	bx	lr

08001a9a <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001a9a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a9e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	4770      	bx	lr

08001aa4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001aa4:	2001      	movs	r0, #1
 8001aa6:	4770      	bx	lr

08001aa8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	4770      	bx	lr

08001aac <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <SystemInit+0x18>)
 8001aae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001ab2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001aba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	4770      	bx	lr
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00

08001ac8 <set_apptimer>:
	 ((long)((a) - (b)) >= 0))


char set_apptimer(int id, int expires)
{
    if (id > MAXTIMER || id < 0)
 8001ac8:	280a      	cmp	r0, #10
{
 8001aca:	b510      	push	{r4, lr}
 8001acc:	4602      	mov	r2, r0
    if (id > MAXTIMER || id < 0)
 8001ace:	d905      	bls.n	8001adc <set_apptimer+0x14>
    {
        printf("MAXTIMER = %d, id = %d\r\n", MAXTIMER, id);
 8001ad0:	210a      	movs	r1, #10
 8001ad2:	480a      	ldr	r0, [pc, #40]	; (8001afc <set_apptimer+0x34>)
 8001ad4:	f000 f9c6 	bl	8001e64 <iprintf>
        return 0;
 8001ad8:	2000      	movs	r0, #0
 8001ada:	bd10      	pop	{r4, pc}
    }

    memset(&timer_list.expires[id], 0, sizeof(timer_list.expires[id]));
 8001adc:	3001      	adds	r0, #1
 8001ade:	4c08      	ldr	r4, [pc, #32]	; (8001b00 <set_apptimer+0x38>)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f844 3020 	str.w	r3, [r4, r0, lsl #2]

    if (timer_list.expires[id] == 0)
 8001ae6:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001aea:	6850      	ldr	r0, [r2, #4]
 8001aec:	2800      	cmp	r0, #0
 8001aee:	d1f3      	bne.n	8001ad8 <set_apptimer+0x10>
    {
    	timer_list.expires[id] = jiffies + expires;
 8001af0:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <set_apptimer+0x3c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4419      	add	r1, r3
 8001af6:	6051      	str	r1, [r2, #4]

    	return 1;
 8001af8:	2001      	movs	r0, #1
 8001afa:	bd10      	pop	{r4, pc}
 8001afc:	0800334f 	.word	0x0800334f
 8001b00:	20000a54 	.word	0x20000a54
 8001b04:	200001d8 	.word	0x200001d8

08001b08 <chk_apptimer>:
    	return 0;
}

char chk_apptimer(int id)
{
    if (id > MAXTIMER || id < 0)
 8001b08:	280a      	cmp	r0, #10
{
 8001b0a:	b508      	push	{r3, lr}
 8001b0c:	4602      	mov	r2, r0
    if (id > MAXTIMER || id < 0)
 8001b0e:	d905      	bls.n	8001b1c <chk_apptimer+0x14>
    {
        printf("MAXTIMER = %d, id = %d\r\n",MAXTIMER,id);
 8001b10:	210a      	movs	r1, #10
 8001b12:	4809      	ldr	r0, [pc, #36]	; (8001b38 <chk_apptimer+0x30>)
 8001b14:	f000 f9a6 	bl	8001e64 <iprintf>
        return 0;
 8001b18:	2000      	movs	r0, #0
 8001b1a:	bd08      	pop	{r3, pc}
    }

    if (time_after_eq(jiffies, timer_list.expires[id]))
 8001b1c:	4b07      	ldr	r3, [pc, #28]	; (8001b3c <chk_apptimer+0x34>)
 8001b1e:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8001b22:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <chk_apptimer+0x38>)
 8001b24:	6851      	ldr	r1, [r2, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	1a5b      	subs	r3, r3, r1
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	f04f 0000 	mov.w	r0, #0
    {
    	timer_list.expires[id] = 0;
 8001b30:	bfa4      	itt	ge
 8001b32:	6050      	strge	r0, [r2, #4]
    	return 1;
 8001b34:	2001      	movge	r0, #1
    }
    else
    	return 0;
}
 8001b36:	bd08      	pop	{r3, pc}
 8001b38:	0800334f 	.word	0x0800334f
 8001b3c:	20000a54 	.word	0x20000a54
 8001b40:	200001d8 	.word	0x200001d8

08001b44 <HAL_SYSTICK_Callback>:
	timer_list.index = 0;
}

void HAL_SYSTICK_Callback(void)
{
	g_sSysTickCnt++;
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <HAL_SYSTICK_Callback+0x14>)
 8001b46:	6813      	ldr	r3, [r2, #0]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	6013      	str	r3, [r2, #0]
	jiffies++;
 8001b4c:	4a03      	ldr	r2, [pc, #12]	; (8001b5c <HAL_SYSTICK_Callback+0x18>)
 8001b4e:	6813      	ldr	r3, [r2, #0]
 8001b50:	3301      	adds	r3, #1
 8001b52:	6013      	str	r3, [r2, #0]
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	200001d4 	.word	0x200001d4
 8001b5c:	200001d8 	.word	0x200001d8

08001b60 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b60:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8001b62:	480b      	ldr	r0, [pc, #44]	; (8001b90 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8001b64:	4b0b      	ldr	r3, [pc, #44]	; (8001b94 <MX_USART1_UART_Init+0x34>)
 8001b66:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8001b6a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b6e:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b70:	2300      	movs	r3, #0
 8001b72:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b74:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b76:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b78:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b7c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b7e:	f7ff f9dd 	bl	8000f3c <HAL_UART_Init>
 8001b82:	b118      	cbz	r0, 8001b8c <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001b84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001b88:	f7ff bf10 	b.w	80019ac <Error_Handler>
 8001b8c:	bd08      	pop	{r3, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000ac0 	.word	0x20000ac0
 8001b94:	40011000 	.word	0x40011000

08001b98 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b98:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8001b9a:	480b      	ldr	r0, [pc, #44]	; (8001bc8 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 9600;
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <MX_USART2_UART_Init+0x34>)
 8001b9e:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8001ba2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ba6:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bac:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bae:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bb0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bb4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001bb6:	f7ff f9c1 	bl	8000f3c <HAL_UART_Init>
 8001bba:	b118      	cbz	r0, 8001bc4 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001bbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001bc0:	f7ff bef4 	b.w	80019ac <Error_Handler>
 8001bc4:	bd08      	pop	{r3, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000b40 	.word	0x20000b40
 8001bcc:	40004400 	.word	0x40004400

08001bd0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001bd0:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8001bd2:	480b      	ldr	r0, [pc, #44]	; (8001c00 <MX_USART3_UART_Init+0x30>)
  huart3.Init.BaudRate = 115200;
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <MX_USART3_UART_Init+0x34>)
 8001bd6:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8001bda:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bde:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001be0:	2300      	movs	r3, #0
 8001be2:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001be4:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001be6:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001be8:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bea:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bec:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bee:	f7ff f9a5 	bl	8000f3c <HAL_UART_Init>
 8001bf2:	b118      	cbz	r0, 8001bfc <MX_USART3_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001bf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001bf8:	f7ff bed8 	b.w	80019ac <Error_Handler>
 8001bfc:	bd08      	pop	{r3, pc}
 8001bfe:	bf00      	nop
 8001c00:	20000a80 	.word	0x20000a80
 8001c04:	40004800 	.word	0x40004800

08001c08 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001c08:	b508      	push	{r3, lr}

  huart6.Instance = USART6;
 8001c0a:	480b      	ldr	r0, [pc, #44]	; (8001c38 <MX_USART6_UART_Init+0x30>)
  huart6.Init.BaudRate = 9600;
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <MX_USART6_UART_Init+0x34>)
 8001c0e:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8001c12:	e880 4008 	stmia.w	r0, {r3, lr}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c16:	220c      	movs	r2, #12
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001c1c:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001c1e:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001c20:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c22:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c24:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001c26:	f7ff f989 	bl	8000f3c <HAL_UART_Init>
 8001c2a:	b118      	cbz	r0, 8001c34 <MX_USART6_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001c2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001c30:	f7ff bebc 	b.w	80019ac <Error_Handler>
 8001c34:	bd08      	pop	{r3, pc}
 8001c36:	bf00      	nop
 8001c38:	20000b00 	.word	0x20000b00
 8001c3c:	40011400 	.word	0x40011400

08001c40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c40:	b510      	push	{r4, lr}
 8001c42:	4604      	mov	r4, r0
 8001c44:	b08e      	sub	sp, #56	; 0x38

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c46:	2214      	movs	r2, #20
 8001c48:	2100      	movs	r1, #0
 8001c4a:	a809      	add	r0, sp, #36	; 0x24
 8001c4c:	f000 f901 	bl	8001e52 <memset>
  if(uartHandle->Instance==USART1)
 8001c50:	6823      	ldr	r3, [r4, #0]
 8001c52:	4a46      	ldr	r2, [pc, #280]	; (8001d6c <HAL_UART_MspInit+0x12c>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d124      	bne.n	8001ca2 <HAL_UART_MspInit+0x62>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c58:	4b45      	ldr	r3, [pc, #276]	; (8001d70 <HAL_UART_MspInit+0x130>)
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	9101      	str	r1, [sp, #4]
 8001c5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c60:	f042 0210 	orr.w	r2, r2, #16
 8001c64:	645a      	str	r2, [r3, #68]	; 0x44
 8001c66:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001c68:	f002 0210 	and.w	r2, r2, #16
 8001c6c:	9201      	str	r2, [sp, #4]
 8001c6e:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c70:	9102      	str	r1, [sp, #8]
 8001c72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c74:	f042 0201 	orr.w	r2, r2, #1
 8001c78:	631a      	str	r2, [r3, #48]	; 0x30
 8001c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7c:	f003 0301 	and.w	r3, r3, #1
 8001c80:	9302      	str	r3, [sp, #8]
 8001c82:	9b02      	ldr	r3, [sp, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001c84:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c88:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	4838      	ldr	r0, [pc, #224]	; (8001d74 <HAL_UART_MspInit+0x134>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c94:	2307      	movs	r3, #7
 8001c96:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c98:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9a:	f7fe fd43 	bl	8000724 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001c9e:	b00e      	add	sp, #56	; 0x38
 8001ca0:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8001ca2:	4a35      	ldr	r2, [pc, #212]	; (8001d78 <HAL_UART_MspInit+0x138>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d117      	bne.n	8001cd8 <HAL_UART_MspInit+0x98>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ca8:	4b31      	ldr	r3, [pc, #196]	; (8001d70 <HAL_UART_MspInit+0x130>)
 8001caa:	2100      	movs	r1, #0
 8001cac:	9103      	str	r1, [sp, #12]
 8001cae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cb0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001cb4:	641a      	str	r2, [r3, #64]	; 0x40
 8001cb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cb8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001cbc:	9203      	str	r2, [sp, #12]
 8001cbe:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc0:	9104      	str	r1, [sp, #16]
 8001cc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cc4:	f042 0201 	orr.w	r2, r2, #1
 8001cc8:	631a      	str	r2, [r3, #48]	; 0x30
 8001cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ccc:	f003 0301 	and.w	r3, r3, #1
 8001cd0:	9304      	str	r3, [sp, #16]
 8001cd2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cd4:	230c      	movs	r3, #12
 8001cd6:	e7d7      	b.n	8001c88 <HAL_UART_MspInit+0x48>
  else if(uartHandle->Instance==USART3)
 8001cd8:	4a28      	ldr	r2, [pc, #160]	; (8001d7c <HAL_UART_MspInit+0x13c>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d121      	bne.n	8001d22 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cde:	4b24      	ldr	r3, [pc, #144]	; (8001d70 <HAL_UART_MspInit+0x130>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce0:	4827      	ldr	r0, [pc, #156]	; (8001d80 <HAL_UART_MspInit+0x140>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	9105      	str	r1, [sp, #20]
 8001ce6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ce8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001cec:	641a      	str	r2, [r3, #64]	; 0x40
 8001cee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cf0:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8001cf4:	9205      	str	r2, [sp, #20]
 8001cf6:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf8:	9106      	str	r1, [sp, #24]
 8001cfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cfc:	f042 0202 	orr.w	r2, r2, #2
 8001d00:	631a      	str	r2, [r3, #48]	; 0x30
 8001d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d04:	f003 0302 	and.w	r3, r3, #2
 8001d08:	9306      	str	r3, [sp, #24]
 8001d0a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d0c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d10:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d12:	2302      	movs	r3, #2
 8001d14:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1e:	a909      	add	r1, sp, #36	; 0x24
 8001d20:	e7bb      	b.n	8001c9a <HAL_UART_MspInit+0x5a>
  else if(uartHandle->Instance==USART6)
 8001d22:	4a18      	ldr	r2, [pc, #96]	; (8001d84 <HAL_UART_MspInit+0x144>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d1ba      	bne.n	8001c9e <HAL_UART_MspInit+0x5e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d28:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_UART_MspInit+0x130>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d2a:	4817      	ldr	r0, [pc, #92]	; (8001d88 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_USART6_CLK_ENABLE();
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	9107      	str	r1, [sp, #28]
 8001d30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d32:	f042 0220 	orr.w	r2, r2, #32
 8001d36:	645a      	str	r2, [r3, #68]	; 0x44
 8001d38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001d3a:	f002 0220 	and.w	r2, r2, #32
 8001d3e:	9207      	str	r2, [sp, #28]
 8001d40:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d42:	9108      	str	r1, [sp, #32]
 8001d44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d46:	f042 0204 	orr.w	r2, r2, #4
 8001d4a:	631a      	str	r2, [r3, #48]	; 0x30
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	9308      	str	r3, [sp, #32]
 8001d54:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d56:	23c0      	movs	r3, #192	; 0xc0
 8001d58:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001d62:	2308      	movs	r3, #8
 8001d64:	930d      	str	r3, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d66:	a909      	add	r1, sp, #36	; 0x24
 8001d68:	e797      	b.n	8001c9a <HAL_UART_MspInit+0x5a>
 8001d6a:	bf00      	nop
 8001d6c:	40011000 	.word	0x40011000
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40020000 	.word	0x40020000
 8001d78:	40004400 	.word	0x40004400
 8001d7c:	40004800 	.word	0x40004800
 8001d80:	40020400 	.word	0x40020400
 8001d84:	40011400 	.word	0x40011400
 8001d88:	40020800 	.word	0x40020800

08001d8c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d8c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dc4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d90:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d92:	e003      	b.n	8001d9c <LoopCopyDataInit>

08001d94 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d94:	4b0c      	ldr	r3, [pc, #48]	; (8001dc8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d96:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d98:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d9a:	3104      	adds	r1, #4

08001d9c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d9c:	480b      	ldr	r0, [pc, #44]	; (8001dcc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001da0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001da2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001da4:	d3f6      	bcc.n	8001d94 <CopyDataInit>
  ldr  r2, =_sbss
 8001da6:	4a0b      	ldr	r2, [pc, #44]	; (8001dd4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001da8:	e002      	b.n	8001db0 <LoopFillZerobss>

08001daa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001daa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001dac:	f842 3b04 	str.w	r3, [r2], #4

08001db0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001db0:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001db2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001db4:	d3f9      	bcc.n	8001daa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001db6:	f7ff fe79 	bl	8001aac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dba:	f000 f817 	bl	8001dec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dbe:	f7ff fd71 	bl	80018a4 <main>
  bx  lr    
 8001dc2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001dc4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001dc8:	08003410 	.word	0x08003410
  ldr  r0, =_sdata
 8001dcc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001dd0:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001dd4:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001dd8:	20000b84 	.word	0x20000b84

08001ddc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ddc:	e7fe      	b.n	8001ddc <ADC_IRQHandler>
	...

08001de0 <__errno>:
 8001de0:	4b01      	ldr	r3, [pc, #4]	; (8001de8 <__errno+0x8>)
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	20000010 	.word	0x20000010

08001dec <__libc_init_array>:
 8001dec:	b570      	push	{r4, r5, r6, lr}
 8001dee:	4e0d      	ldr	r6, [pc, #52]	; (8001e24 <__libc_init_array+0x38>)
 8001df0:	4c0d      	ldr	r4, [pc, #52]	; (8001e28 <__libc_init_array+0x3c>)
 8001df2:	1ba4      	subs	r4, r4, r6
 8001df4:	10a4      	asrs	r4, r4, #2
 8001df6:	2500      	movs	r5, #0
 8001df8:	42a5      	cmp	r5, r4
 8001dfa:	d109      	bne.n	8001e10 <__libc_init_array+0x24>
 8001dfc:	4e0b      	ldr	r6, [pc, #44]	; (8001e2c <__libc_init_array+0x40>)
 8001dfe:	4c0c      	ldr	r4, [pc, #48]	; (8001e30 <__libc_init_array+0x44>)
 8001e00:	f001 f956 	bl	80030b0 <_init>
 8001e04:	1ba4      	subs	r4, r4, r6
 8001e06:	10a4      	asrs	r4, r4, #2
 8001e08:	2500      	movs	r5, #0
 8001e0a:	42a5      	cmp	r5, r4
 8001e0c:	d105      	bne.n	8001e1a <__libc_init_array+0x2e>
 8001e0e:	bd70      	pop	{r4, r5, r6, pc}
 8001e10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e14:	4798      	blx	r3
 8001e16:	3501      	adds	r5, #1
 8001e18:	e7ee      	b.n	8001df8 <__libc_init_array+0xc>
 8001e1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e1e:	4798      	blx	r3
 8001e20:	3501      	adds	r5, #1
 8001e22:	e7f2      	b.n	8001e0a <__libc_init_array+0x1e>
 8001e24:	08003408 	.word	0x08003408
 8001e28:	08003408 	.word	0x08003408
 8001e2c:	08003408 	.word	0x08003408
 8001e30:	0800340c 	.word	0x0800340c

08001e34 <memcmp>:
 8001e34:	b510      	push	{r4, lr}
 8001e36:	3901      	subs	r1, #1
 8001e38:	4402      	add	r2, r0
 8001e3a:	4290      	cmp	r0, r2
 8001e3c:	d101      	bne.n	8001e42 <memcmp+0xe>
 8001e3e:	2000      	movs	r0, #0
 8001e40:	bd10      	pop	{r4, pc}
 8001e42:	f810 3b01 	ldrb.w	r3, [r0], #1
 8001e46:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8001e4a:	42a3      	cmp	r3, r4
 8001e4c:	d0f5      	beq.n	8001e3a <memcmp+0x6>
 8001e4e:	1b18      	subs	r0, r3, r4
 8001e50:	bd10      	pop	{r4, pc}

08001e52 <memset>:
 8001e52:	4402      	add	r2, r0
 8001e54:	4603      	mov	r3, r0
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d100      	bne.n	8001e5c <memset+0xa>
 8001e5a:	4770      	bx	lr
 8001e5c:	f803 1b01 	strb.w	r1, [r3], #1
 8001e60:	e7f9      	b.n	8001e56 <memset+0x4>
	...

08001e64 <iprintf>:
 8001e64:	b40f      	push	{r0, r1, r2, r3}
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <iprintf+0x2c>)
 8001e68:	b513      	push	{r0, r1, r4, lr}
 8001e6a:	681c      	ldr	r4, [r3, #0]
 8001e6c:	b124      	cbz	r4, 8001e78 <iprintf+0x14>
 8001e6e:	69a3      	ldr	r3, [r4, #24]
 8001e70:	b913      	cbnz	r3, 8001e78 <iprintf+0x14>
 8001e72:	4620      	mov	r0, r4
 8001e74:	f000 fa48 	bl	8002308 <__sinit>
 8001e78:	ab05      	add	r3, sp, #20
 8001e7a:	9a04      	ldr	r2, [sp, #16]
 8001e7c:	68a1      	ldr	r1, [r4, #8]
 8001e7e:	9301      	str	r3, [sp, #4]
 8001e80:	4620      	mov	r0, r4
 8001e82:	f000 fd55 	bl	8002930 <_vfiprintf_r>
 8001e86:	b002      	add	sp, #8
 8001e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001e8c:	b004      	add	sp, #16
 8001e8e:	4770      	bx	lr
 8001e90:	20000010 	.word	0x20000010

08001e94 <_puts_r>:
 8001e94:	b570      	push	{r4, r5, r6, lr}
 8001e96:	460e      	mov	r6, r1
 8001e98:	4605      	mov	r5, r0
 8001e9a:	b118      	cbz	r0, 8001ea4 <_puts_r+0x10>
 8001e9c:	6983      	ldr	r3, [r0, #24]
 8001e9e:	b90b      	cbnz	r3, 8001ea4 <_puts_r+0x10>
 8001ea0:	f000 fa32 	bl	8002308 <__sinit>
 8001ea4:	69ab      	ldr	r3, [r5, #24]
 8001ea6:	68ac      	ldr	r4, [r5, #8]
 8001ea8:	b913      	cbnz	r3, 8001eb0 <_puts_r+0x1c>
 8001eaa:	4628      	mov	r0, r5
 8001eac:	f000 fa2c 	bl	8002308 <__sinit>
 8001eb0:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <_puts_r+0xac>)
 8001eb2:	429c      	cmp	r4, r3
 8001eb4:	d117      	bne.n	8001ee6 <_puts_r+0x52>
 8001eb6:	686c      	ldr	r4, [r5, #4]
 8001eb8:	89a3      	ldrh	r3, [r4, #12]
 8001eba:	071b      	lsls	r3, r3, #28
 8001ebc:	d51d      	bpl.n	8001efa <_puts_r+0x66>
 8001ebe:	6923      	ldr	r3, [r4, #16]
 8001ec0:	b1db      	cbz	r3, 8001efa <_puts_r+0x66>
 8001ec2:	3e01      	subs	r6, #1
 8001ec4:	68a3      	ldr	r3, [r4, #8]
 8001ec6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001eca:	3b01      	subs	r3, #1
 8001ecc:	60a3      	str	r3, [r4, #8]
 8001ece:	b9e9      	cbnz	r1, 8001f0c <_puts_r+0x78>
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	da2e      	bge.n	8001f32 <_puts_r+0x9e>
 8001ed4:	4622      	mov	r2, r4
 8001ed6:	210a      	movs	r1, #10
 8001ed8:	4628      	mov	r0, r5
 8001eda:	f000 f863 	bl	8001fa4 <__swbuf_r>
 8001ede:	3001      	adds	r0, #1
 8001ee0:	d011      	beq.n	8001f06 <_puts_r+0x72>
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	bd70      	pop	{r4, r5, r6, pc}
 8001ee6:	4b17      	ldr	r3, [pc, #92]	; (8001f44 <_puts_r+0xb0>)
 8001ee8:	429c      	cmp	r4, r3
 8001eea:	d101      	bne.n	8001ef0 <_puts_r+0x5c>
 8001eec:	68ac      	ldr	r4, [r5, #8]
 8001eee:	e7e3      	b.n	8001eb8 <_puts_r+0x24>
 8001ef0:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <_puts_r+0xb4>)
 8001ef2:	429c      	cmp	r4, r3
 8001ef4:	bf08      	it	eq
 8001ef6:	68ec      	ldreq	r4, [r5, #12]
 8001ef8:	e7de      	b.n	8001eb8 <_puts_r+0x24>
 8001efa:	4621      	mov	r1, r4
 8001efc:	4628      	mov	r0, r5
 8001efe:	f000 f8a3 	bl	8002048 <__swsetup_r>
 8001f02:	2800      	cmp	r0, #0
 8001f04:	d0dd      	beq.n	8001ec2 <_puts_r+0x2e>
 8001f06:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0a:	bd70      	pop	{r4, r5, r6, pc}
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	da04      	bge.n	8001f1a <_puts_r+0x86>
 8001f10:	69a2      	ldr	r2, [r4, #24]
 8001f12:	4293      	cmp	r3, r2
 8001f14:	db06      	blt.n	8001f24 <_puts_r+0x90>
 8001f16:	290a      	cmp	r1, #10
 8001f18:	d004      	beq.n	8001f24 <_puts_r+0x90>
 8001f1a:	6823      	ldr	r3, [r4, #0]
 8001f1c:	1c5a      	adds	r2, r3, #1
 8001f1e:	6022      	str	r2, [r4, #0]
 8001f20:	7019      	strb	r1, [r3, #0]
 8001f22:	e7cf      	b.n	8001ec4 <_puts_r+0x30>
 8001f24:	4622      	mov	r2, r4
 8001f26:	4628      	mov	r0, r5
 8001f28:	f000 f83c 	bl	8001fa4 <__swbuf_r>
 8001f2c:	3001      	adds	r0, #1
 8001f2e:	d1c9      	bne.n	8001ec4 <_puts_r+0x30>
 8001f30:	e7e9      	b.n	8001f06 <_puts_r+0x72>
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	200a      	movs	r0, #10
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	6022      	str	r2, [r4, #0]
 8001f3a:	7018      	strb	r0, [r3, #0]
 8001f3c:	bd70      	pop	{r4, r5, r6, pc}
 8001f3e:	bf00      	nop
 8001f40:	0800338c 	.word	0x0800338c
 8001f44:	080033ac 	.word	0x080033ac
 8001f48:	0800336c 	.word	0x0800336c

08001f4c <puts>:
 8001f4c:	4b02      	ldr	r3, [pc, #8]	; (8001f58 <puts+0xc>)
 8001f4e:	4601      	mov	r1, r0
 8001f50:	6818      	ldr	r0, [r3, #0]
 8001f52:	f7ff bf9f 	b.w	8001e94 <_puts_r>
 8001f56:	bf00      	nop
 8001f58:	20000010 	.word	0x20000010

08001f5c <siprintf>:
 8001f5c:	b40e      	push	{r1, r2, r3}
 8001f5e:	b500      	push	{lr}
 8001f60:	b09c      	sub	sp, #112	; 0x70
 8001f62:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001f66:	ab1d      	add	r3, sp, #116	; 0x74
 8001f68:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001f6c:	9002      	str	r0, [sp, #8]
 8001f6e:	9006      	str	r0, [sp, #24]
 8001f70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001f74:	480a      	ldr	r0, [pc, #40]	; (8001fa0 <siprintf+0x44>)
 8001f76:	9104      	str	r1, [sp, #16]
 8001f78:	9107      	str	r1, [sp, #28]
 8001f7a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001f7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f82:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001f86:	6800      	ldr	r0, [r0, #0]
 8001f88:	9301      	str	r3, [sp, #4]
 8001f8a:	a902      	add	r1, sp, #8
 8001f8c:	f000 fbb2 	bl	80026f4 <_svfiprintf_r>
 8001f90:	9b02      	ldr	r3, [sp, #8]
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	b01c      	add	sp, #112	; 0x70
 8001f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8001f9c:	b003      	add	sp, #12
 8001f9e:	4770      	bx	lr
 8001fa0:	20000010 	.word	0x20000010

08001fa4 <__swbuf_r>:
 8001fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fa6:	460e      	mov	r6, r1
 8001fa8:	4614      	mov	r4, r2
 8001faa:	4605      	mov	r5, r0
 8001fac:	b118      	cbz	r0, 8001fb6 <__swbuf_r+0x12>
 8001fae:	6983      	ldr	r3, [r0, #24]
 8001fb0:	b90b      	cbnz	r3, 8001fb6 <__swbuf_r+0x12>
 8001fb2:	f000 f9a9 	bl	8002308 <__sinit>
 8001fb6:	4b21      	ldr	r3, [pc, #132]	; (800203c <__swbuf_r+0x98>)
 8001fb8:	429c      	cmp	r4, r3
 8001fba:	d12a      	bne.n	8002012 <__swbuf_r+0x6e>
 8001fbc:	686c      	ldr	r4, [r5, #4]
 8001fbe:	69a3      	ldr	r3, [r4, #24]
 8001fc0:	60a3      	str	r3, [r4, #8]
 8001fc2:	89a3      	ldrh	r3, [r4, #12]
 8001fc4:	071a      	lsls	r2, r3, #28
 8001fc6:	d52e      	bpl.n	8002026 <__swbuf_r+0x82>
 8001fc8:	6923      	ldr	r3, [r4, #16]
 8001fca:	b363      	cbz	r3, 8002026 <__swbuf_r+0x82>
 8001fcc:	6923      	ldr	r3, [r4, #16]
 8001fce:	6820      	ldr	r0, [r4, #0]
 8001fd0:	1ac0      	subs	r0, r0, r3
 8001fd2:	6963      	ldr	r3, [r4, #20]
 8001fd4:	b2f6      	uxtb	r6, r6
 8001fd6:	4298      	cmp	r0, r3
 8001fd8:	4637      	mov	r7, r6
 8001fda:	db04      	blt.n	8001fe6 <__swbuf_r+0x42>
 8001fdc:	4621      	mov	r1, r4
 8001fde:	4628      	mov	r0, r5
 8001fe0:	f000 f928 	bl	8002234 <_fflush_r>
 8001fe4:	bb28      	cbnz	r0, 8002032 <__swbuf_r+0x8e>
 8001fe6:	68a3      	ldr	r3, [r4, #8]
 8001fe8:	3b01      	subs	r3, #1
 8001fea:	60a3      	str	r3, [r4, #8]
 8001fec:	6823      	ldr	r3, [r4, #0]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	6022      	str	r2, [r4, #0]
 8001ff2:	701e      	strb	r6, [r3, #0]
 8001ff4:	6963      	ldr	r3, [r4, #20]
 8001ff6:	3001      	adds	r0, #1
 8001ff8:	4298      	cmp	r0, r3
 8001ffa:	d004      	beq.n	8002006 <__swbuf_r+0x62>
 8001ffc:	89a3      	ldrh	r3, [r4, #12]
 8001ffe:	07db      	lsls	r3, r3, #31
 8002000:	d519      	bpl.n	8002036 <__swbuf_r+0x92>
 8002002:	2e0a      	cmp	r6, #10
 8002004:	d117      	bne.n	8002036 <__swbuf_r+0x92>
 8002006:	4621      	mov	r1, r4
 8002008:	4628      	mov	r0, r5
 800200a:	f000 f913 	bl	8002234 <_fflush_r>
 800200e:	b190      	cbz	r0, 8002036 <__swbuf_r+0x92>
 8002010:	e00f      	b.n	8002032 <__swbuf_r+0x8e>
 8002012:	4b0b      	ldr	r3, [pc, #44]	; (8002040 <__swbuf_r+0x9c>)
 8002014:	429c      	cmp	r4, r3
 8002016:	d101      	bne.n	800201c <__swbuf_r+0x78>
 8002018:	68ac      	ldr	r4, [r5, #8]
 800201a:	e7d0      	b.n	8001fbe <__swbuf_r+0x1a>
 800201c:	4b09      	ldr	r3, [pc, #36]	; (8002044 <__swbuf_r+0xa0>)
 800201e:	429c      	cmp	r4, r3
 8002020:	bf08      	it	eq
 8002022:	68ec      	ldreq	r4, [r5, #12]
 8002024:	e7cb      	b.n	8001fbe <__swbuf_r+0x1a>
 8002026:	4621      	mov	r1, r4
 8002028:	4628      	mov	r0, r5
 800202a:	f000 f80d 	bl	8002048 <__swsetup_r>
 800202e:	2800      	cmp	r0, #0
 8002030:	d0cc      	beq.n	8001fcc <__swbuf_r+0x28>
 8002032:	f04f 37ff 	mov.w	r7, #4294967295
 8002036:	4638      	mov	r0, r7
 8002038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800203a:	bf00      	nop
 800203c:	0800338c 	.word	0x0800338c
 8002040:	080033ac 	.word	0x080033ac
 8002044:	0800336c 	.word	0x0800336c

08002048 <__swsetup_r>:
 8002048:	4b32      	ldr	r3, [pc, #200]	; (8002114 <__swsetup_r+0xcc>)
 800204a:	b570      	push	{r4, r5, r6, lr}
 800204c:	681d      	ldr	r5, [r3, #0]
 800204e:	4606      	mov	r6, r0
 8002050:	460c      	mov	r4, r1
 8002052:	b125      	cbz	r5, 800205e <__swsetup_r+0x16>
 8002054:	69ab      	ldr	r3, [r5, #24]
 8002056:	b913      	cbnz	r3, 800205e <__swsetup_r+0x16>
 8002058:	4628      	mov	r0, r5
 800205a:	f000 f955 	bl	8002308 <__sinit>
 800205e:	4b2e      	ldr	r3, [pc, #184]	; (8002118 <__swsetup_r+0xd0>)
 8002060:	429c      	cmp	r4, r3
 8002062:	d10f      	bne.n	8002084 <__swsetup_r+0x3c>
 8002064:	686c      	ldr	r4, [r5, #4]
 8002066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800206a:	b29a      	uxth	r2, r3
 800206c:	0715      	lsls	r5, r2, #28
 800206e:	d42c      	bmi.n	80020ca <__swsetup_r+0x82>
 8002070:	06d0      	lsls	r0, r2, #27
 8002072:	d411      	bmi.n	8002098 <__swsetup_r+0x50>
 8002074:	2209      	movs	r2, #9
 8002076:	6032      	str	r2, [r6, #0]
 8002078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800207c:	81a3      	strh	r3, [r4, #12]
 800207e:	f04f 30ff 	mov.w	r0, #4294967295
 8002082:	bd70      	pop	{r4, r5, r6, pc}
 8002084:	4b25      	ldr	r3, [pc, #148]	; (800211c <__swsetup_r+0xd4>)
 8002086:	429c      	cmp	r4, r3
 8002088:	d101      	bne.n	800208e <__swsetup_r+0x46>
 800208a:	68ac      	ldr	r4, [r5, #8]
 800208c:	e7eb      	b.n	8002066 <__swsetup_r+0x1e>
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <__swsetup_r+0xd8>)
 8002090:	429c      	cmp	r4, r3
 8002092:	bf08      	it	eq
 8002094:	68ec      	ldreq	r4, [r5, #12]
 8002096:	e7e6      	b.n	8002066 <__swsetup_r+0x1e>
 8002098:	0751      	lsls	r1, r2, #29
 800209a:	d512      	bpl.n	80020c2 <__swsetup_r+0x7a>
 800209c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800209e:	b141      	cbz	r1, 80020b2 <__swsetup_r+0x6a>
 80020a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020a4:	4299      	cmp	r1, r3
 80020a6:	d002      	beq.n	80020ae <__swsetup_r+0x66>
 80020a8:	4630      	mov	r0, r6
 80020aa:	f000 fa1b 	bl	80024e4 <_free_r>
 80020ae:	2300      	movs	r3, #0
 80020b0:	6363      	str	r3, [r4, #52]	; 0x34
 80020b2:	89a3      	ldrh	r3, [r4, #12]
 80020b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80020b8:	81a3      	strh	r3, [r4, #12]
 80020ba:	2300      	movs	r3, #0
 80020bc:	6063      	str	r3, [r4, #4]
 80020be:	6923      	ldr	r3, [r4, #16]
 80020c0:	6023      	str	r3, [r4, #0]
 80020c2:	89a3      	ldrh	r3, [r4, #12]
 80020c4:	f043 0308 	orr.w	r3, r3, #8
 80020c8:	81a3      	strh	r3, [r4, #12]
 80020ca:	6923      	ldr	r3, [r4, #16]
 80020cc:	b94b      	cbnz	r3, 80020e2 <__swsetup_r+0x9a>
 80020ce:	89a3      	ldrh	r3, [r4, #12]
 80020d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80020d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020d8:	d003      	beq.n	80020e2 <__swsetup_r+0x9a>
 80020da:	4621      	mov	r1, r4
 80020dc:	4630      	mov	r0, r6
 80020de:	f000 f9c1 	bl	8002464 <__smakebuf_r>
 80020e2:	89a2      	ldrh	r2, [r4, #12]
 80020e4:	f012 0301 	ands.w	r3, r2, #1
 80020e8:	d00c      	beq.n	8002104 <__swsetup_r+0xbc>
 80020ea:	2300      	movs	r3, #0
 80020ec:	60a3      	str	r3, [r4, #8]
 80020ee:	6963      	ldr	r3, [r4, #20]
 80020f0:	425b      	negs	r3, r3
 80020f2:	61a3      	str	r3, [r4, #24]
 80020f4:	6923      	ldr	r3, [r4, #16]
 80020f6:	b953      	cbnz	r3, 800210e <__swsetup_r+0xc6>
 80020f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002100:	d1ba      	bne.n	8002078 <__swsetup_r+0x30>
 8002102:	bd70      	pop	{r4, r5, r6, pc}
 8002104:	0792      	lsls	r2, r2, #30
 8002106:	bf58      	it	pl
 8002108:	6963      	ldrpl	r3, [r4, #20]
 800210a:	60a3      	str	r3, [r4, #8]
 800210c:	e7f2      	b.n	80020f4 <__swsetup_r+0xac>
 800210e:	2000      	movs	r0, #0
 8002110:	e7f7      	b.n	8002102 <__swsetup_r+0xba>
 8002112:	bf00      	nop
 8002114:	20000010 	.word	0x20000010
 8002118:	0800338c 	.word	0x0800338c
 800211c:	080033ac 	.word	0x080033ac
 8002120:	0800336c 	.word	0x0800336c

08002124 <__sflush_r>:
 8002124:	898a      	ldrh	r2, [r1, #12]
 8002126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800212a:	4605      	mov	r5, r0
 800212c:	0710      	lsls	r0, r2, #28
 800212e:	460c      	mov	r4, r1
 8002130:	d45a      	bmi.n	80021e8 <__sflush_r+0xc4>
 8002132:	684b      	ldr	r3, [r1, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	dc05      	bgt.n	8002144 <__sflush_r+0x20>
 8002138:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	dc02      	bgt.n	8002144 <__sflush_r+0x20>
 800213e:	2000      	movs	r0, #0
 8002140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002144:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002146:	2e00      	cmp	r6, #0
 8002148:	d0f9      	beq.n	800213e <__sflush_r+0x1a>
 800214a:	2300      	movs	r3, #0
 800214c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002150:	682f      	ldr	r7, [r5, #0]
 8002152:	602b      	str	r3, [r5, #0]
 8002154:	d033      	beq.n	80021be <__sflush_r+0x9a>
 8002156:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002158:	89a3      	ldrh	r3, [r4, #12]
 800215a:	075a      	lsls	r2, r3, #29
 800215c:	d505      	bpl.n	800216a <__sflush_r+0x46>
 800215e:	6863      	ldr	r3, [r4, #4]
 8002160:	1ac0      	subs	r0, r0, r3
 8002162:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002164:	b10b      	cbz	r3, 800216a <__sflush_r+0x46>
 8002166:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002168:	1ac0      	subs	r0, r0, r3
 800216a:	2300      	movs	r3, #0
 800216c:	4602      	mov	r2, r0
 800216e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002170:	6a21      	ldr	r1, [r4, #32]
 8002172:	4628      	mov	r0, r5
 8002174:	47b0      	blx	r6
 8002176:	1c43      	adds	r3, r0, #1
 8002178:	89a3      	ldrh	r3, [r4, #12]
 800217a:	d106      	bne.n	800218a <__sflush_r+0x66>
 800217c:	6829      	ldr	r1, [r5, #0]
 800217e:	291d      	cmp	r1, #29
 8002180:	d84b      	bhi.n	800221a <__sflush_r+0xf6>
 8002182:	4a2b      	ldr	r2, [pc, #172]	; (8002230 <__sflush_r+0x10c>)
 8002184:	40ca      	lsrs	r2, r1
 8002186:	07d6      	lsls	r6, r2, #31
 8002188:	d547      	bpl.n	800221a <__sflush_r+0xf6>
 800218a:	2200      	movs	r2, #0
 800218c:	6062      	str	r2, [r4, #4]
 800218e:	04d9      	lsls	r1, r3, #19
 8002190:	6922      	ldr	r2, [r4, #16]
 8002192:	6022      	str	r2, [r4, #0]
 8002194:	d504      	bpl.n	80021a0 <__sflush_r+0x7c>
 8002196:	1c42      	adds	r2, r0, #1
 8002198:	d101      	bne.n	800219e <__sflush_r+0x7a>
 800219a:	682b      	ldr	r3, [r5, #0]
 800219c:	b903      	cbnz	r3, 80021a0 <__sflush_r+0x7c>
 800219e:	6560      	str	r0, [r4, #84]	; 0x54
 80021a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021a2:	602f      	str	r7, [r5, #0]
 80021a4:	2900      	cmp	r1, #0
 80021a6:	d0ca      	beq.n	800213e <__sflush_r+0x1a>
 80021a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021ac:	4299      	cmp	r1, r3
 80021ae:	d002      	beq.n	80021b6 <__sflush_r+0x92>
 80021b0:	4628      	mov	r0, r5
 80021b2:	f000 f997 	bl	80024e4 <_free_r>
 80021b6:	2000      	movs	r0, #0
 80021b8:	6360      	str	r0, [r4, #52]	; 0x34
 80021ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021be:	6a21      	ldr	r1, [r4, #32]
 80021c0:	2301      	movs	r3, #1
 80021c2:	4628      	mov	r0, r5
 80021c4:	47b0      	blx	r6
 80021c6:	1c41      	adds	r1, r0, #1
 80021c8:	d1c6      	bne.n	8002158 <__sflush_r+0x34>
 80021ca:	682b      	ldr	r3, [r5, #0]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0c3      	beq.n	8002158 <__sflush_r+0x34>
 80021d0:	2b1d      	cmp	r3, #29
 80021d2:	d001      	beq.n	80021d8 <__sflush_r+0xb4>
 80021d4:	2b16      	cmp	r3, #22
 80021d6:	d101      	bne.n	80021dc <__sflush_r+0xb8>
 80021d8:	602f      	str	r7, [r5, #0]
 80021da:	e7b0      	b.n	800213e <__sflush_r+0x1a>
 80021dc:	89a3      	ldrh	r3, [r4, #12]
 80021de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021e2:	81a3      	strh	r3, [r4, #12]
 80021e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021e8:	690f      	ldr	r7, [r1, #16]
 80021ea:	2f00      	cmp	r7, #0
 80021ec:	d0a7      	beq.n	800213e <__sflush_r+0x1a>
 80021ee:	0793      	lsls	r3, r2, #30
 80021f0:	680e      	ldr	r6, [r1, #0]
 80021f2:	bf08      	it	eq
 80021f4:	694b      	ldreq	r3, [r1, #20]
 80021f6:	600f      	str	r7, [r1, #0]
 80021f8:	bf18      	it	ne
 80021fa:	2300      	movne	r3, #0
 80021fc:	eba6 0807 	sub.w	r8, r6, r7
 8002200:	608b      	str	r3, [r1, #8]
 8002202:	f1b8 0f00 	cmp.w	r8, #0
 8002206:	dd9a      	ble.n	800213e <__sflush_r+0x1a>
 8002208:	4643      	mov	r3, r8
 800220a:	463a      	mov	r2, r7
 800220c:	6a21      	ldr	r1, [r4, #32]
 800220e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002210:	4628      	mov	r0, r5
 8002212:	47b0      	blx	r6
 8002214:	2800      	cmp	r0, #0
 8002216:	dc07      	bgt.n	8002228 <__sflush_r+0x104>
 8002218:	89a3      	ldrh	r3, [r4, #12]
 800221a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800221e:	81a3      	strh	r3, [r4, #12]
 8002220:	f04f 30ff 	mov.w	r0, #4294967295
 8002224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002228:	4407      	add	r7, r0
 800222a:	eba8 0800 	sub.w	r8, r8, r0
 800222e:	e7e8      	b.n	8002202 <__sflush_r+0xde>
 8002230:	20400001 	.word	0x20400001

08002234 <_fflush_r>:
 8002234:	b538      	push	{r3, r4, r5, lr}
 8002236:	690b      	ldr	r3, [r1, #16]
 8002238:	4605      	mov	r5, r0
 800223a:	460c      	mov	r4, r1
 800223c:	b1db      	cbz	r3, 8002276 <_fflush_r+0x42>
 800223e:	b118      	cbz	r0, 8002248 <_fflush_r+0x14>
 8002240:	6983      	ldr	r3, [r0, #24]
 8002242:	b90b      	cbnz	r3, 8002248 <_fflush_r+0x14>
 8002244:	f000 f860 	bl	8002308 <__sinit>
 8002248:	4b0c      	ldr	r3, [pc, #48]	; (800227c <_fflush_r+0x48>)
 800224a:	429c      	cmp	r4, r3
 800224c:	d109      	bne.n	8002262 <_fflush_r+0x2e>
 800224e:	686c      	ldr	r4, [r5, #4]
 8002250:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002254:	b17b      	cbz	r3, 8002276 <_fflush_r+0x42>
 8002256:	4621      	mov	r1, r4
 8002258:	4628      	mov	r0, r5
 800225a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800225e:	f7ff bf61 	b.w	8002124 <__sflush_r>
 8002262:	4b07      	ldr	r3, [pc, #28]	; (8002280 <_fflush_r+0x4c>)
 8002264:	429c      	cmp	r4, r3
 8002266:	d101      	bne.n	800226c <_fflush_r+0x38>
 8002268:	68ac      	ldr	r4, [r5, #8]
 800226a:	e7f1      	b.n	8002250 <_fflush_r+0x1c>
 800226c:	4b05      	ldr	r3, [pc, #20]	; (8002284 <_fflush_r+0x50>)
 800226e:	429c      	cmp	r4, r3
 8002270:	bf08      	it	eq
 8002272:	68ec      	ldreq	r4, [r5, #12]
 8002274:	e7ec      	b.n	8002250 <_fflush_r+0x1c>
 8002276:	2000      	movs	r0, #0
 8002278:	bd38      	pop	{r3, r4, r5, pc}
 800227a:	bf00      	nop
 800227c:	0800338c 	.word	0x0800338c
 8002280:	080033ac 	.word	0x080033ac
 8002284:	0800336c 	.word	0x0800336c

08002288 <_cleanup_r>:
 8002288:	4901      	ldr	r1, [pc, #4]	; (8002290 <_cleanup_r+0x8>)
 800228a:	f000 b8a9 	b.w	80023e0 <_fwalk_reent>
 800228e:	bf00      	nop
 8002290:	08002235 	.word	0x08002235

08002294 <std.isra.0>:
 8002294:	2300      	movs	r3, #0
 8002296:	b510      	push	{r4, lr}
 8002298:	4604      	mov	r4, r0
 800229a:	6003      	str	r3, [r0, #0]
 800229c:	6043      	str	r3, [r0, #4]
 800229e:	6083      	str	r3, [r0, #8]
 80022a0:	8181      	strh	r1, [r0, #12]
 80022a2:	6643      	str	r3, [r0, #100]	; 0x64
 80022a4:	81c2      	strh	r2, [r0, #14]
 80022a6:	6103      	str	r3, [r0, #16]
 80022a8:	6143      	str	r3, [r0, #20]
 80022aa:	6183      	str	r3, [r0, #24]
 80022ac:	4619      	mov	r1, r3
 80022ae:	2208      	movs	r2, #8
 80022b0:	305c      	adds	r0, #92	; 0x5c
 80022b2:	f7ff fdce 	bl	8001e52 <memset>
 80022b6:	4b05      	ldr	r3, [pc, #20]	; (80022cc <std.isra.0+0x38>)
 80022b8:	6263      	str	r3, [r4, #36]	; 0x24
 80022ba:	4b05      	ldr	r3, [pc, #20]	; (80022d0 <std.isra.0+0x3c>)
 80022bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80022be:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <std.isra.0+0x40>)
 80022c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022c2:	4b05      	ldr	r3, [pc, #20]	; (80022d8 <std.isra.0+0x44>)
 80022c4:	6224      	str	r4, [r4, #32]
 80022c6:	6323      	str	r3, [r4, #48]	; 0x30
 80022c8:	bd10      	pop	{r4, pc}
 80022ca:	bf00      	nop
 80022cc:	08002ea9 	.word	0x08002ea9
 80022d0:	08002ecb 	.word	0x08002ecb
 80022d4:	08002f03 	.word	0x08002f03
 80022d8:	08002f27 	.word	0x08002f27

080022dc <__sfmoreglue>:
 80022dc:	b570      	push	{r4, r5, r6, lr}
 80022de:	1e4a      	subs	r2, r1, #1
 80022e0:	2568      	movs	r5, #104	; 0x68
 80022e2:	4355      	muls	r5, r2
 80022e4:	460e      	mov	r6, r1
 80022e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80022ea:	f000 f949 	bl	8002580 <_malloc_r>
 80022ee:	4604      	mov	r4, r0
 80022f0:	b140      	cbz	r0, 8002304 <__sfmoreglue+0x28>
 80022f2:	2100      	movs	r1, #0
 80022f4:	e880 0042 	stmia.w	r0, {r1, r6}
 80022f8:	300c      	adds	r0, #12
 80022fa:	60a0      	str	r0, [r4, #8]
 80022fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002300:	f7ff fda7 	bl	8001e52 <memset>
 8002304:	4620      	mov	r0, r4
 8002306:	bd70      	pop	{r4, r5, r6, pc}

08002308 <__sinit>:
 8002308:	6983      	ldr	r3, [r0, #24]
 800230a:	b510      	push	{r4, lr}
 800230c:	4604      	mov	r4, r0
 800230e:	bb33      	cbnz	r3, 800235e <__sinit+0x56>
 8002310:	6483      	str	r3, [r0, #72]	; 0x48
 8002312:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002314:	6503      	str	r3, [r0, #80]	; 0x50
 8002316:	4b12      	ldr	r3, [pc, #72]	; (8002360 <__sinit+0x58>)
 8002318:	4a12      	ldr	r2, [pc, #72]	; (8002364 <__sinit+0x5c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6282      	str	r2, [r0, #40]	; 0x28
 800231e:	4298      	cmp	r0, r3
 8002320:	bf04      	itt	eq
 8002322:	2301      	moveq	r3, #1
 8002324:	6183      	streq	r3, [r0, #24]
 8002326:	f000 f81f 	bl	8002368 <__sfp>
 800232a:	6060      	str	r0, [r4, #4]
 800232c:	4620      	mov	r0, r4
 800232e:	f000 f81b 	bl	8002368 <__sfp>
 8002332:	60a0      	str	r0, [r4, #8]
 8002334:	4620      	mov	r0, r4
 8002336:	f000 f817 	bl	8002368 <__sfp>
 800233a:	2200      	movs	r2, #0
 800233c:	60e0      	str	r0, [r4, #12]
 800233e:	2104      	movs	r1, #4
 8002340:	6860      	ldr	r0, [r4, #4]
 8002342:	f7ff ffa7 	bl	8002294 <std.isra.0>
 8002346:	2201      	movs	r2, #1
 8002348:	2109      	movs	r1, #9
 800234a:	68a0      	ldr	r0, [r4, #8]
 800234c:	f7ff ffa2 	bl	8002294 <std.isra.0>
 8002350:	2202      	movs	r2, #2
 8002352:	2112      	movs	r1, #18
 8002354:	68e0      	ldr	r0, [r4, #12]
 8002356:	f7ff ff9d 	bl	8002294 <std.isra.0>
 800235a:	2301      	movs	r3, #1
 800235c:	61a3      	str	r3, [r4, #24]
 800235e:	bd10      	pop	{r4, pc}
 8002360:	08003368 	.word	0x08003368
 8002364:	08002289 	.word	0x08002289

08002368 <__sfp>:
 8002368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800236a:	4b1c      	ldr	r3, [pc, #112]	; (80023dc <__sfp+0x74>)
 800236c:	681e      	ldr	r6, [r3, #0]
 800236e:	69b3      	ldr	r3, [r6, #24]
 8002370:	4607      	mov	r7, r0
 8002372:	b913      	cbnz	r3, 800237a <__sfp+0x12>
 8002374:	4630      	mov	r0, r6
 8002376:	f7ff ffc7 	bl	8002308 <__sinit>
 800237a:	3648      	adds	r6, #72	; 0x48
 800237c:	68b4      	ldr	r4, [r6, #8]
 800237e:	6873      	ldr	r3, [r6, #4]
 8002380:	3b01      	subs	r3, #1
 8002382:	d503      	bpl.n	800238c <__sfp+0x24>
 8002384:	6833      	ldr	r3, [r6, #0]
 8002386:	b133      	cbz	r3, 8002396 <__sfp+0x2e>
 8002388:	6836      	ldr	r6, [r6, #0]
 800238a:	e7f7      	b.n	800237c <__sfp+0x14>
 800238c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002390:	b16d      	cbz	r5, 80023ae <__sfp+0x46>
 8002392:	3468      	adds	r4, #104	; 0x68
 8002394:	e7f4      	b.n	8002380 <__sfp+0x18>
 8002396:	2104      	movs	r1, #4
 8002398:	4638      	mov	r0, r7
 800239a:	f7ff ff9f 	bl	80022dc <__sfmoreglue>
 800239e:	6030      	str	r0, [r6, #0]
 80023a0:	2800      	cmp	r0, #0
 80023a2:	d1f1      	bne.n	8002388 <__sfp+0x20>
 80023a4:	230c      	movs	r3, #12
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	4604      	mov	r4, r0
 80023aa:	4620      	mov	r0, r4
 80023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b2:	81e3      	strh	r3, [r4, #14]
 80023b4:	2301      	movs	r3, #1
 80023b6:	81a3      	strh	r3, [r4, #12]
 80023b8:	6665      	str	r5, [r4, #100]	; 0x64
 80023ba:	6025      	str	r5, [r4, #0]
 80023bc:	60a5      	str	r5, [r4, #8]
 80023be:	6065      	str	r5, [r4, #4]
 80023c0:	6125      	str	r5, [r4, #16]
 80023c2:	6165      	str	r5, [r4, #20]
 80023c4:	61a5      	str	r5, [r4, #24]
 80023c6:	2208      	movs	r2, #8
 80023c8:	4629      	mov	r1, r5
 80023ca:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80023ce:	f7ff fd40 	bl	8001e52 <memset>
 80023d2:	6365      	str	r5, [r4, #52]	; 0x34
 80023d4:	63a5      	str	r5, [r4, #56]	; 0x38
 80023d6:	64a5      	str	r5, [r4, #72]	; 0x48
 80023d8:	64e5      	str	r5, [r4, #76]	; 0x4c
 80023da:	e7e6      	b.n	80023aa <__sfp+0x42>
 80023dc:	08003368 	.word	0x08003368

080023e0 <_fwalk_reent>:
 80023e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023e4:	4680      	mov	r8, r0
 80023e6:	4689      	mov	r9, r1
 80023e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80023ec:	2600      	movs	r6, #0
 80023ee:	b914      	cbnz	r4, 80023f6 <_fwalk_reent+0x16>
 80023f0:	4630      	mov	r0, r6
 80023f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023f6:	68a5      	ldr	r5, [r4, #8]
 80023f8:	6867      	ldr	r7, [r4, #4]
 80023fa:	3f01      	subs	r7, #1
 80023fc:	d501      	bpl.n	8002402 <_fwalk_reent+0x22>
 80023fe:	6824      	ldr	r4, [r4, #0]
 8002400:	e7f5      	b.n	80023ee <_fwalk_reent+0xe>
 8002402:	89ab      	ldrh	r3, [r5, #12]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d907      	bls.n	8002418 <_fwalk_reent+0x38>
 8002408:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800240c:	3301      	adds	r3, #1
 800240e:	d003      	beq.n	8002418 <_fwalk_reent+0x38>
 8002410:	4629      	mov	r1, r5
 8002412:	4640      	mov	r0, r8
 8002414:	47c8      	blx	r9
 8002416:	4306      	orrs	r6, r0
 8002418:	3568      	adds	r5, #104	; 0x68
 800241a:	e7ee      	b.n	80023fa <_fwalk_reent+0x1a>

0800241c <__swhatbuf_r>:
 800241c:	b570      	push	{r4, r5, r6, lr}
 800241e:	460e      	mov	r6, r1
 8002420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002424:	2900      	cmp	r1, #0
 8002426:	b090      	sub	sp, #64	; 0x40
 8002428:	4614      	mov	r4, r2
 800242a:	461d      	mov	r5, r3
 800242c:	da07      	bge.n	800243e <__swhatbuf_r+0x22>
 800242e:	2300      	movs	r3, #0
 8002430:	602b      	str	r3, [r5, #0]
 8002432:	89b3      	ldrh	r3, [r6, #12]
 8002434:	061a      	lsls	r2, r3, #24
 8002436:	d410      	bmi.n	800245a <__swhatbuf_r+0x3e>
 8002438:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800243c:	e00e      	b.n	800245c <__swhatbuf_r+0x40>
 800243e:	aa01      	add	r2, sp, #4
 8002440:	f000 fd98 	bl	8002f74 <_fstat_r>
 8002444:	2800      	cmp	r0, #0
 8002446:	dbf2      	blt.n	800242e <__swhatbuf_r+0x12>
 8002448:	9a02      	ldr	r2, [sp, #8]
 800244a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800244e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002452:	425a      	negs	r2, r3
 8002454:	415a      	adcs	r2, r3
 8002456:	602a      	str	r2, [r5, #0]
 8002458:	e7ee      	b.n	8002438 <__swhatbuf_r+0x1c>
 800245a:	2340      	movs	r3, #64	; 0x40
 800245c:	2000      	movs	r0, #0
 800245e:	6023      	str	r3, [r4, #0]
 8002460:	b010      	add	sp, #64	; 0x40
 8002462:	bd70      	pop	{r4, r5, r6, pc}

08002464 <__smakebuf_r>:
 8002464:	898b      	ldrh	r3, [r1, #12]
 8002466:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002468:	079d      	lsls	r5, r3, #30
 800246a:	4606      	mov	r6, r0
 800246c:	460c      	mov	r4, r1
 800246e:	d507      	bpl.n	8002480 <__smakebuf_r+0x1c>
 8002470:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002474:	6023      	str	r3, [r4, #0]
 8002476:	6123      	str	r3, [r4, #16]
 8002478:	2301      	movs	r3, #1
 800247a:	6163      	str	r3, [r4, #20]
 800247c:	b002      	add	sp, #8
 800247e:	bd70      	pop	{r4, r5, r6, pc}
 8002480:	ab01      	add	r3, sp, #4
 8002482:	466a      	mov	r2, sp
 8002484:	f7ff ffca 	bl	800241c <__swhatbuf_r>
 8002488:	9900      	ldr	r1, [sp, #0]
 800248a:	4605      	mov	r5, r0
 800248c:	4630      	mov	r0, r6
 800248e:	f000 f877 	bl	8002580 <_malloc_r>
 8002492:	b948      	cbnz	r0, 80024a8 <__smakebuf_r+0x44>
 8002494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002498:	059a      	lsls	r2, r3, #22
 800249a:	d4ef      	bmi.n	800247c <__smakebuf_r+0x18>
 800249c:	f023 0303 	bic.w	r3, r3, #3
 80024a0:	f043 0302 	orr.w	r3, r3, #2
 80024a4:	81a3      	strh	r3, [r4, #12]
 80024a6:	e7e3      	b.n	8002470 <__smakebuf_r+0xc>
 80024a8:	4b0d      	ldr	r3, [pc, #52]	; (80024e0 <__smakebuf_r+0x7c>)
 80024aa:	62b3      	str	r3, [r6, #40]	; 0x28
 80024ac:	89a3      	ldrh	r3, [r4, #12]
 80024ae:	6020      	str	r0, [r4, #0]
 80024b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024b4:	81a3      	strh	r3, [r4, #12]
 80024b6:	9b00      	ldr	r3, [sp, #0]
 80024b8:	6163      	str	r3, [r4, #20]
 80024ba:	9b01      	ldr	r3, [sp, #4]
 80024bc:	6120      	str	r0, [r4, #16]
 80024be:	b15b      	cbz	r3, 80024d8 <__smakebuf_r+0x74>
 80024c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024c4:	4630      	mov	r0, r6
 80024c6:	f000 fd67 	bl	8002f98 <_isatty_r>
 80024ca:	b128      	cbz	r0, 80024d8 <__smakebuf_r+0x74>
 80024cc:	89a3      	ldrh	r3, [r4, #12]
 80024ce:	f023 0303 	bic.w	r3, r3, #3
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	81a3      	strh	r3, [r4, #12]
 80024d8:	89a3      	ldrh	r3, [r4, #12]
 80024da:	431d      	orrs	r5, r3
 80024dc:	81a5      	strh	r5, [r4, #12]
 80024de:	e7cd      	b.n	800247c <__smakebuf_r+0x18>
 80024e0:	08002289 	.word	0x08002289

080024e4 <_free_r>:
 80024e4:	b538      	push	{r3, r4, r5, lr}
 80024e6:	4605      	mov	r5, r0
 80024e8:	2900      	cmp	r1, #0
 80024ea:	d045      	beq.n	8002578 <_free_r+0x94>
 80024ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024f0:	1f0c      	subs	r4, r1, #4
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bfb8      	it	lt
 80024f6:	18e4      	addlt	r4, r4, r3
 80024f8:	f000 fd95 	bl	8003026 <__malloc_lock>
 80024fc:	4a1f      	ldr	r2, [pc, #124]	; (800257c <_free_r+0x98>)
 80024fe:	6813      	ldr	r3, [r2, #0]
 8002500:	4610      	mov	r0, r2
 8002502:	b933      	cbnz	r3, 8002512 <_free_r+0x2e>
 8002504:	6063      	str	r3, [r4, #4]
 8002506:	6014      	str	r4, [r2, #0]
 8002508:	4628      	mov	r0, r5
 800250a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800250e:	f000 bd8b 	b.w	8003028 <__malloc_unlock>
 8002512:	42a3      	cmp	r3, r4
 8002514:	d90c      	bls.n	8002530 <_free_r+0x4c>
 8002516:	6821      	ldr	r1, [r4, #0]
 8002518:	1862      	adds	r2, r4, r1
 800251a:	4293      	cmp	r3, r2
 800251c:	bf04      	itt	eq
 800251e:	681a      	ldreq	r2, [r3, #0]
 8002520:	685b      	ldreq	r3, [r3, #4]
 8002522:	6063      	str	r3, [r4, #4]
 8002524:	bf04      	itt	eq
 8002526:	1852      	addeq	r2, r2, r1
 8002528:	6022      	streq	r2, [r4, #0]
 800252a:	6004      	str	r4, [r0, #0]
 800252c:	e7ec      	b.n	8002508 <_free_r+0x24>
 800252e:	4613      	mov	r3, r2
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	b10a      	cbz	r2, 8002538 <_free_r+0x54>
 8002534:	42a2      	cmp	r2, r4
 8002536:	d9fa      	bls.n	800252e <_free_r+0x4a>
 8002538:	6819      	ldr	r1, [r3, #0]
 800253a:	1858      	adds	r0, r3, r1
 800253c:	42a0      	cmp	r0, r4
 800253e:	d10b      	bne.n	8002558 <_free_r+0x74>
 8002540:	6820      	ldr	r0, [r4, #0]
 8002542:	4401      	add	r1, r0
 8002544:	1858      	adds	r0, r3, r1
 8002546:	4282      	cmp	r2, r0
 8002548:	6019      	str	r1, [r3, #0]
 800254a:	d1dd      	bne.n	8002508 <_free_r+0x24>
 800254c:	6810      	ldr	r0, [r2, #0]
 800254e:	6852      	ldr	r2, [r2, #4]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	4401      	add	r1, r0
 8002554:	6019      	str	r1, [r3, #0]
 8002556:	e7d7      	b.n	8002508 <_free_r+0x24>
 8002558:	d902      	bls.n	8002560 <_free_r+0x7c>
 800255a:	230c      	movs	r3, #12
 800255c:	602b      	str	r3, [r5, #0]
 800255e:	e7d3      	b.n	8002508 <_free_r+0x24>
 8002560:	6820      	ldr	r0, [r4, #0]
 8002562:	1821      	adds	r1, r4, r0
 8002564:	428a      	cmp	r2, r1
 8002566:	bf04      	itt	eq
 8002568:	6811      	ldreq	r1, [r2, #0]
 800256a:	6852      	ldreq	r2, [r2, #4]
 800256c:	6062      	str	r2, [r4, #4]
 800256e:	bf04      	itt	eq
 8002570:	1809      	addeq	r1, r1, r0
 8002572:	6021      	streq	r1, [r4, #0]
 8002574:	605c      	str	r4, [r3, #4]
 8002576:	e7c7      	b.n	8002508 <_free_r+0x24>
 8002578:	bd38      	pop	{r3, r4, r5, pc}
 800257a:	bf00      	nop
 800257c:	200001dc 	.word	0x200001dc

08002580 <_malloc_r>:
 8002580:	b570      	push	{r4, r5, r6, lr}
 8002582:	1ccd      	adds	r5, r1, #3
 8002584:	f025 0503 	bic.w	r5, r5, #3
 8002588:	3508      	adds	r5, #8
 800258a:	2d0c      	cmp	r5, #12
 800258c:	bf38      	it	cc
 800258e:	250c      	movcc	r5, #12
 8002590:	2d00      	cmp	r5, #0
 8002592:	4606      	mov	r6, r0
 8002594:	db01      	blt.n	800259a <_malloc_r+0x1a>
 8002596:	42a9      	cmp	r1, r5
 8002598:	d903      	bls.n	80025a2 <_malloc_r+0x22>
 800259a:	230c      	movs	r3, #12
 800259c:	6033      	str	r3, [r6, #0]
 800259e:	2000      	movs	r0, #0
 80025a0:	bd70      	pop	{r4, r5, r6, pc}
 80025a2:	f000 fd40 	bl	8003026 <__malloc_lock>
 80025a6:	4a23      	ldr	r2, [pc, #140]	; (8002634 <_malloc_r+0xb4>)
 80025a8:	6814      	ldr	r4, [r2, #0]
 80025aa:	4621      	mov	r1, r4
 80025ac:	b991      	cbnz	r1, 80025d4 <_malloc_r+0x54>
 80025ae:	4c22      	ldr	r4, [pc, #136]	; (8002638 <_malloc_r+0xb8>)
 80025b0:	6823      	ldr	r3, [r4, #0]
 80025b2:	b91b      	cbnz	r3, 80025bc <_malloc_r+0x3c>
 80025b4:	4630      	mov	r0, r6
 80025b6:	f000 fc67 	bl	8002e88 <_sbrk_r>
 80025ba:	6020      	str	r0, [r4, #0]
 80025bc:	4629      	mov	r1, r5
 80025be:	4630      	mov	r0, r6
 80025c0:	f000 fc62 	bl	8002e88 <_sbrk_r>
 80025c4:	1c43      	adds	r3, r0, #1
 80025c6:	d126      	bne.n	8002616 <_malloc_r+0x96>
 80025c8:	230c      	movs	r3, #12
 80025ca:	6033      	str	r3, [r6, #0]
 80025cc:	4630      	mov	r0, r6
 80025ce:	f000 fd2b 	bl	8003028 <__malloc_unlock>
 80025d2:	e7e4      	b.n	800259e <_malloc_r+0x1e>
 80025d4:	680b      	ldr	r3, [r1, #0]
 80025d6:	1b5b      	subs	r3, r3, r5
 80025d8:	d41a      	bmi.n	8002610 <_malloc_r+0x90>
 80025da:	2b0b      	cmp	r3, #11
 80025dc:	d90f      	bls.n	80025fe <_malloc_r+0x7e>
 80025de:	600b      	str	r3, [r1, #0]
 80025e0:	50cd      	str	r5, [r1, r3]
 80025e2:	18cc      	adds	r4, r1, r3
 80025e4:	4630      	mov	r0, r6
 80025e6:	f000 fd1f 	bl	8003028 <__malloc_unlock>
 80025ea:	f104 000b 	add.w	r0, r4, #11
 80025ee:	1d23      	adds	r3, r4, #4
 80025f0:	f020 0007 	bic.w	r0, r0, #7
 80025f4:	1ac3      	subs	r3, r0, r3
 80025f6:	d01b      	beq.n	8002630 <_malloc_r+0xb0>
 80025f8:	425a      	negs	r2, r3
 80025fa:	50e2      	str	r2, [r4, r3]
 80025fc:	bd70      	pop	{r4, r5, r6, pc}
 80025fe:	428c      	cmp	r4, r1
 8002600:	bf0d      	iteet	eq
 8002602:	6863      	ldreq	r3, [r4, #4]
 8002604:	684b      	ldrne	r3, [r1, #4]
 8002606:	6063      	strne	r3, [r4, #4]
 8002608:	6013      	streq	r3, [r2, #0]
 800260a:	bf18      	it	ne
 800260c:	460c      	movne	r4, r1
 800260e:	e7e9      	b.n	80025e4 <_malloc_r+0x64>
 8002610:	460c      	mov	r4, r1
 8002612:	6849      	ldr	r1, [r1, #4]
 8002614:	e7ca      	b.n	80025ac <_malloc_r+0x2c>
 8002616:	1cc4      	adds	r4, r0, #3
 8002618:	f024 0403 	bic.w	r4, r4, #3
 800261c:	42a0      	cmp	r0, r4
 800261e:	d005      	beq.n	800262c <_malloc_r+0xac>
 8002620:	1a21      	subs	r1, r4, r0
 8002622:	4630      	mov	r0, r6
 8002624:	f000 fc30 	bl	8002e88 <_sbrk_r>
 8002628:	3001      	adds	r0, #1
 800262a:	d0cd      	beq.n	80025c8 <_malloc_r+0x48>
 800262c:	6025      	str	r5, [r4, #0]
 800262e:	e7d9      	b.n	80025e4 <_malloc_r+0x64>
 8002630:	bd70      	pop	{r4, r5, r6, pc}
 8002632:	bf00      	nop
 8002634:	200001dc 	.word	0x200001dc
 8002638:	200001e0 	.word	0x200001e0

0800263c <__ssputs_r>:
 800263c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002640:	688e      	ldr	r6, [r1, #8]
 8002642:	429e      	cmp	r6, r3
 8002644:	4682      	mov	sl, r0
 8002646:	460c      	mov	r4, r1
 8002648:	4691      	mov	r9, r2
 800264a:	4698      	mov	r8, r3
 800264c:	d835      	bhi.n	80026ba <__ssputs_r+0x7e>
 800264e:	898a      	ldrh	r2, [r1, #12]
 8002650:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002654:	d031      	beq.n	80026ba <__ssputs_r+0x7e>
 8002656:	6825      	ldr	r5, [r4, #0]
 8002658:	6909      	ldr	r1, [r1, #16]
 800265a:	1a6f      	subs	r7, r5, r1
 800265c:	6965      	ldr	r5, [r4, #20]
 800265e:	2302      	movs	r3, #2
 8002660:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002664:	fb95 f5f3 	sdiv	r5, r5, r3
 8002668:	f108 0301 	add.w	r3, r8, #1
 800266c:	443b      	add	r3, r7
 800266e:	429d      	cmp	r5, r3
 8002670:	bf38      	it	cc
 8002672:	461d      	movcc	r5, r3
 8002674:	0553      	lsls	r3, r2, #21
 8002676:	d531      	bpl.n	80026dc <__ssputs_r+0xa0>
 8002678:	4629      	mov	r1, r5
 800267a:	f7ff ff81 	bl	8002580 <_malloc_r>
 800267e:	4606      	mov	r6, r0
 8002680:	b950      	cbnz	r0, 8002698 <__ssputs_r+0x5c>
 8002682:	230c      	movs	r3, #12
 8002684:	f8ca 3000 	str.w	r3, [sl]
 8002688:	89a3      	ldrh	r3, [r4, #12]
 800268a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800268e:	81a3      	strh	r3, [r4, #12]
 8002690:	f04f 30ff 	mov.w	r0, #4294967295
 8002694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002698:	463a      	mov	r2, r7
 800269a:	6921      	ldr	r1, [r4, #16]
 800269c:	f000 fc9e 	bl	8002fdc <memcpy>
 80026a0:	89a3      	ldrh	r3, [r4, #12]
 80026a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80026a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026aa:	81a3      	strh	r3, [r4, #12]
 80026ac:	6126      	str	r6, [r4, #16]
 80026ae:	6165      	str	r5, [r4, #20]
 80026b0:	443e      	add	r6, r7
 80026b2:	1bed      	subs	r5, r5, r7
 80026b4:	6026      	str	r6, [r4, #0]
 80026b6:	60a5      	str	r5, [r4, #8]
 80026b8:	4646      	mov	r6, r8
 80026ba:	4546      	cmp	r6, r8
 80026bc:	bf28      	it	cs
 80026be:	4646      	movcs	r6, r8
 80026c0:	4632      	mov	r2, r6
 80026c2:	4649      	mov	r1, r9
 80026c4:	6820      	ldr	r0, [r4, #0]
 80026c6:	f000 fc94 	bl	8002ff2 <memmove>
 80026ca:	68a3      	ldr	r3, [r4, #8]
 80026cc:	1b9b      	subs	r3, r3, r6
 80026ce:	60a3      	str	r3, [r4, #8]
 80026d0:	6823      	ldr	r3, [r4, #0]
 80026d2:	441e      	add	r6, r3
 80026d4:	6026      	str	r6, [r4, #0]
 80026d6:	2000      	movs	r0, #0
 80026d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026dc:	462a      	mov	r2, r5
 80026de:	f000 fca4 	bl	800302a <_realloc_r>
 80026e2:	4606      	mov	r6, r0
 80026e4:	2800      	cmp	r0, #0
 80026e6:	d1e1      	bne.n	80026ac <__ssputs_r+0x70>
 80026e8:	6921      	ldr	r1, [r4, #16]
 80026ea:	4650      	mov	r0, sl
 80026ec:	f7ff fefa 	bl	80024e4 <_free_r>
 80026f0:	e7c7      	b.n	8002682 <__ssputs_r+0x46>
	...

080026f4 <_svfiprintf_r>:
 80026f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80026f8:	b09d      	sub	sp, #116	; 0x74
 80026fa:	4680      	mov	r8, r0
 80026fc:	9303      	str	r3, [sp, #12]
 80026fe:	898b      	ldrh	r3, [r1, #12]
 8002700:	061c      	lsls	r4, r3, #24
 8002702:	460d      	mov	r5, r1
 8002704:	4616      	mov	r6, r2
 8002706:	d50f      	bpl.n	8002728 <_svfiprintf_r+0x34>
 8002708:	690b      	ldr	r3, [r1, #16]
 800270a:	b96b      	cbnz	r3, 8002728 <_svfiprintf_r+0x34>
 800270c:	2140      	movs	r1, #64	; 0x40
 800270e:	f7ff ff37 	bl	8002580 <_malloc_r>
 8002712:	6028      	str	r0, [r5, #0]
 8002714:	6128      	str	r0, [r5, #16]
 8002716:	b928      	cbnz	r0, 8002724 <_svfiprintf_r+0x30>
 8002718:	230c      	movs	r3, #12
 800271a:	f8c8 3000 	str.w	r3, [r8]
 800271e:	f04f 30ff 	mov.w	r0, #4294967295
 8002722:	e0c5      	b.n	80028b0 <_svfiprintf_r+0x1bc>
 8002724:	2340      	movs	r3, #64	; 0x40
 8002726:	616b      	str	r3, [r5, #20]
 8002728:	2300      	movs	r3, #0
 800272a:	9309      	str	r3, [sp, #36]	; 0x24
 800272c:	2320      	movs	r3, #32
 800272e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002732:	2330      	movs	r3, #48	; 0x30
 8002734:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002738:	f04f 0b01 	mov.w	fp, #1
 800273c:	4637      	mov	r7, r6
 800273e:	463c      	mov	r4, r7
 8002740:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002744:	2b00      	cmp	r3, #0
 8002746:	d13c      	bne.n	80027c2 <_svfiprintf_r+0xce>
 8002748:	ebb7 0a06 	subs.w	sl, r7, r6
 800274c:	d00b      	beq.n	8002766 <_svfiprintf_r+0x72>
 800274e:	4653      	mov	r3, sl
 8002750:	4632      	mov	r2, r6
 8002752:	4629      	mov	r1, r5
 8002754:	4640      	mov	r0, r8
 8002756:	f7ff ff71 	bl	800263c <__ssputs_r>
 800275a:	3001      	adds	r0, #1
 800275c:	f000 80a3 	beq.w	80028a6 <_svfiprintf_r+0x1b2>
 8002760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002762:	4453      	add	r3, sl
 8002764:	9309      	str	r3, [sp, #36]	; 0x24
 8002766:	783b      	ldrb	r3, [r7, #0]
 8002768:	2b00      	cmp	r3, #0
 800276a:	f000 809c 	beq.w	80028a6 <_svfiprintf_r+0x1b2>
 800276e:	2300      	movs	r3, #0
 8002770:	f04f 32ff 	mov.w	r2, #4294967295
 8002774:	9304      	str	r3, [sp, #16]
 8002776:	9307      	str	r3, [sp, #28]
 8002778:	9205      	str	r2, [sp, #20]
 800277a:	9306      	str	r3, [sp, #24]
 800277c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002780:	931a      	str	r3, [sp, #104]	; 0x68
 8002782:	2205      	movs	r2, #5
 8002784:	7821      	ldrb	r1, [r4, #0]
 8002786:	4850      	ldr	r0, [pc, #320]	; (80028c8 <_svfiprintf_r+0x1d4>)
 8002788:	f7fd fd22 	bl	80001d0 <memchr>
 800278c:	1c67      	adds	r7, r4, #1
 800278e:	9b04      	ldr	r3, [sp, #16]
 8002790:	b9d8      	cbnz	r0, 80027ca <_svfiprintf_r+0xd6>
 8002792:	06d9      	lsls	r1, r3, #27
 8002794:	bf44      	itt	mi
 8002796:	2220      	movmi	r2, #32
 8002798:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800279c:	071a      	lsls	r2, r3, #28
 800279e:	bf44      	itt	mi
 80027a0:	222b      	movmi	r2, #43	; 0x2b
 80027a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80027a6:	7822      	ldrb	r2, [r4, #0]
 80027a8:	2a2a      	cmp	r2, #42	; 0x2a
 80027aa:	d016      	beq.n	80027da <_svfiprintf_r+0xe6>
 80027ac:	9a07      	ldr	r2, [sp, #28]
 80027ae:	2100      	movs	r1, #0
 80027b0:	200a      	movs	r0, #10
 80027b2:	4627      	mov	r7, r4
 80027b4:	3401      	adds	r4, #1
 80027b6:	783b      	ldrb	r3, [r7, #0]
 80027b8:	3b30      	subs	r3, #48	; 0x30
 80027ba:	2b09      	cmp	r3, #9
 80027bc:	d951      	bls.n	8002862 <_svfiprintf_r+0x16e>
 80027be:	b1c9      	cbz	r1, 80027f4 <_svfiprintf_r+0x100>
 80027c0:	e011      	b.n	80027e6 <_svfiprintf_r+0xf2>
 80027c2:	2b25      	cmp	r3, #37	; 0x25
 80027c4:	d0c0      	beq.n	8002748 <_svfiprintf_r+0x54>
 80027c6:	4627      	mov	r7, r4
 80027c8:	e7b9      	b.n	800273e <_svfiprintf_r+0x4a>
 80027ca:	4a3f      	ldr	r2, [pc, #252]	; (80028c8 <_svfiprintf_r+0x1d4>)
 80027cc:	1a80      	subs	r0, r0, r2
 80027ce:	fa0b f000 	lsl.w	r0, fp, r0
 80027d2:	4318      	orrs	r0, r3
 80027d4:	9004      	str	r0, [sp, #16]
 80027d6:	463c      	mov	r4, r7
 80027d8:	e7d3      	b.n	8002782 <_svfiprintf_r+0x8e>
 80027da:	9a03      	ldr	r2, [sp, #12]
 80027dc:	1d11      	adds	r1, r2, #4
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	9103      	str	r1, [sp, #12]
 80027e2:	2a00      	cmp	r2, #0
 80027e4:	db01      	blt.n	80027ea <_svfiprintf_r+0xf6>
 80027e6:	9207      	str	r2, [sp, #28]
 80027e8:	e004      	b.n	80027f4 <_svfiprintf_r+0x100>
 80027ea:	4252      	negs	r2, r2
 80027ec:	f043 0302 	orr.w	r3, r3, #2
 80027f0:	9207      	str	r2, [sp, #28]
 80027f2:	9304      	str	r3, [sp, #16]
 80027f4:	783b      	ldrb	r3, [r7, #0]
 80027f6:	2b2e      	cmp	r3, #46	; 0x2e
 80027f8:	d10e      	bne.n	8002818 <_svfiprintf_r+0x124>
 80027fa:	787b      	ldrb	r3, [r7, #1]
 80027fc:	2b2a      	cmp	r3, #42	; 0x2a
 80027fe:	f107 0101 	add.w	r1, r7, #1
 8002802:	d132      	bne.n	800286a <_svfiprintf_r+0x176>
 8002804:	9b03      	ldr	r3, [sp, #12]
 8002806:	1d1a      	adds	r2, r3, #4
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	9203      	str	r2, [sp, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	bfb8      	it	lt
 8002810:	f04f 33ff 	movlt.w	r3, #4294967295
 8002814:	3702      	adds	r7, #2
 8002816:	9305      	str	r3, [sp, #20]
 8002818:	4c2c      	ldr	r4, [pc, #176]	; (80028cc <_svfiprintf_r+0x1d8>)
 800281a:	7839      	ldrb	r1, [r7, #0]
 800281c:	2203      	movs	r2, #3
 800281e:	4620      	mov	r0, r4
 8002820:	f7fd fcd6 	bl	80001d0 <memchr>
 8002824:	b138      	cbz	r0, 8002836 <_svfiprintf_r+0x142>
 8002826:	2340      	movs	r3, #64	; 0x40
 8002828:	1b00      	subs	r0, r0, r4
 800282a:	fa03 f000 	lsl.w	r0, r3, r0
 800282e:	9b04      	ldr	r3, [sp, #16]
 8002830:	4303      	orrs	r3, r0
 8002832:	9304      	str	r3, [sp, #16]
 8002834:	3701      	adds	r7, #1
 8002836:	7839      	ldrb	r1, [r7, #0]
 8002838:	4825      	ldr	r0, [pc, #148]	; (80028d0 <_svfiprintf_r+0x1dc>)
 800283a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800283e:	2206      	movs	r2, #6
 8002840:	1c7e      	adds	r6, r7, #1
 8002842:	f7fd fcc5 	bl	80001d0 <memchr>
 8002846:	2800      	cmp	r0, #0
 8002848:	d035      	beq.n	80028b6 <_svfiprintf_r+0x1c2>
 800284a:	4b22      	ldr	r3, [pc, #136]	; (80028d4 <_svfiprintf_r+0x1e0>)
 800284c:	b9fb      	cbnz	r3, 800288e <_svfiprintf_r+0x19a>
 800284e:	9b03      	ldr	r3, [sp, #12]
 8002850:	3307      	adds	r3, #7
 8002852:	f023 0307 	bic.w	r3, r3, #7
 8002856:	3308      	adds	r3, #8
 8002858:	9303      	str	r3, [sp, #12]
 800285a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800285c:	444b      	add	r3, r9
 800285e:	9309      	str	r3, [sp, #36]	; 0x24
 8002860:	e76c      	b.n	800273c <_svfiprintf_r+0x48>
 8002862:	fb00 3202 	mla	r2, r0, r2, r3
 8002866:	2101      	movs	r1, #1
 8002868:	e7a3      	b.n	80027b2 <_svfiprintf_r+0xbe>
 800286a:	2300      	movs	r3, #0
 800286c:	9305      	str	r3, [sp, #20]
 800286e:	4618      	mov	r0, r3
 8002870:	240a      	movs	r4, #10
 8002872:	460f      	mov	r7, r1
 8002874:	3101      	adds	r1, #1
 8002876:	783a      	ldrb	r2, [r7, #0]
 8002878:	3a30      	subs	r2, #48	; 0x30
 800287a:	2a09      	cmp	r2, #9
 800287c:	d903      	bls.n	8002886 <_svfiprintf_r+0x192>
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0ca      	beq.n	8002818 <_svfiprintf_r+0x124>
 8002882:	9005      	str	r0, [sp, #20]
 8002884:	e7c8      	b.n	8002818 <_svfiprintf_r+0x124>
 8002886:	fb04 2000 	mla	r0, r4, r0, r2
 800288a:	2301      	movs	r3, #1
 800288c:	e7f1      	b.n	8002872 <_svfiprintf_r+0x17e>
 800288e:	ab03      	add	r3, sp, #12
 8002890:	9300      	str	r3, [sp, #0]
 8002892:	462a      	mov	r2, r5
 8002894:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <_svfiprintf_r+0x1e4>)
 8002896:	a904      	add	r1, sp, #16
 8002898:	4640      	mov	r0, r8
 800289a:	f3af 8000 	nop.w
 800289e:	f1b0 3fff 	cmp.w	r0, #4294967295
 80028a2:	4681      	mov	r9, r0
 80028a4:	d1d9      	bne.n	800285a <_svfiprintf_r+0x166>
 80028a6:	89ab      	ldrh	r3, [r5, #12]
 80028a8:	065b      	lsls	r3, r3, #25
 80028aa:	f53f af38 	bmi.w	800271e <_svfiprintf_r+0x2a>
 80028ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80028b0:	b01d      	add	sp, #116	; 0x74
 80028b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028b6:	ab03      	add	r3, sp, #12
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	462a      	mov	r2, r5
 80028bc:	4b06      	ldr	r3, [pc, #24]	; (80028d8 <_svfiprintf_r+0x1e4>)
 80028be:	a904      	add	r1, sp, #16
 80028c0:	4640      	mov	r0, r8
 80028c2:	f000 f9c1 	bl	8002c48 <_printf_i>
 80028c6:	e7ea      	b.n	800289e <_svfiprintf_r+0x1aa>
 80028c8:	080033cc 	.word	0x080033cc
 80028cc:	080033d2 	.word	0x080033d2
 80028d0:	080033d6 	.word	0x080033d6
 80028d4:	00000000 	.word	0x00000000
 80028d8:	0800263d 	.word	0x0800263d

080028dc <__sfputc_r>:
 80028dc:	6893      	ldr	r3, [r2, #8]
 80028de:	3b01      	subs	r3, #1
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	b410      	push	{r4}
 80028e4:	6093      	str	r3, [r2, #8]
 80028e6:	da09      	bge.n	80028fc <__sfputc_r+0x20>
 80028e8:	6994      	ldr	r4, [r2, #24]
 80028ea:	42a3      	cmp	r3, r4
 80028ec:	db02      	blt.n	80028f4 <__sfputc_r+0x18>
 80028ee:	b2cb      	uxtb	r3, r1
 80028f0:	2b0a      	cmp	r3, #10
 80028f2:	d103      	bne.n	80028fc <__sfputc_r+0x20>
 80028f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80028f8:	f7ff bb54 	b.w	8001fa4 <__swbuf_r>
 80028fc:	6813      	ldr	r3, [r2, #0]
 80028fe:	1c58      	adds	r0, r3, #1
 8002900:	6010      	str	r0, [r2, #0]
 8002902:	7019      	strb	r1, [r3, #0]
 8002904:	b2c8      	uxtb	r0, r1
 8002906:	f85d 4b04 	ldr.w	r4, [sp], #4
 800290a:	4770      	bx	lr

0800290c <__sfputs_r>:
 800290c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800290e:	4606      	mov	r6, r0
 8002910:	460f      	mov	r7, r1
 8002912:	4614      	mov	r4, r2
 8002914:	18d5      	adds	r5, r2, r3
 8002916:	42ac      	cmp	r4, r5
 8002918:	d101      	bne.n	800291e <__sfputs_r+0x12>
 800291a:	2000      	movs	r0, #0
 800291c:	e007      	b.n	800292e <__sfputs_r+0x22>
 800291e:	463a      	mov	r2, r7
 8002920:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002924:	4630      	mov	r0, r6
 8002926:	f7ff ffd9 	bl	80028dc <__sfputc_r>
 800292a:	1c43      	adds	r3, r0, #1
 800292c:	d1f3      	bne.n	8002916 <__sfputs_r+0xa>
 800292e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002930 <_vfiprintf_r>:
 8002930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002934:	b09d      	sub	sp, #116	; 0x74
 8002936:	460c      	mov	r4, r1
 8002938:	4617      	mov	r7, r2
 800293a:	9303      	str	r3, [sp, #12]
 800293c:	4606      	mov	r6, r0
 800293e:	b118      	cbz	r0, 8002948 <_vfiprintf_r+0x18>
 8002940:	6983      	ldr	r3, [r0, #24]
 8002942:	b90b      	cbnz	r3, 8002948 <_vfiprintf_r+0x18>
 8002944:	f7ff fce0 	bl	8002308 <__sinit>
 8002948:	4b7c      	ldr	r3, [pc, #496]	; (8002b3c <_vfiprintf_r+0x20c>)
 800294a:	429c      	cmp	r4, r3
 800294c:	d157      	bne.n	80029fe <_vfiprintf_r+0xce>
 800294e:	6874      	ldr	r4, [r6, #4]
 8002950:	89a3      	ldrh	r3, [r4, #12]
 8002952:	0718      	lsls	r0, r3, #28
 8002954:	d55d      	bpl.n	8002a12 <_vfiprintf_r+0xe2>
 8002956:	6923      	ldr	r3, [r4, #16]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d05a      	beq.n	8002a12 <_vfiprintf_r+0xe2>
 800295c:	2300      	movs	r3, #0
 800295e:	9309      	str	r3, [sp, #36]	; 0x24
 8002960:	2320      	movs	r3, #32
 8002962:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002966:	2330      	movs	r3, #48	; 0x30
 8002968:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800296c:	f04f 0b01 	mov.w	fp, #1
 8002970:	46b8      	mov	r8, r7
 8002972:	4645      	mov	r5, r8
 8002974:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002978:	2b00      	cmp	r3, #0
 800297a:	d155      	bne.n	8002a28 <_vfiprintf_r+0xf8>
 800297c:	ebb8 0a07 	subs.w	sl, r8, r7
 8002980:	d00b      	beq.n	800299a <_vfiprintf_r+0x6a>
 8002982:	4653      	mov	r3, sl
 8002984:	463a      	mov	r2, r7
 8002986:	4621      	mov	r1, r4
 8002988:	4630      	mov	r0, r6
 800298a:	f7ff ffbf 	bl	800290c <__sfputs_r>
 800298e:	3001      	adds	r0, #1
 8002990:	f000 80c4 	beq.w	8002b1c <_vfiprintf_r+0x1ec>
 8002994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002996:	4453      	add	r3, sl
 8002998:	9309      	str	r3, [sp, #36]	; 0x24
 800299a:	f898 3000 	ldrb.w	r3, [r8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 80bc 	beq.w	8002b1c <_vfiprintf_r+0x1ec>
 80029a4:	2300      	movs	r3, #0
 80029a6:	f04f 32ff 	mov.w	r2, #4294967295
 80029aa:	9304      	str	r3, [sp, #16]
 80029ac:	9307      	str	r3, [sp, #28]
 80029ae:	9205      	str	r2, [sp, #20]
 80029b0:	9306      	str	r3, [sp, #24]
 80029b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80029b6:	931a      	str	r3, [sp, #104]	; 0x68
 80029b8:	2205      	movs	r2, #5
 80029ba:	7829      	ldrb	r1, [r5, #0]
 80029bc:	4860      	ldr	r0, [pc, #384]	; (8002b40 <_vfiprintf_r+0x210>)
 80029be:	f7fd fc07 	bl	80001d0 <memchr>
 80029c2:	f105 0801 	add.w	r8, r5, #1
 80029c6:	9b04      	ldr	r3, [sp, #16]
 80029c8:	2800      	cmp	r0, #0
 80029ca:	d131      	bne.n	8002a30 <_vfiprintf_r+0x100>
 80029cc:	06d9      	lsls	r1, r3, #27
 80029ce:	bf44      	itt	mi
 80029d0:	2220      	movmi	r2, #32
 80029d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80029d6:	071a      	lsls	r2, r3, #28
 80029d8:	bf44      	itt	mi
 80029da:	222b      	movmi	r2, #43	; 0x2b
 80029dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80029e0:	782a      	ldrb	r2, [r5, #0]
 80029e2:	2a2a      	cmp	r2, #42	; 0x2a
 80029e4:	d02c      	beq.n	8002a40 <_vfiprintf_r+0x110>
 80029e6:	9a07      	ldr	r2, [sp, #28]
 80029e8:	2100      	movs	r1, #0
 80029ea:	200a      	movs	r0, #10
 80029ec:	46a8      	mov	r8, r5
 80029ee:	3501      	adds	r5, #1
 80029f0:	f898 3000 	ldrb.w	r3, [r8]
 80029f4:	3b30      	subs	r3, #48	; 0x30
 80029f6:	2b09      	cmp	r3, #9
 80029f8:	d96d      	bls.n	8002ad6 <_vfiprintf_r+0x1a6>
 80029fa:	b371      	cbz	r1, 8002a5a <_vfiprintf_r+0x12a>
 80029fc:	e026      	b.n	8002a4c <_vfiprintf_r+0x11c>
 80029fe:	4b51      	ldr	r3, [pc, #324]	; (8002b44 <_vfiprintf_r+0x214>)
 8002a00:	429c      	cmp	r4, r3
 8002a02:	d101      	bne.n	8002a08 <_vfiprintf_r+0xd8>
 8002a04:	68b4      	ldr	r4, [r6, #8]
 8002a06:	e7a3      	b.n	8002950 <_vfiprintf_r+0x20>
 8002a08:	4b4f      	ldr	r3, [pc, #316]	; (8002b48 <_vfiprintf_r+0x218>)
 8002a0a:	429c      	cmp	r4, r3
 8002a0c:	bf08      	it	eq
 8002a0e:	68f4      	ldreq	r4, [r6, #12]
 8002a10:	e79e      	b.n	8002950 <_vfiprintf_r+0x20>
 8002a12:	4621      	mov	r1, r4
 8002a14:	4630      	mov	r0, r6
 8002a16:	f7ff fb17 	bl	8002048 <__swsetup_r>
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d09e      	beq.n	800295c <_vfiprintf_r+0x2c>
 8002a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a22:	b01d      	add	sp, #116	; 0x74
 8002a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a28:	2b25      	cmp	r3, #37	; 0x25
 8002a2a:	d0a7      	beq.n	800297c <_vfiprintf_r+0x4c>
 8002a2c:	46a8      	mov	r8, r5
 8002a2e:	e7a0      	b.n	8002972 <_vfiprintf_r+0x42>
 8002a30:	4a43      	ldr	r2, [pc, #268]	; (8002b40 <_vfiprintf_r+0x210>)
 8002a32:	1a80      	subs	r0, r0, r2
 8002a34:	fa0b f000 	lsl.w	r0, fp, r0
 8002a38:	4318      	orrs	r0, r3
 8002a3a:	9004      	str	r0, [sp, #16]
 8002a3c:	4645      	mov	r5, r8
 8002a3e:	e7bb      	b.n	80029b8 <_vfiprintf_r+0x88>
 8002a40:	9a03      	ldr	r2, [sp, #12]
 8002a42:	1d11      	adds	r1, r2, #4
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	9103      	str	r1, [sp, #12]
 8002a48:	2a00      	cmp	r2, #0
 8002a4a:	db01      	blt.n	8002a50 <_vfiprintf_r+0x120>
 8002a4c:	9207      	str	r2, [sp, #28]
 8002a4e:	e004      	b.n	8002a5a <_vfiprintf_r+0x12a>
 8002a50:	4252      	negs	r2, r2
 8002a52:	f043 0302 	orr.w	r3, r3, #2
 8002a56:	9207      	str	r2, [sp, #28]
 8002a58:	9304      	str	r3, [sp, #16]
 8002a5a:	f898 3000 	ldrb.w	r3, [r8]
 8002a5e:	2b2e      	cmp	r3, #46	; 0x2e
 8002a60:	d110      	bne.n	8002a84 <_vfiprintf_r+0x154>
 8002a62:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002a66:	2b2a      	cmp	r3, #42	; 0x2a
 8002a68:	f108 0101 	add.w	r1, r8, #1
 8002a6c:	d137      	bne.n	8002ade <_vfiprintf_r+0x1ae>
 8002a6e:	9b03      	ldr	r3, [sp, #12]
 8002a70:	1d1a      	adds	r2, r3, #4
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	9203      	str	r2, [sp, #12]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	bfb8      	it	lt
 8002a7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8002a7e:	f108 0802 	add.w	r8, r8, #2
 8002a82:	9305      	str	r3, [sp, #20]
 8002a84:	4d31      	ldr	r5, [pc, #196]	; (8002b4c <_vfiprintf_r+0x21c>)
 8002a86:	f898 1000 	ldrb.w	r1, [r8]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	4628      	mov	r0, r5
 8002a8e:	f7fd fb9f 	bl	80001d0 <memchr>
 8002a92:	b140      	cbz	r0, 8002aa6 <_vfiprintf_r+0x176>
 8002a94:	2340      	movs	r3, #64	; 0x40
 8002a96:	1b40      	subs	r0, r0, r5
 8002a98:	fa03 f000 	lsl.w	r0, r3, r0
 8002a9c:	9b04      	ldr	r3, [sp, #16]
 8002a9e:	4303      	orrs	r3, r0
 8002aa0:	9304      	str	r3, [sp, #16]
 8002aa2:	f108 0801 	add.w	r8, r8, #1
 8002aa6:	f898 1000 	ldrb.w	r1, [r8]
 8002aaa:	4829      	ldr	r0, [pc, #164]	; (8002b50 <_vfiprintf_r+0x220>)
 8002aac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002ab0:	2206      	movs	r2, #6
 8002ab2:	f108 0701 	add.w	r7, r8, #1
 8002ab6:	f7fd fb8b 	bl	80001d0 <memchr>
 8002aba:	2800      	cmp	r0, #0
 8002abc:	d034      	beq.n	8002b28 <_vfiprintf_r+0x1f8>
 8002abe:	4b25      	ldr	r3, [pc, #148]	; (8002b54 <_vfiprintf_r+0x224>)
 8002ac0:	bb03      	cbnz	r3, 8002b04 <_vfiprintf_r+0x1d4>
 8002ac2:	9b03      	ldr	r3, [sp, #12]
 8002ac4:	3307      	adds	r3, #7
 8002ac6:	f023 0307 	bic.w	r3, r3, #7
 8002aca:	3308      	adds	r3, #8
 8002acc:	9303      	str	r3, [sp, #12]
 8002ace:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ad0:	444b      	add	r3, r9
 8002ad2:	9309      	str	r3, [sp, #36]	; 0x24
 8002ad4:	e74c      	b.n	8002970 <_vfiprintf_r+0x40>
 8002ad6:	fb00 3202 	mla	r2, r0, r2, r3
 8002ada:	2101      	movs	r1, #1
 8002adc:	e786      	b.n	80029ec <_vfiprintf_r+0xbc>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	9305      	str	r3, [sp, #20]
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	250a      	movs	r5, #10
 8002ae6:	4688      	mov	r8, r1
 8002ae8:	3101      	adds	r1, #1
 8002aea:	f898 2000 	ldrb.w	r2, [r8]
 8002aee:	3a30      	subs	r2, #48	; 0x30
 8002af0:	2a09      	cmp	r2, #9
 8002af2:	d903      	bls.n	8002afc <_vfiprintf_r+0x1cc>
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0c5      	beq.n	8002a84 <_vfiprintf_r+0x154>
 8002af8:	9005      	str	r0, [sp, #20]
 8002afa:	e7c3      	b.n	8002a84 <_vfiprintf_r+0x154>
 8002afc:	fb05 2000 	mla	r0, r5, r0, r2
 8002b00:	2301      	movs	r3, #1
 8002b02:	e7f0      	b.n	8002ae6 <_vfiprintf_r+0x1b6>
 8002b04:	ab03      	add	r3, sp, #12
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	4622      	mov	r2, r4
 8002b0a:	4b13      	ldr	r3, [pc, #76]	; (8002b58 <_vfiprintf_r+0x228>)
 8002b0c:	a904      	add	r1, sp, #16
 8002b0e:	4630      	mov	r0, r6
 8002b10:	f3af 8000 	nop.w
 8002b14:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002b18:	4681      	mov	r9, r0
 8002b1a:	d1d8      	bne.n	8002ace <_vfiprintf_r+0x19e>
 8002b1c:	89a3      	ldrh	r3, [r4, #12]
 8002b1e:	065b      	lsls	r3, r3, #25
 8002b20:	f53f af7d 	bmi.w	8002a1e <_vfiprintf_r+0xee>
 8002b24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b26:	e77c      	b.n	8002a22 <_vfiprintf_r+0xf2>
 8002b28:	ab03      	add	r3, sp, #12
 8002b2a:	9300      	str	r3, [sp, #0]
 8002b2c:	4622      	mov	r2, r4
 8002b2e:	4b0a      	ldr	r3, [pc, #40]	; (8002b58 <_vfiprintf_r+0x228>)
 8002b30:	a904      	add	r1, sp, #16
 8002b32:	4630      	mov	r0, r6
 8002b34:	f000 f888 	bl	8002c48 <_printf_i>
 8002b38:	e7ec      	b.n	8002b14 <_vfiprintf_r+0x1e4>
 8002b3a:	bf00      	nop
 8002b3c:	0800338c 	.word	0x0800338c
 8002b40:	080033cc 	.word	0x080033cc
 8002b44:	080033ac 	.word	0x080033ac
 8002b48:	0800336c 	.word	0x0800336c
 8002b4c:	080033d2 	.word	0x080033d2
 8002b50:	080033d6 	.word	0x080033d6
 8002b54:	00000000 	.word	0x00000000
 8002b58:	0800290d 	.word	0x0800290d

08002b5c <_printf_common>:
 8002b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b60:	4691      	mov	r9, r2
 8002b62:	461f      	mov	r7, r3
 8002b64:	688a      	ldr	r2, [r1, #8]
 8002b66:	690b      	ldr	r3, [r1, #16]
 8002b68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	bfb8      	it	lt
 8002b70:	4613      	movlt	r3, r2
 8002b72:	f8c9 3000 	str.w	r3, [r9]
 8002b76:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b7a:	4606      	mov	r6, r0
 8002b7c:	460c      	mov	r4, r1
 8002b7e:	b112      	cbz	r2, 8002b86 <_printf_common+0x2a>
 8002b80:	3301      	adds	r3, #1
 8002b82:	f8c9 3000 	str.w	r3, [r9]
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	0699      	lsls	r1, r3, #26
 8002b8a:	bf42      	ittt	mi
 8002b8c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002b90:	3302      	addmi	r3, #2
 8002b92:	f8c9 3000 	strmi.w	r3, [r9]
 8002b96:	6825      	ldr	r5, [r4, #0]
 8002b98:	f015 0506 	ands.w	r5, r5, #6
 8002b9c:	d107      	bne.n	8002bae <_printf_common+0x52>
 8002b9e:	f104 0a19 	add.w	sl, r4, #25
 8002ba2:	68e3      	ldr	r3, [r4, #12]
 8002ba4:	f8d9 2000 	ldr.w	r2, [r9]
 8002ba8:	1a9b      	subs	r3, r3, r2
 8002baa:	429d      	cmp	r5, r3
 8002bac:	db29      	blt.n	8002c02 <_printf_common+0xa6>
 8002bae:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002bb2:	6822      	ldr	r2, [r4, #0]
 8002bb4:	3300      	adds	r3, #0
 8002bb6:	bf18      	it	ne
 8002bb8:	2301      	movne	r3, #1
 8002bba:	0692      	lsls	r2, r2, #26
 8002bbc:	d42e      	bmi.n	8002c1c <_printf_common+0xc0>
 8002bbe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002bc2:	4639      	mov	r1, r7
 8002bc4:	4630      	mov	r0, r6
 8002bc6:	47c0      	blx	r8
 8002bc8:	3001      	adds	r0, #1
 8002bca:	d021      	beq.n	8002c10 <_printf_common+0xb4>
 8002bcc:	6823      	ldr	r3, [r4, #0]
 8002bce:	68e5      	ldr	r5, [r4, #12]
 8002bd0:	f8d9 2000 	ldr.w	r2, [r9]
 8002bd4:	f003 0306 	and.w	r3, r3, #6
 8002bd8:	2b04      	cmp	r3, #4
 8002bda:	bf08      	it	eq
 8002bdc:	1aad      	subeq	r5, r5, r2
 8002bde:	68a3      	ldr	r3, [r4, #8]
 8002be0:	6922      	ldr	r2, [r4, #16]
 8002be2:	bf0c      	ite	eq
 8002be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002be8:	2500      	movne	r5, #0
 8002bea:	4293      	cmp	r3, r2
 8002bec:	bfc4      	itt	gt
 8002bee:	1a9b      	subgt	r3, r3, r2
 8002bf0:	18ed      	addgt	r5, r5, r3
 8002bf2:	f04f 0900 	mov.w	r9, #0
 8002bf6:	341a      	adds	r4, #26
 8002bf8:	454d      	cmp	r5, r9
 8002bfa:	d11b      	bne.n	8002c34 <_printf_common+0xd8>
 8002bfc:	2000      	movs	r0, #0
 8002bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c02:	2301      	movs	r3, #1
 8002c04:	4652      	mov	r2, sl
 8002c06:	4639      	mov	r1, r7
 8002c08:	4630      	mov	r0, r6
 8002c0a:	47c0      	blx	r8
 8002c0c:	3001      	adds	r0, #1
 8002c0e:	d103      	bne.n	8002c18 <_printf_common+0xbc>
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c18:	3501      	adds	r5, #1
 8002c1a:	e7c2      	b.n	8002ba2 <_printf_common+0x46>
 8002c1c:	18e1      	adds	r1, r4, r3
 8002c1e:	1c5a      	adds	r2, r3, #1
 8002c20:	2030      	movs	r0, #48	; 0x30
 8002c22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c26:	4422      	add	r2, r4
 8002c28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c30:	3302      	adds	r3, #2
 8002c32:	e7c4      	b.n	8002bbe <_printf_common+0x62>
 8002c34:	2301      	movs	r3, #1
 8002c36:	4622      	mov	r2, r4
 8002c38:	4639      	mov	r1, r7
 8002c3a:	4630      	mov	r0, r6
 8002c3c:	47c0      	blx	r8
 8002c3e:	3001      	adds	r0, #1
 8002c40:	d0e6      	beq.n	8002c10 <_printf_common+0xb4>
 8002c42:	f109 0901 	add.w	r9, r9, #1
 8002c46:	e7d7      	b.n	8002bf8 <_printf_common+0x9c>

08002c48 <_printf_i>:
 8002c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c4c:	4617      	mov	r7, r2
 8002c4e:	7e0a      	ldrb	r2, [r1, #24]
 8002c50:	b085      	sub	sp, #20
 8002c52:	2a6e      	cmp	r2, #110	; 0x6e
 8002c54:	4698      	mov	r8, r3
 8002c56:	4606      	mov	r6, r0
 8002c58:	460c      	mov	r4, r1
 8002c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c5c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002c60:	f000 80bc 	beq.w	8002ddc <_printf_i+0x194>
 8002c64:	d81a      	bhi.n	8002c9c <_printf_i+0x54>
 8002c66:	2a63      	cmp	r2, #99	; 0x63
 8002c68:	d02e      	beq.n	8002cc8 <_printf_i+0x80>
 8002c6a:	d80a      	bhi.n	8002c82 <_printf_i+0x3a>
 8002c6c:	2a00      	cmp	r2, #0
 8002c6e:	f000 80c8 	beq.w	8002e02 <_printf_i+0x1ba>
 8002c72:	2a58      	cmp	r2, #88	; 0x58
 8002c74:	f000 808a 	beq.w	8002d8c <_printf_i+0x144>
 8002c78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c7c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002c80:	e02a      	b.n	8002cd8 <_printf_i+0x90>
 8002c82:	2a64      	cmp	r2, #100	; 0x64
 8002c84:	d001      	beq.n	8002c8a <_printf_i+0x42>
 8002c86:	2a69      	cmp	r2, #105	; 0x69
 8002c88:	d1f6      	bne.n	8002c78 <_printf_i+0x30>
 8002c8a:	6821      	ldr	r1, [r4, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002c92:	d023      	beq.n	8002cdc <_printf_i+0x94>
 8002c94:	1d11      	adds	r1, r2, #4
 8002c96:	6019      	str	r1, [r3, #0]
 8002c98:	6813      	ldr	r3, [r2, #0]
 8002c9a:	e027      	b.n	8002cec <_printf_i+0xa4>
 8002c9c:	2a73      	cmp	r2, #115	; 0x73
 8002c9e:	f000 80b4 	beq.w	8002e0a <_printf_i+0x1c2>
 8002ca2:	d808      	bhi.n	8002cb6 <_printf_i+0x6e>
 8002ca4:	2a6f      	cmp	r2, #111	; 0x6f
 8002ca6:	d02a      	beq.n	8002cfe <_printf_i+0xb6>
 8002ca8:	2a70      	cmp	r2, #112	; 0x70
 8002caa:	d1e5      	bne.n	8002c78 <_printf_i+0x30>
 8002cac:	680a      	ldr	r2, [r1, #0]
 8002cae:	f042 0220 	orr.w	r2, r2, #32
 8002cb2:	600a      	str	r2, [r1, #0]
 8002cb4:	e003      	b.n	8002cbe <_printf_i+0x76>
 8002cb6:	2a75      	cmp	r2, #117	; 0x75
 8002cb8:	d021      	beq.n	8002cfe <_printf_i+0xb6>
 8002cba:	2a78      	cmp	r2, #120	; 0x78
 8002cbc:	d1dc      	bne.n	8002c78 <_printf_i+0x30>
 8002cbe:	2278      	movs	r2, #120	; 0x78
 8002cc0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002cc4:	496e      	ldr	r1, [pc, #440]	; (8002e80 <_printf_i+0x238>)
 8002cc6:	e064      	b.n	8002d92 <_printf_i+0x14a>
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002cce:	1d11      	adds	r1, r2, #4
 8002cd0:	6019      	str	r1, [r3, #0]
 8002cd2:	6813      	ldr	r3, [r2, #0]
 8002cd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e0a3      	b.n	8002e24 <_printf_i+0x1dc>
 8002cdc:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002ce0:	f102 0104 	add.w	r1, r2, #4
 8002ce4:	6019      	str	r1, [r3, #0]
 8002ce6:	d0d7      	beq.n	8002c98 <_printf_i+0x50>
 8002ce8:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	da03      	bge.n	8002cf8 <_printf_i+0xb0>
 8002cf0:	222d      	movs	r2, #45	; 0x2d
 8002cf2:	425b      	negs	r3, r3
 8002cf4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002cf8:	4962      	ldr	r1, [pc, #392]	; (8002e84 <_printf_i+0x23c>)
 8002cfa:	220a      	movs	r2, #10
 8002cfc:	e017      	b.n	8002d2e <_printf_i+0xe6>
 8002cfe:	6820      	ldr	r0, [r4, #0]
 8002d00:	6819      	ldr	r1, [r3, #0]
 8002d02:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002d06:	d003      	beq.n	8002d10 <_printf_i+0xc8>
 8002d08:	1d08      	adds	r0, r1, #4
 8002d0a:	6018      	str	r0, [r3, #0]
 8002d0c:	680b      	ldr	r3, [r1, #0]
 8002d0e:	e006      	b.n	8002d1e <_printf_i+0xd6>
 8002d10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d14:	f101 0004 	add.w	r0, r1, #4
 8002d18:	6018      	str	r0, [r3, #0]
 8002d1a:	d0f7      	beq.n	8002d0c <_printf_i+0xc4>
 8002d1c:	880b      	ldrh	r3, [r1, #0]
 8002d1e:	4959      	ldr	r1, [pc, #356]	; (8002e84 <_printf_i+0x23c>)
 8002d20:	2a6f      	cmp	r2, #111	; 0x6f
 8002d22:	bf14      	ite	ne
 8002d24:	220a      	movne	r2, #10
 8002d26:	2208      	moveq	r2, #8
 8002d28:	2000      	movs	r0, #0
 8002d2a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002d2e:	6865      	ldr	r5, [r4, #4]
 8002d30:	60a5      	str	r5, [r4, #8]
 8002d32:	2d00      	cmp	r5, #0
 8002d34:	f2c0 809c 	blt.w	8002e70 <_printf_i+0x228>
 8002d38:	6820      	ldr	r0, [r4, #0]
 8002d3a:	f020 0004 	bic.w	r0, r0, #4
 8002d3e:	6020      	str	r0, [r4, #0]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d13f      	bne.n	8002dc4 <_printf_i+0x17c>
 8002d44:	2d00      	cmp	r5, #0
 8002d46:	f040 8095 	bne.w	8002e74 <_printf_i+0x22c>
 8002d4a:	4675      	mov	r5, lr
 8002d4c:	2a08      	cmp	r2, #8
 8002d4e:	d10b      	bne.n	8002d68 <_printf_i+0x120>
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	07da      	lsls	r2, r3, #31
 8002d54:	d508      	bpl.n	8002d68 <_printf_i+0x120>
 8002d56:	6923      	ldr	r3, [r4, #16]
 8002d58:	6862      	ldr	r2, [r4, #4]
 8002d5a:	429a      	cmp	r2, r3
 8002d5c:	bfde      	ittt	le
 8002d5e:	2330      	movle	r3, #48	; 0x30
 8002d60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002d64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002d68:	ebae 0305 	sub.w	r3, lr, r5
 8002d6c:	6123      	str	r3, [r4, #16]
 8002d6e:	f8cd 8000 	str.w	r8, [sp]
 8002d72:	463b      	mov	r3, r7
 8002d74:	aa03      	add	r2, sp, #12
 8002d76:	4621      	mov	r1, r4
 8002d78:	4630      	mov	r0, r6
 8002d7a:	f7ff feef 	bl	8002b5c <_printf_common>
 8002d7e:	3001      	adds	r0, #1
 8002d80:	d155      	bne.n	8002e2e <_printf_i+0x1e6>
 8002d82:	f04f 30ff 	mov.w	r0, #4294967295
 8002d86:	b005      	add	sp, #20
 8002d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002d8c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002d90:	493c      	ldr	r1, [pc, #240]	; (8002e84 <_printf_i+0x23c>)
 8002d92:	6822      	ldr	r2, [r4, #0]
 8002d94:	6818      	ldr	r0, [r3, #0]
 8002d96:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002d9a:	f100 0504 	add.w	r5, r0, #4
 8002d9e:	601d      	str	r5, [r3, #0]
 8002da0:	d001      	beq.n	8002da6 <_printf_i+0x15e>
 8002da2:	6803      	ldr	r3, [r0, #0]
 8002da4:	e002      	b.n	8002dac <_printf_i+0x164>
 8002da6:	0655      	lsls	r5, r2, #25
 8002da8:	d5fb      	bpl.n	8002da2 <_printf_i+0x15a>
 8002daa:	8803      	ldrh	r3, [r0, #0]
 8002dac:	07d0      	lsls	r0, r2, #31
 8002dae:	bf44      	itt	mi
 8002db0:	f042 0220 	orrmi.w	r2, r2, #32
 8002db4:	6022      	strmi	r2, [r4, #0]
 8002db6:	b91b      	cbnz	r3, 8002dc0 <_printf_i+0x178>
 8002db8:	6822      	ldr	r2, [r4, #0]
 8002dba:	f022 0220 	bic.w	r2, r2, #32
 8002dbe:	6022      	str	r2, [r4, #0]
 8002dc0:	2210      	movs	r2, #16
 8002dc2:	e7b1      	b.n	8002d28 <_printf_i+0xe0>
 8002dc4:	4675      	mov	r5, lr
 8002dc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8002dca:	fb02 3310 	mls	r3, r2, r0, r3
 8002dce:	5ccb      	ldrb	r3, [r1, r3]
 8002dd0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2800      	cmp	r0, #0
 8002dd8:	d1f5      	bne.n	8002dc6 <_printf_i+0x17e>
 8002dda:	e7b7      	b.n	8002d4c <_printf_i+0x104>
 8002ddc:	6808      	ldr	r0, [r1, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	6949      	ldr	r1, [r1, #20]
 8002de2:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002de6:	d004      	beq.n	8002df2 <_printf_i+0x1aa>
 8002de8:	1d10      	adds	r0, r2, #4
 8002dea:	6018      	str	r0, [r3, #0]
 8002dec:	6813      	ldr	r3, [r2, #0]
 8002dee:	6019      	str	r1, [r3, #0]
 8002df0:	e007      	b.n	8002e02 <_printf_i+0x1ba>
 8002df2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002df6:	f102 0004 	add.w	r0, r2, #4
 8002dfa:	6018      	str	r0, [r3, #0]
 8002dfc:	6813      	ldr	r3, [r2, #0]
 8002dfe:	d0f6      	beq.n	8002dee <_printf_i+0x1a6>
 8002e00:	8019      	strh	r1, [r3, #0]
 8002e02:	2300      	movs	r3, #0
 8002e04:	6123      	str	r3, [r4, #16]
 8002e06:	4675      	mov	r5, lr
 8002e08:	e7b1      	b.n	8002d6e <_printf_i+0x126>
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	1d11      	adds	r1, r2, #4
 8002e0e:	6019      	str	r1, [r3, #0]
 8002e10:	6815      	ldr	r5, [r2, #0]
 8002e12:	6862      	ldr	r2, [r4, #4]
 8002e14:	2100      	movs	r1, #0
 8002e16:	4628      	mov	r0, r5
 8002e18:	f7fd f9da 	bl	80001d0 <memchr>
 8002e1c:	b108      	cbz	r0, 8002e22 <_printf_i+0x1da>
 8002e1e:	1b40      	subs	r0, r0, r5
 8002e20:	6060      	str	r0, [r4, #4]
 8002e22:	6863      	ldr	r3, [r4, #4]
 8002e24:	6123      	str	r3, [r4, #16]
 8002e26:	2300      	movs	r3, #0
 8002e28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e2c:	e79f      	b.n	8002d6e <_printf_i+0x126>
 8002e2e:	6923      	ldr	r3, [r4, #16]
 8002e30:	462a      	mov	r2, r5
 8002e32:	4639      	mov	r1, r7
 8002e34:	4630      	mov	r0, r6
 8002e36:	47c0      	blx	r8
 8002e38:	3001      	adds	r0, #1
 8002e3a:	d0a2      	beq.n	8002d82 <_printf_i+0x13a>
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	079b      	lsls	r3, r3, #30
 8002e40:	d507      	bpl.n	8002e52 <_printf_i+0x20a>
 8002e42:	2500      	movs	r5, #0
 8002e44:	f104 0919 	add.w	r9, r4, #25
 8002e48:	68e3      	ldr	r3, [r4, #12]
 8002e4a:	9a03      	ldr	r2, [sp, #12]
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	429d      	cmp	r5, r3
 8002e50:	db05      	blt.n	8002e5e <_printf_i+0x216>
 8002e52:	68e0      	ldr	r0, [r4, #12]
 8002e54:	9b03      	ldr	r3, [sp, #12]
 8002e56:	4298      	cmp	r0, r3
 8002e58:	bfb8      	it	lt
 8002e5a:	4618      	movlt	r0, r3
 8002e5c:	e793      	b.n	8002d86 <_printf_i+0x13e>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	464a      	mov	r2, r9
 8002e62:	4639      	mov	r1, r7
 8002e64:	4630      	mov	r0, r6
 8002e66:	47c0      	blx	r8
 8002e68:	3001      	adds	r0, #1
 8002e6a:	d08a      	beq.n	8002d82 <_printf_i+0x13a>
 8002e6c:	3501      	adds	r5, #1
 8002e6e:	e7eb      	b.n	8002e48 <_printf_i+0x200>
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1a7      	bne.n	8002dc4 <_printf_i+0x17c>
 8002e74:	780b      	ldrb	r3, [r1, #0]
 8002e76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e7e:	e765      	b.n	8002d4c <_printf_i+0x104>
 8002e80:	080033ee 	.word	0x080033ee
 8002e84:	080033dd 	.word	0x080033dd

08002e88 <_sbrk_r>:
 8002e88:	b538      	push	{r3, r4, r5, lr}
 8002e8a:	4c06      	ldr	r4, [pc, #24]	; (8002ea4 <_sbrk_r+0x1c>)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	4605      	mov	r5, r0
 8002e90:	4608      	mov	r0, r1
 8002e92:	6023      	str	r3, [r4, #0]
 8002e94:	f7fe fde4 	bl	8001a60 <_sbrk>
 8002e98:	1c43      	adds	r3, r0, #1
 8002e9a:	d102      	bne.n	8002ea2 <_sbrk_r+0x1a>
 8002e9c:	6823      	ldr	r3, [r4, #0]
 8002e9e:	b103      	cbz	r3, 8002ea2 <_sbrk_r+0x1a>
 8002ea0:	602b      	str	r3, [r5, #0]
 8002ea2:	bd38      	pop	{r3, r4, r5, pc}
 8002ea4:	20000b80 	.word	0x20000b80

08002ea8 <__sread>:
 8002ea8:	b510      	push	{r4, lr}
 8002eaa:	460c      	mov	r4, r1
 8002eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eb0:	f000 f8e2 	bl	8003078 <_read_r>
 8002eb4:	2800      	cmp	r0, #0
 8002eb6:	bfab      	itete	ge
 8002eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002eba:	89a3      	ldrhlt	r3, [r4, #12]
 8002ebc:	181b      	addge	r3, r3, r0
 8002ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002ec2:	bfac      	ite	ge
 8002ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8002ec6:	81a3      	strhlt	r3, [r4, #12]
 8002ec8:	bd10      	pop	{r4, pc}

08002eca <__swrite>:
 8002eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ece:	461f      	mov	r7, r3
 8002ed0:	898b      	ldrh	r3, [r1, #12]
 8002ed2:	05db      	lsls	r3, r3, #23
 8002ed4:	4605      	mov	r5, r0
 8002ed6:	460c      	mov	r4, r1
 8002ed8:	4616      	mov	r6, r2
 8002eda:	d505      	bpl.n	8002ee8 <__swrite+0x1e>
 8002edc:	2302      	movs	r3, #2
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ee4:	f000 f868 	bl	8002fb8 <_lseek_r>
 8002ee8:	89a3      	ldrh	r3, [r4, #12]
 8002eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002eee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ef2:	81a3      	strh	r3, [r4, #12]
 8002ef4:	4632      	mov	r2, r6
 8002ef6:	463b      	mov	r3, r7
 8002ef8:	4628      	mov	r0, r5
 8002efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002efe:	f000 b817 	b.w	8002f30 <_write_r>

08002f02 <__sseek>:
 8002f02:	b510      	push	{r4, lr}
 8002f04:	460c      	mov	r4, r1
 8002f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f0a:	f000 f855 	bl	8002fb8 <_lseek_r>
 8002f0e:	1c43      	adds	r3, r0, #1
 8002f10:	89a3      	ldrh	r3, [r4, #12]
 8002f12:	bf15      	itete	ne
 8002f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f1e:	81a3      	strheq	r3, [r4, #12]
 8002f20:	bf18      	it	ne
 8002f22:	81a3      	strhne	r3, [r4, #12]
 8002f24:	bd10      	pop	{r4, pc}

08002f26 <__sclose>:
 8002f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f2a:	f000 b813 	b.w	8002f54 <_close_r>
	...

08002f30 <_write_r>:
 8002f30:	b538      	push	{r3, r4, r5, lr}
 8002f32:	4c07      	ldr	r4, [pc, #28]	; (8002f50 <_write_r+0x20>)
 8002f34:	4605      	mov	r5, r0
 8002f36:	4608      	mov	r0, r1
 8002f38:	4611      	mov	r1, r2
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	6022      	str	r2, [r4, #0]
 8002f3e:	461a      	mov	r2, r3
 8002f40:	f7fe fc5a 	bl	80017f8 <_write>
 8002f44:	1c43      	adds	r3, r0, #1
 8002f46:	d102      	bne.n	8002f4e <_write_r+0x1e>
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	b103      	cbz	r3, 8002f4e <_write_r+0x1e>
 8002f4c:	602b      	str	r3, [r5, #0]
 8002f4e:	bd38      	pop	{r3, r4, r5, pc}
 8002f50:	20000b80 	.word	0x20000b80

08002f54 <_close_r>:
 8002f54:	b538      	push	{r3, r4, r5, lr}
 8002f56:	4c06      	ldr	r4, [pc, #24]	; (8002f70 <_close_r+0x1c>)
 8002f58:	2300      	movs	r3, #0
 8002f5a:	4605      	mov	r5, r0
 8002f5c:	4608      	mov	r0, r1
 8002f5e:	6023      	str	r3, [r4, #0]
 8002f60:	f7fe fd98 	bl	8001a94 <_close>
 8002f64:	1c43      	adds	r3, r0, #1
 8002f66:	d102      	bne.n	8002f6e <_close_r+0x1a>
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	b103      	cbz	r3, 8002f6e <_close_r+0x1a>
 8002f6c:	602b      	str	r3, [r5, #0]
 8002f6e:	bd38      	pop	{r3, r4, r5, pc}
 8002f70:	20000b80 	.word	0x20000b80

08002f74 <_fstat_r>:
 8002f74:	b538      	push	{r3, r4, r5, lr}
 8002f76:	4c07      	ldr	r4, [pc, #28]	; (8002f94 <_fstat_r+0x20>)
 8002f78:	2300      	movs	r3, #0
 8002f7a:	4605      	mov	r5, r0
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	4611      	mov	r1, r2
 8002f80:	6023      	str	r3, [r4, #0]
 8002f82:	f7fe fd8a 	bl	8001a9a <_fstat>
 8002f86:	1c43      	adds	r3, r0, #1
 8002f88:	d102      	bne.n	8002f90 <_fstat_r+0x1c>
 8002f8a:	6823      	ldr	r3, [r4, #0]
 8002f8c:	b103      	cbz	r3, 8002f90 <_fstat_r+0x1c>
 8002f8e:	602b      	str	r3, [r5, #0]
 8002f90:	bd38      	pop	{r3, r4, r5, pc}
 8002f92:	bf00      	nop
 8002f94:	20000b80 	.word	0x20000b80

08002f98 <_isatty_r>:
 8002f98:	b538      	push	{r3, r4, r5, lr}
 8002f9a:	4c06      	ldr	r4, [pc, #24]	; (8002fb4 <_isatty_r+0x1c>)
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	4608      	mov	r0, r1
 8002fa2:	6023      	str	r3, [r4, #0]
 8002fa4:	f7fe fd7e 	bl	8001aa4 <_isatty>
 8002fa8:	1c43      	adds	r3, r0, #1
 8002faa:	d102      	bne.n	8002fb2 <_isatty_r+0x1a>
 8002fac:	6823      	ldr	r3, [r4, #0]
 8002fae:	b103      	cbz	r3, 8002fb2 <_isatty_r+0x1a>
 8002fb0:	602b      	str	r3, [r5, #0]
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	20000b80 	.word	0x20000b80

08002fb8 <_lseek_r>:
 8002fb8:	b538      	push	{r3, r4, r5, lr}
 8002fba:	4c07      	ldr	r4, [pc, #28]	; (8002fd8 <_lseek_r+0x20>)
 8002fbc:	4605      	mov	r5, r0
 8002fbe:	4608      	mov	r0, r1
 8002fc0:	4611      	mov	r1, r2
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	6022      	str	r2, [r4, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f7fe fd6e 	bl	8001aa8 <_lseek>
 8002fcc:	1c43      	adds	r3, r0, #1
 8002fce:	d102      	bne.n	8002fd6 <_lseek_r+0x1e>
 8002fd0:	6823      	ldr	r3, [r4, #0]
 8002fd2:	b103      	cbz	r3, 8002fd6 <_lseek_r+0x1e>
 8002fd4:	602b      	str	r3, [r5, #0]
 8002fd6:	bd38      	pop	{r3, r4, r5, pc}
 8002fd8:	20000b80 	.word	0x20000b80

08002fdc <memcpy>:
 8002fdc:	b510      	push	{r4, lr}
 8002fde:	1e43      	subs	r3, r0, #1
 8002fe0:	440a      	add	r2, r1
 8002fe2:	4291      	cmp	r1, r2
 8002fe4:	d100      	bne.n	8002fe8 <memcpy+0xc>
 8002fe6:	bd10      	pop	{r4, pc}
 8002fe8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002fec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ff0:	e7f7      	b.n	8002fe2 <memcpy+0x6>

08002ff2 <memmove>:
 8002ff2:	4288      	cmp	r0, r1
 8002ff4:	b510      	push	{r4, lr}
 8002ff6:	eb01 0302 	add.w	r3, r1, r2
 8002ffa:	d803      	bhi.n	8003004 <memmove+0x12>
 8002ffc:	1e42      	subs	r2, r0, #1
 8002ffe:	4299      	cmp	r1, r3
 8003000:	d10c      	bne.n	800301c <memmove+0x2a>
 8003002:	bd10      	pop	{r4, pc}
 8003004:	4298      	cmp	r0, r3
 8003006:	d2f9      	bcs.n	8002ffc <memmove+0xa>
 8003008:	1881      	adds	r1, r0, r2
 800300a:	1ad2      	subs	r2, r2, r3
 800300c:	42d3      	cmn	r3, r2
 800300e:	d100      	bne.n	8003012 <memmove+0x20>
 8003010:	bd10      	pop	{r4, pc}
 8003012:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003016:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800301a:	e7f7      	b.n	800300c <memmove+0x1a>
 800301c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003020:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003024:	e7eb      	b.n	8002ffe <memmove+0xc>

08003026 <__malloc_lock>:
 8003026:	4770      	bx	lr

08003028 <__malloc_unlock>:
 8003028:	4770      	bx	lr

0800302a <_realloc_r>:
 800302a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302c:	4607      	mov	r7, r0
 800302e:	4614      	mov	r4, r2
 8003030:	460e      	mov	r6, r1
 8003032:	b921      	cbnz	r1, 800303e <_realloc_r+0x14>
 8003034:	4611      	mov	r1, r2
 8003036:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800303a:	f7ff baa1 	b.w	8002580 <_malloc_r>
 800303e:	b922      	cbnz	r2, 800304a <_realloc_r+0x20>
 8003040:	f7ff fa50 	bl	80024e4 <_free_r>
 8003044:	4625      	mov	r5, r4
 8003046:	4628      	mov	r0, r5
 8003048:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800304a:	f000 f827 	bl	800309c <_malloc_usable_size_r>
 800304e:	4284      	cmp	r4, r0
 8003050:	d90f      	bls.n	8003072 <_realloc_r+0x48>
 8003052:	4621      	mov	r1, r4
 8003054:	4638      	mov	r0, r7
 8003056:	f7ff fa93 	bl	8002580 <_malloc_r>
 800305a:	4605      	mov	r5, r0
 800305c:	2800      	cmp	r0, #0
 800305e:	d0f2      	beq.n	8003046 <_realloc_r+0x1c>
 8003060:	4631      	mov	r1, r6
 8003062:	4622      	mov	r2, r4
 8003064:	f7ff ffba 	bl	8002fdc <memcpy>
 8003068:	4631      	mov	r1, r6
 800306a:	4638      	mov	r0, r7
 800306c:	f7ff fa3a 	bl	80024e4 <_free_r>
 8003070:	e7e9      	b.n	8003046 <_realloc_r+0x1c>
 8003072:	4635      	mov	r5, r6
 8003074:	e7e7      	b.n	8003046 <_realloc_r+0x1c>
	...

08003078 <_read_r>:
 8003078:	b538      	push	{r3, r4, r5, lr}
 800307a:	4c07      	ldr	r4, [pc, #28]	; (8003098 <_read_r+0x20>)
 800307c:	4605      	mov	r5, r0
 800307e:	4608      	mov	r0, r1
 8003080:	4611      	mov	r1, r2
 8003082:	2200      	movs	r2, #0
 8003084:	6022      	str	r2, [r4, #0]
 8003086:	461a      	mov	r2, r3
 8003088:	f7fe fcdc 	bl	8001a44 <_read>
 800308c:	1c43      	adds	r3, r0, #1
 800308e:	d102      	bne.n	8003096 <_read_r+0x1e>
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	b103      	cbz	r3, 8003096 <_read_r+0x1e>
 8003094:	602b      	str	r3, [r5, #0]
 8003096:	bd38      	pop	{r3, r4, r5, pc}
 8003098:	20000b80 	.word	0x20000b80

0800309c <_malloc_usable_size_r>:
 800309c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80030a0:	2800      	cmp	r0, #0
 80030a2:	f1a0 0004 	sub.w	r0, r0, #4
 80030a6:	bfbc      	itt	lt
 80030a8:	580b      	ldrlt	r3, [r1, r0]
 80030aa:	18c0      	addlt	r0, r0, r3
 80030ac:	4770      	bx	lr
	...

080030b0 <_init>:
 80030b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b2:	bf00      	nop
 80030b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b6:	bc08      	pop	{r3}
 80030b8:	469e      	mov	lr, r3
 80030ba:	4770      	bx	lr

080030bc <_fini>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	bf00      	nop
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr
