<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"pipirima.top","root":"/","images":"/images","scheme":"Gemini","version":"8.7.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":false,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>
<meta name="description" content="使用Verilog实现Conway生命游戏逻辑并使用VGA和鼠标显示并控制基于BASYS3板，Vivado 2015.2版本开发logbook过程记录">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA程序复现">
<meta property="og:url" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/index.html">
<meta property="og:site_name" content="朽丶">
<meta property="og:description" content="使用Verilog实现Conway生命游戏逻辑并使用VGA和鼠标显示并控制基于BASYS3板，Vivado 2015.2版本开发logbook过程记录">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/001.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/002.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0506_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0506_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0508_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0508_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0517_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0517_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0518_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0518_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0519_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_03.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_04.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0523_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0523_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0526_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_03.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_01.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_02.png">
<meta property="og:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_03.png">
<meta property="article:published_time" content="2023-05-08T21:01:46.000Z">
<meta property="article:modified_time" content="2023-06-09T13:20:41.767Z">
<meta property="article:author" content="Yang Cen">
<meta property="article:tag" content="编程">
<meta property="article:tag" content="Conway生命游戏">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/001.png">


<link rel="canonical" href="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/","path":"Conway生命游戏/FPGA程序复现-f0be0c573f35/","title":"FPGA程序复现"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>FPGA程序复现 | 朽丶</title>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">朽丶</h1>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">个人学习记录</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
        <li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <!-- start visitor record -->
    <!-- script type="text/javascript" id="clustrmaps" src="//clustrmaps.com/map_v2.js?d=MCOdC2sxpObNFWyUa6W3SZHU1OtUvJ_iIXyaftHjDig&cl=ffffff&w=a" --></script>
    <!-- end visitor record -->

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%80%BB%E8%A7%88"><span class="nav-number">1.</span> <span class="nav-text">总览</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-06-%E5%BA%9F%E5%BC%83"><span class="nav-number">2.</span> <span class="nav-text">2023&#x2F;05&#x2F;06 (废弃)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%86%85%E9%83%A8%E5%8F%98%E9%87%8F%EF%BC%9A"><span class="nav-number">2.1.</span> <span class="nav-text">内部变量：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%B8%BB%E9%80%BB%E8%BE%91%EF%BC%9A"><span class="nav-number">2.2.</span> <span class="nav-text">主逻辑：</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-08-%E5%BA%9F%E5%BC%83"><span class="nav-number">3.</span> <span class="nav-text">2023&#x2F;05&#x2F;08 (废弃)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%96%B0%E5%A2%9E%E6%A8%A1%E5%9D%97"><span class="nav-number">3.1.</span> <span class="nav-text">新增模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%96%B0%E5%8F%91%E7%8E%B0%E9%97%AE%E9%A2%98"><span class="nav-number">3.2.</span> <span class="nav-text">新发现问题</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%94%B9%E8%BF%9B%E6%96%B9%E6%B3%95"><span class="nav-number">3.2.1.</span> <span class="nav-text">改进方法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%94%B9%E8%BF%9B%E7%BB%93%E6%9E%9C"><span class="nav-number">3.2.2.</span> <span class="nav-text">改进结果</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-17-%E5%BA%9F%E5%BC%83"><span class="nav-number">4.</span> <span class="nav-text">2023&#x2F;05&#x2F;17 (废弃)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%80%BB%E8%BE%91%E8%A7%A3%E9%87%8A"><span class="nav-number">4.1.</span> <span class="nav-text">逻辑解释</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E8%BD%A8%E8%BF%B9"><span class="nav-number">4.2.</span> <span class="nav-text">数据轨迹</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%9C"><span class="nav-number">4.3.</span> <span class="nav-text">结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-18-%E5%BA%9F%E5%BC%83"><span class="nav-number">5.</span> <span class="nav-text">2023&#x2F;05&#x2F;18 (废弃)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A0%B8%E5%BF%83%E9%80%BB%E8%BE%91"><span class="nav-number">5.1.</span> <span class="nav-text">核心逻辑</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#FSM%E7%8A%B6%E6%80%81%EF%BC%9A"><span class="nav-number">5.1.1.</span> <span class="nav-text">FSM状态：</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%9C%AA%E5%AE%8C%E6%88%90%E7%9B%AE%E6%A0%87"><span class="nav-number">5.2.</span> <span class="nav-text">未完成目标</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%9C-1"><span class="nav-number">5.3.</span> <span class="nav-text">结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-19"><span class="nav-number">6.</span> <span class="nav-text">2023&#x2F;05&#x2F;19</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#VGA%E5%8E%9F%E7%90%86"><span class="nav-number">6.1.</span> <span class="nav-text">VGA原理</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BC%A0%E8%BE%93%E8%A7%84%E5%88%92"><span class="nav-number">6.2.</span> <span class="nav-text">传输规划</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-22"><span class="nav-number">7.</span> <span class="nav-text">2023&#x2F;05&#x2F;22</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8E%9F%E9%80%BB%E8%BE%91%E6%94%B9%E8%BF%9B"><span class="nav-number">7.1.</span> <span class="nav-text">原逻辑改进</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%BC%E5%90%88%E5%86%B2%E7%AA%81"><span class="nav-number">7.2.</span> <span class="nav-text">综合冲突</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E8%AE%BE%E7%BD%AE%E4%B8%8E%E7%B1%BB%E5%9E%8B"><span class="nav-number">7.3.</span> <span class="nav-text">数据设置与类型</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#5-0-array"><span class="nav-number">7.3.1.</span> <span class="nav-text">[5 : 0] array</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#0-0-array-5-0"><span class="nav-number">7.3.2.</span> <span class="nav-text">[0 : 0] array [5 : 0]</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%80%BB%E7%BB%93"><span class="nav-number">7.3.3.</span> <span class="nav-text">总结</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-23"><span class="nav-number">8.</span> <span class="nav-text">2023&#x2F;05&#x2F;23</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#memory%E8%AF%BB%E5%86%99%E9%80%BB%E8%BE%91"><span class="nav-number">8.1.</span> <span class="nav-text">memory读写逻辑</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#memory-driver%E9%80%BB%E8%BE%91"><span class="nav-number">8.2.</span> <span class="nav-text">memory driver逻辑</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%9D%90%E6%A0%87%E8%BD%AC%E5%8C%96"><span class="nav-number">8.2.1.</span> <span class="nav-text">坐标转化</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%BB%E5%86%99%E6%9D%83%E9%99%90sweep"><span class="nav-number">8.2.2.</span> <span class="nav-text">读写权限sweep</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%9C-2"><span class="nav-number">8.3.</span> <span class="nav-text">结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-26"><span class="nav-number">9.</span> <span class="nav-text">2023&#x2F;05&#x2F;26</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#VGA%E6%98%BE%E5%AD%98%E9%80%BB%E8%BE%91"><span class="nav-number">9.1.</span> <span class="nav-text">VGA显存逻辑</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#VGA-reader%E9%80%BB%E8%BE%91"><span class="nav-number">9.2.</span> <span class="nav-text">VGA reader逻辑</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%85%8D%E5%A5%97%E9%BC%A0%E6%A0%87%E5%92%8C7-segments"><span class="nav-number">9.3.</span> <span class="nav-text">配套鼠标和7-segments</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%9C-3"><span class="nav-number">9.4.</span> <span class="nav-text">结果</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-05-29"><span class="nav-number">10.</span> <span class="nav-text">2023&#x2F;05&#x2F;29</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#VGA%E5%86%99%E5%85%A5"><span class="nav-number">10.1.</span> <span class="nav-text">VGA写入</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#VGA%E5%83%8F%E7%B4%A0%E7%94%9F%E6%88%90"><span class="nav-number">10.2.</span> <span class="nav-text">VGA像素生成</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%B0%83%E6%95%B4%E5%8D%95%E4%B8%AAcell%E5%A4%A7%E5%B0%8F"><span class="nav-number">10.3.</span> <span class="nav-text">调整单个cell大小</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B9%B3%E7%A7%BB%E7%94%BB%E5%B8%83"><span class="nav-number">10.4.</span> <span class="nav-text">平移画布</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%A2%9E%E5%8A%A0-%E6%B6%88%E9%99%A4cell"><span class="nav-number">10.5.</span> <span class="nav-text">增加&#x2F;消除cell</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E7%BB%93-1"><span class="nav-number">10.6.</span> <span class="nav-text">总结</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#2023-06-08"><span class="nav-number">11.</span> <span class="nav-text">2023&#x2F;06&#x2F;08</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B8%B8%E6%88%8F%E4%B8%BB%E9%80%BB%E8%BE%91%E5%A4%A7%E6%A6%82%E6%80%9D%E8%B7%AF"><span class="nav-number">11.1.</span> <span class="nav-text">游戏主逻辑大概思路</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E8%AE%A1%E7%AE%97"><span class="nav-number">11.2.</span> <span class="nav-text">数据计算</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AF%BB%E5%8F%96%E6%95%B0%E6%8D%AE"><span class="nav-number">11.3.</span> <span class="nav-text">读取数据</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%BA%9F%E5%BC%83%E9%80%BB%E8%BE%91"><span class="nav-number">11.3.1.</span> <span class="nav-text">废弃逻辑</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%88%90%E5%8A%9F%E9%80%BB%E8%BE%91"><span class="nav-number">11.3.2.</span> <span class="nav-text">成功逻辑</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E8%BF%9E%E6%8E%A5"><span class="nav-number">11.4.</span> <span class="nav-text">数据连接</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%BB%93%E6%9E%9C-4"><span class="nav-number">11.5.</span> <span class="nav-text">结果</span></a></li></ol></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Yang Cen</p>
  <div class="site-description" itemprop="description">Personal Learning Technical Blog</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">52</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">12</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">22</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="mailto:ycen2111@gmail.com" title="E-Mail → mailto:ycen2111@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner post posts-expand">


  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          FPGA程序复现
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2023-05-09 05:01:46" itemprop="dateCreated datePublished" datetime="2023-05-09T05:01:46+08:00">2023-05-09</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/" itemprop="url" rel="index"><span itemprop="name">生命游戏</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
        <p>使用Verilog实现Conway生命游戏逻辑并使用VGA和鼠标显示并控制<br>基于BASYS3板，Vivado 2015.2版本开发<br>logbook过程记录</p>
<span id="more"></span>

<h1 id="总览"><a href="#总览" class="headerlink" title="总览"></a>总览</h1><p>自2023/05/06 - 06/08，历时一个月。由于准备不足加其他事情耽搁，导致多花了很多时间。<br>如果没有反复推翻原有设计重新编写逻辑，应该可以在半个月内完成</p>
<p>最终本项目可以允许用户使用Ps2鼠标左键添加新的cell，右键删去cell，中键拖动画布<br>可通过VGA显示画布上cell信息，以60Hz刷新<br>FPGA上的上下键可以放大/缩小画布，左右键增加/减少画布大小，并通过左边第二个switch选择调整的是x轴或y轴<br>画布的行/列数量会在7-segments上显示<br>推动左边第三个switch可以开始/暂停运行，最左边switch可以用来reset整个系统<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/001.png" alt="001.png"></p>
<p>系统可以在VGA显示下最大1024*512大小画布以60Hz运行，如果不用VGA显示理论上可达到3051.76Hz（100MHz CLK）<br>但相对应的，LUT占用也达到了50%左右</p>
<p>总系统参数传递如下：<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/002.png" alt="002.png"></p>
<p>github代码：(<a target="_blank" rel="noopener" href="https://github.com/ycen2111/life_game/tree/master/Verilog/LifeGame.srcs">https://github.com/ycen2111/life_game/tree/master/Verilog/LifeGame.srcs</a>)</p>
<h1 id="2023-05-06-废弃"><a href="#2023-05-06-废弃" class="headerlink" title="2023/05/06 (废弃)"></a>2023/05/06 (废弃)</h1><ol>
<li>设计了核心逻辑Core_logic.v并配套testbench文件，可测试reset，enter，output，和正常运行功能。</li>
<li>已通过behavior simulation</li>
</ol>
<p>Core_logic.v：<br>BIT_NUM: 长宽值的比特数，如长宽均为4，比特数为2</p>
<table>
<thead>
<tr>
<th align="left">port name</th>
<th align="left">type</th>
<th align="left">bits</th>
<th align="left">comment</th>
</tr>
</thead>
<tbody><tr>
<td align="left">clk</td>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">clock cycle</td>
</tr>
<tr>
<td align="left">reset</td>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">rset signal</td>
</tr>
<tr>
<td align="left">enter</td>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">input new board figure</td>
</tr>
<tr>
<td align="left">board_in</td>
<td align="left">input</td>
<td align="left">2<strong>BIT_NUM</strong>2</td>
<td align="left">new board figure</td>
</tr>
<tr>
<td align="left">board_out</td>
<td align="left">output</td>
<td align="left">2<strong>BIT_NUM</strong>2</td>
<td align="left">simulated board output</td>
</tr>
</tbody></table>
<h2 id="内部变量："><a href="#内部变量：" class="headerlink" title="内部变量："></a>内部变量：</h2><p>SIZE_SQUARE = |2<strong>BIT_NUM</strong>2<br>board[SIZE_SQUARE - 1:0] 为当前需要处理的图像，输出为board_out<br>next_board[SIZE_SQUARE - 1:0] 为board处理的下一次需要处理图像<br>past_board[SIZE_SQUARE - 1:0] 为保存的上一次图像，主要为neighbors判断下一次状态做准备<br>[3:0] neighbors [SIZE_SQUARE - 1:0] 为判断好的每个格子周围活着的cell数量，会在下一个cycle判断并存在next_board</p>
<h2 id="主逻辑："><a href="#主逻辑：" class="headerlink" title="主逻辑："></a>主逻辑：</h2><p>for循环遍历所有元素，判断是否为最上下左右，和四个角的位置，分9种不同的状态分析，存储在neighbors中<br>在下个个cycle根据neighbors中的值和past_board判断next_board<br>每个cycle都会将next_board赋值给board<br>如果为reset或enter，将其他值赋给board</p>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0506_01.png" alt="0506_01.png"><br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0506_02.png" alt="0506_02.png"><br>注：I/O过高是因为所有board_in，board_out直接输入导致</p>
<h1 id="2023-05-08-废弃"><a href="#2023-05-08-废弃" class="headerlink" title="2023/05/08 (废弃)"></a>2023/05/08 (废弃)</h1><ol>
<li>新增分频模块</li>
<li>为core_logic增加pipeline分析 (core_logic_v1.v)</li>
</ol>
<h2 id="新增模块"><a href="#新增模块" class="headerlink" title="新增模块"></a>新增模块</h2><p>最普通偶分频程序，输入系统clk输出分频lk</p>
<h2 id="新发现问题"><a href="#新发现问题" class="headerlink" title="新发现问题"></a>新发现问题</h2><p>虽然可以综合16X16网格逻辑，但无法综合更大的逻辑（LUT占有率超100%）</p>
<h3 id="改进方法"><a href="#改进方法" class="headerlink" title="改进方法"></a>改进方法</h3><p>增加pipeline分析，每个posedge只会计算一行网格，在所有网格计算完成后输出finish信号并将next_board赋予board输出</p>
<h3 id="改进结果"><a href="#改进结果" class="headerlink" title="改进结果"></a>改进结果</h3><p>允许最多256X256网格分析（port最多允许10000000 bits array）并顺利综合<br>同时注意for循环不能将结束循环的值设置太大，即使像for(i=500; i=500+10; i=i+1)也会报错因为程序会认为循环数太多</p>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0508_01.png" alt="0508_01.png"><br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0508_02.png" alt="0508_02.png"></p>
<h1 id="2023-05-17-废弃"><a href="#2023-05-17-废弃" class="headerlink" title="2023/05/17 (废弃)"></a>2023/05/17 (废弃)</h1><p>考试结束继续开发<br>复盘了之前的逻辑，发现大量的LUT浪费在判断neighbor数量的重复逻辑上，我们不需要如此快的运算效率<br>因此打算重写主逻辑，使用pipline来降低效率，同时增加可处理的数据数量</p>
<ol>
<li>覆写游戏核心逻辑，以支持pipline结构</li>
<li>配置对应TB，确保综合结果有效</li>
<li>整个module都使用parameter管理常量，方便之后变动</li>
</ol>
<h2 id="逻辑解释"><a href="#逻辑解释" class="headerlink" title="逻辑解释"></a>逻辑解释</h2><p>module名：Find_neighbors<br>假设同时处理N<em>N个数据，<br>input：cell_in (N+2)</em>(N+2) //1-D 数组，左上角数据为最低位<br>output：cell_out N*N</p>
<p>程序会接收需要处理的N<em>N marix和额外围绕在这个matrix外一圈的数据，统一得到核心N</em>N元素的neighbor数量<br>如果一个核心N*N元素已经是角落和边上的数据，在它之外的数据会直接当0输入 (归一化)</p>
<h2 id="数据轨迹"><a href="#数据轨迹" class="headerlink" title="数据轨迹"></a>数据轨迹</h2><p>input -&gt; cell_in -&gt; neighbors -&gt; new_cell -&gt; output</p>
<p>从cell_in -&gt; neighbors和neighbors -&gt; new_cell都为时序逻辑，所以需要2 cycles来得到对应的数据</p>
<h2 id="结果"><a href="#结果" class="headerlink" title="结果"></a>结果</h2><p>输入：cell_in = 25’b0000001110011100111000000;<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0517_01.png" alt="0517_01.png"><br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0517_02.png" alt="0517_02.png"></p>
<h1 id="2023-05-18-废弃"><a href="#2023-05-18-废弃" class="headerlink" title="2023/05/18 (废弃)"></a>2023/05/18 (废弃)</h1><ol>
<li>继续编写Find_neighbors配套上层调用逻辑</li>
<li>使用FSM控制整体逻辑</li>
<li>编写配套TB，确认综合可用</li>
</ol>
<h2 id="核心逻辑"><a href="#核心逻辑" class="headerlink" title="核心逻辑"></a>核心逻辑</h2><p>module名：Logic_manager<br>input：enter信号，当前matrix需要的ROW，COLUMN，新输入的点的row_in，column_in值<br>output：未定，暂时输出cell_out</p>
<p>curr_cell,next_cell[][]：主要存储各cell状态的2-D数组</p>
<h3 id="FSM状态："><a href="#FSM状态：" class="headerlink" title="FSM状态："></a>FSM状态：</h3><ol>
<li><p>IDLE：初始化状态，如果收到RESET就会回归此处。初始化next_cell。如enter为1则转ENTER，否则转OVERWRITE</p>
</li>
<li><p>ENTER：更新个别cell状态。如果enter为1则将next_cell[row_in][column_in]赋值为1，否则转OVERWRITE</p>
</li>
<li><p>OVERWRITE：将next_cell的值赋给curr_cell。由于是2-D matrix所以要很久。之后可以根据空闲资源加快此效率。完成后转RUNNIGN_1</p>
</li>
<li><p>RUNNING_1：管理Find_neighbors pipline的前两个状态。对Find_neighbors的控制分三步进行：<br> 第一步，只有input没用output，此步有2 cycles<br> 第二部，同时有input和output，此步持续到所有data全部输入<br> 第三步，只有output没用input，此步有2 cycles</p>
<p> RUNNING_1管理所有输入并标记可以输出的时间点。举个3<em>3核心数据（5</em>5总数据）例子：</p>
<table>
<thead>
<tr>
<th align="left">0</th>
<th align="left">1</th>
<th align="left">2</th>
<th align="left">3</th>
<th align="left">4</th>
</tr>
</thead>
<tbody><tr>
<td align="left">5</td>
<td align="left">6</td>
<td align="left">7</td>
<td align="left">8</td>
<td align="left">9</td>
</tr>
<tr>
<td align="left">10</td>
<td align="left">11</td>
<td align="left">12</td>
<td align="left">13</td>
<td align="left">14</td>
</tr>
<tr>
<td align="left">15</td>
<td align="left">16</td>
<td align="left">17</td>
<td align="left">18</td>
<td align="left">19</td>
</tr>
<tr>
<td align="left">20</td>
<td align="left">21</td>
<td align="left">22</td>
<td align="left">23</td>
<td align="left">24</td>
</tr>
</tbody></table>
<p> 如果每次输入Find_neighbors数据是4*4数据，第一次会输入0到18这个正方形内数据，下一个cycle输入1-19正方形数据（因为这是最少的完全包含核心数据的方法），之后类推是5-23，6-24数据。</p>
</li>
<li><p>RUNNING_2: 管理Find_neighbors pipline的最后一个状态，接收所有数据后转回OVERWRITE</p>
</li>
</ol>
<h2 id="未完成目标"><a href="#未完成目标" class="headerlink" title="未完成目标"></a>未完成目标</h2><ol>
<li>暂停功能，即把程序在完成一次运算后暂停的能力</li>
<li>在开始运算后还能不经过RESET enter新数据的能力</li>
<li>LUT占用超出预期，需要调整</li>
</ol>
<h2 id="结果-1"><a href="#结果-1" class="headerlink" title="结果"></a>结果</h2><p>此处的X为未使用的占位内存，可以在大小需求不大时节省运算资源<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0518_01.png" alt="0518_01.png"><br>过高的LUT，问题出在generate block赋值不严谨，需再次调整<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0518_02.png" alt="0518_02.png"></p>
<h1 id="2023-05-19"><a href="#2023-05-19" class="headerlink" title="2023/05/19"></a>2023/05/19</h1><ol>
<li>理解VGA端口工作原理与设置</li>
<li>规划VGA数据传输方式</li>
</ol>
<h2 id="VGA原理"><a href="#VGA原理" class="headerlink" title="VGA原理"></a>VGA原理</h2><p>VGA主要还是sweep的方式逐行逐帧更新屏幕</p>
<table>
<thead>
<tr>
<th align="left">端口</th>
<th align="left">作用</th>
</tr>
</thead>
<tbody><tr>
<td align="left">CLK</td>
<td align="left">时序信号</td>
</tr>
<tr>
<td align="left">HS</td>
<td align="left">水平信号，可以粗粗理解为列的enable</td>
</tr>
<tr>
<td align="left">VS</td>
<td align="left">垂直信号，可以粗粗理解为行的enable</td>
</tr>
<tr>
<td align="left">R[7:0]</td>
<td align="left">红色，VGA端口为相应的模拟信号，下面同理</td>
</tr>
<tr>
<td align="left">G[7:0]</td>
<td align="left">绿色</td>
</tr>
<tr>
<td align="left">B[7:0]</td>
<td align="left">蓝色</td>
</tr>
</tbody></table>
<p>总体来说，当HS和VS给出信号后，VGA会自己读取相应时间下对应的颜色，并输出到屏幕上。<br>VGA会逐行读取，直到完成一帧<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0519_01.png" alt="0519_01.png"><br>已上图来说，HS在96 cycles后会变高电平，VS在2 cycles后变为高电平，<br>但只有在HS和VS都在有效显示范围内，才会读取当时的颜色并输出<br>如，HS=96+48， VS=2+33时才会按当时输出的RGB颜色输出第一个点</p>
<h2 id="传输规划"><a href="#传输规划" class="headerlink" title="传输规划"></a>传输规划</h2><ol>
<li>由于在真正VGA输出前有一段空闲时间，可以利用这段时间更新显示内容</li>
<li>所以可以初步计划在VGA显示的时候计算下一步的cell，并在上一帧更新完之后再将新的图像信息输入VGA</li>
<li>这个项目不会用到太多颜色，应该双色就可以解决。所以显存或许可以定为480X640数组，如果需要多种颜色就之后再说</li>
<li>并且由于显示器最大也只有480X640像素，总画布（cell数）不可能太大，导致1-D数组也可以完美记录所有数据，所以计划还是Logic_manager内cell变换为1-D数组，这又会加快运行效率（不必考虑2-D数组复杂的赋值）</li>
</ol>
<p>总之，昨天有一部分又白写了，早知道先看这一块了 :(</p>
<h1 id="2023-05-22"><a href="#2023-05-22" class="headerlink" title="2023/05/22"></a>2023/05/22</h1><p>又出问题了，昨天新写的代母估计又要修改<br>先说问题，大概率cell的数据需要存到memory内，否则LUT占比巨大（仅 32X32 cell 就占了57% LUT）</p>
<ol>
<li>改进了原逻辑下的FSM流程</li>
<li>综合后分析波形并订正冲突</li>
<li>分析LUT占比过高原因</li>
<li>测试了memory和LUT记录数据后综合的结果</li>
</ol>
<h2 id="原逻辑改进"><a href="#原逻辑改进" class="headerlink" title="原逻辑改进"></a>原逻辑改进</h2><p>主要是更改了RUNNING_1的三步状态，删除了原记录pipline步数的变量，改为左移一个array<br>如：最开始为一个2bits array：[1:0] mark, 初始化为2’b00。如果有输入find_beighbors就赋值mark[0] = 1，并在下cycle一开始左移一位<br>如果mark内有位数为1则说明find_neighbors还在运算，否则说明运算完成</p>
<p>这个方法可以稍微节省一点点资源（但可读性大大下降 （尴尬））</p>
<h2 id="综合冲突"><a href="#综合冲突" class="headerlink" title="综合冲突"></a>综合冲突</h2><p>将RTL综合后发现输出cell为X，反推逻辑发现是赋值造成的问题。curr_cell在default内是非阻塞赋值，FSM内是阻塞赋值导致冲突。前后统一后问题解决<br>此问题原因是更改逻辑时未完全更改所有变量。之后应该尝试使用search，可以此类错误出现概率会小些</p>
<p>同时发现LUT占比更加夸张，如果还保持16X16 find_neighbors会达到256% LUT占用。<br>查看schemetic发现基本LUT消耗在curr_cell上，此问题涉及数据存储的原理</p>
<h2 id="数据设置与类型"><a href="#数据设置与类型" class="headerlink" title="数据设置与类型"></a>数据设置与类型</h2><p>verilog中可以用两种方法设置array：</p>
<ol>
<li>[5 : 0] array</li>
<li>[0 : 0] array [5 : 0]</li>
</ol>
<p>以上两种存储数据大小相同，区别在1.是直接存在LUT内，2.存在memory（BRAM）内。<br>1可以很方便的对所有数据统一处理，但问题在如果array巨大（如 4000+），那么会消耗海量资源（密密麻麻全是赋值比对的）。<br>2可以共用一套逻辑，但问题在覆写数据麻烦，需要一个个赋值</p>
<p>下面是分别用两种方法读取或写入数据的综合对比</p>
<h3 id="5-0-array"><a href="#5-0-array" class="headerlink" title="[5 : 0] array"></a>[5 : 0] array</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">module Cell_mem<span class="comment">#(</span></span><br><span class="line">    parameter MAX_ROW_BITS = 5, //512</span><br><span class="line">    parameter MAX_COLUMN_BITS = 5, //512</span><br><span class="line">    parameter MAX_ROW = 2 ** MAX_ROW_BITS,</span><br><span class="line">    parameter MAX_COLUMN = 2 ** MAX_COLUMN_BITS</span><br><span class="line">    )(</span><br><span class="line">    input CLK,</span><br><span class="line">    input RESET,</span><br><span class="line">    input W_enable,</span><br><span class="line">    input [MAX_ROW_BITS + MAX_COLUMN_BITS - 1 : 0] address_in,</span><br><span class="line">    input data_in,</span><br><span class="line">    input [MAX_ROW_BITS + MAX_COLUMN_BITS - 1 : 0] address_out,</span><br><span class="line">    output reg data_out</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    reg [MAX_ROW * MAX_COLUMN - 1 : 0] Mem_1;</span><br><span class="line">    </span><br><span class="line">    always @(posedge CLK) begin</span><br><span class="line">        <span class="keyword">if</span> (W_enable)</span><br><span class="line">            Mem_1[address_in] &lt;= data_in;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    always @(posedge CLK) begin</span><br><span class="line">        data_out &lt;= Mem_1[address_out];</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_03.png" alt="0522_03.png"><br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_04.png" alt="0522_04.png"></p>
<h3 id="0-0-array-5-0"><a href="#0-0-array-5-0" class="headerlink" title="[0 : 0] array [5 : 0]"></a>[0 : 0] array [5 : 0]</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">odule Cell_mem<span class="comment">#(</span></span><br><span class="line">    parameter MAX_ROW_BITS = 5, //512</span><br><span class="line">    parameter MAX_COLUMN_BITS = 5, //512</span><br><span class="line">    parameter MAX_ROW = 2 ** MAX_ROW_BITS,</span><br><span class="line">    parameter MAX_COLUMN = 2 ** MAX_COLUMN_BITS</span><br><span class="line">    )(</span><br><span class="line">    input CLK,</span><br><span class="line">    input RESET,</span><br><span class="line">    input W_enable,</span><br><span class="line">    input [MAX_ROW_BITS + MAX_COLUMN_BITS - 1 : 0] address_in,</span><br><span class="line">    input data_in,</span><br><span class="line">    input [MAX_ROW_BITS + MAX_COLUMN_BITS - 1 : 0] address_out,</span><br><span class="line">    output reg data_out</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">    reg [0:0] Mem [MAX_ROW * MAX_COLUMN - 1 : 0];</span><br><span class="line">    </span><br><span class="line">    always @(posedge CLK) begin</span><br><span class="line">        <span class="keyword">if</span> (W_enable)</span><br><span class="line">            Mem[address_in] &lt;= data_in;</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">    always @(posedge CLK) begin</span><br><span class="line">        data_out &lt;= Mem[address_out];</span><br><span class="line">    end</span><br><span class="line">    </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_01.png" alt="0522_01.png"><br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0522_02.png" alt="0522_02.png"></p>
<h3 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h3><p>后一种占用资源明显减少，结构也更简单<br>所以还是要更改find_neighbors驱动</p>
<p>现在暂时有两个修改方案，1.是memory每一行有8个数据（2-D数组），分别是一个cell周围一圈的neighbor，方便直接计算neighbor数量，但保存的数据会巨大<br>2.是保持原样每行1个数据（就是1-D数组），直接读取所有需要的cell。逻辑会更复杂，但应该更省心</p>
<h1 id="2023-05-23"><a href="#2023-05-23" class="headerlink" title="2023/05/23"></a>2023/05/23</h1><p>先说结构，最后打算采用16bits为一组的16列sweep读取计算方式<br>如详细编码方式之后编写数据传输时会解释，这里主要记录memory控制方法</p>
<p>需要注意的是所有memory都会有一个备用存储空间，用来暂时记录下一步matrix会显示的数据</p>
<ol>
<li>编写memory读写逻辑</li>
<li>编写memory driver控制逻辑</li>
<li>通过testbench并成功综合</li>
</ol>
<h2 id="memory读写逻辑"><a href="#memory读写逻辑" class="headerlink" title="memory读写逻辑"></a>memory读写逻辑</h2><p>存储memory：<br>reg [15:0] Mem [2 ** (MAX_ROW_BITS + MAX_COLUMN_BITS - 4) - 1 : 0];<br>每条数据存储16位，因为16bits为memory单block可支持最大bits<br>一共有MAX_ROW*MAX_COLUMN/16条数据</p>
<table>
<thead>
<tr>
<th align="left">type</th>
<th align="left">bits</th>
<th align="left">name</th>
<th align="left">description</th>
</tr>
</thead>
<tbody><tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">CLK</td>
<td align="left">时钟</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">RESET</td>
<td align="left">复位</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">W_enable</td>
<td align="left">允许写入</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[2 ** (MAX_ROW_BITS + MAX_COLUMN_BITS - 4) - 1 : 0]</td>
<td align="left">data_in_add</td>
<td align="left">写入地址</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[15 : 0]</td>
<td align="left">data_in</td>
<td align="left">写入数据</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[2 ** (MAX_ROW_BITS + MAX_COLUMN_BITS - 4) - 1 : 0]</td>
<td align="left">data_out_add</td>
<td align="left">读出地址</td>
</tr>
<tr>
<td align="left">output</td>
<td align="left">reg [15 : 0]</td>
<td align="left">data_out</td>
<td align="left">读出数据</td>
</tr>
</tbody></table>
<p>如果RESET， Mem会将自己覆写为”Mem.txt”内数据<br>如果W_enable，Mem[data_in_add] 会覆写为 data_in<br>无论何时data_out 都为输出 Mem[data_out_add]</p>
<h2 id="memory-driver逻辑"><a href="#memory-driver逻辑" class="headerlink" title="memory driver逻辑"></a>memory driver逻辑</h2><p>主要处理两件事，将输入的横纵坐标转化为mem的id，和控制两个memory各自读写权限</p>
<table>
<thead>
<tr>
<th align="left">type</th>
<th align="left">bits</th>
<th align="left">name</th>
<th align="left">description</th>
</tr>
</thead>
<tbody><tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">CLK</td>
<td align="left">时钟</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">RESET</td>
<td align="left">复位</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">W_enable</td>
<td align="left">允许写入</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">1</td>
<td align="left">finish</td>
<td align="left">一帧matrix计算完成</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[MAX_ROW_BITS - 1 : 0]</td>
<td align="left">row_in</td>
<td align="left">写入数据的行坐标</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[MAX_COLUMN_BITS - 1 : 0]</td>
<td align="left">column_in</td>
<td align="left">写入数据的纵坐标</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[15 : 0]</td>
<td align="left">data_in</td>
<td align="left">写入数据</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[MAX_ROW_BITS - 1 : 0]</td>
<td align="left">row_out</td>
<td align="left">输出数据的行坐标</td>
</tr>
<tr>
<td align="left">input</td>
<td align="left">[MAX_COLUMN_BITS - 1 : 0]</td>
<td align="left">column_out</td>
<td align="left">输出数据的纵坐标</td>
</tr>
<tr>
<td align="left">output</td>
<td align="left">[15 : 0]</td>
<td align="left">data_out</td>
<td align="left">读出数据</td>
</tr>
</tbody></table>
<h3 id="坐标转化"><a href="#坐标转化" class="headerlink" title="坐标转化"></a>坐标转化</h3><p>row_in和column_in会转换为data_in_add传给memory，<br>data_in_add = {column_in[4 +: MAX_ROW_BITS - 4], row_in} //(column/16)*MAX_ROW+row</p>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0523_01.png" alt="0523_01.png"><br>memory id的摆列如图所示，如row=0，column=1，data_in_add就是1<br>如row=17，column=1，data_in_add就是7</p>
<h3 id="读写权限sweep"><a href="#读写权限sweep" class="headerlink" title="读写权限sweep"></a>读写权限sweep</h3><p>考虑到每次计算完一帧matrix后需要把整个matrix从temp覆写到real matrix上，对memory来说过于复杂，<br>因此计划实例化两个memory_cell分别交替进行读写操作<br>此步骤由变量switch负责，</p>
<table>
<thead>
<tr>
<th align="left">switch</th>
<th align="left">mem_1</th>
<th align="left">mem_2</th>
</tr>
</thead>
<tbody><tr>
<td align="left">1</td>
<td align="left">write</td>
<td align="left">read</td>
</tr>
<tr>
<td align="left">0</td>
<td align="left">read</td>
<td align="left">write</td>
</tr>
</tbody></table>
<p>switch会在检测到finish信号上升沿后变化</p>
<h2 id="结果-2"><a href="#结果-2" class="headerlink" title="结果"></a>结果</h2><p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0523_02.png" alt="0523_02.png"></p>
<p>在512X512数据下已经占用32%BRAM，考虑到需要给VGA显存保留空间，在不改变逻辑前提下最大的matrix size可能只能达到512*1024</p>
<h1 id="2023-05-26"><a href="#2023-05-26" class="headerlink" title="2023/05/26"></a>2023/05/26</h1><ol>
<li>编写了VGA显存逻辑和支持</li>
<li>配套鼠标和7-segments显示</li>
<li>上板子测试通过</li>
</ol>
<h2 id="VGA显存逻辑"><a href="#VGA显存逻辑" class="headerlink" title="VGA显存逻辑"></a>VGA显存逻辑</h2><p>VGA显存设计为1024X512大小RAM存储，每次只能保存或读取一bit数据<br>直接通过VGA address存读数据</p>
<h2 id="VGA-reader逻辑"><a href="#VGA-reader逻辑" class="headerlink" title="VGA reader逻辑"></a>VGA reader逻辑</h2><p>根据05.19内的VGA显示逻辑，控制FPGA在当前时序内读取显存内存储的数据，并输出对应颜色。<br>注意必须在25MHz下设置VGA逻辑，否则会无法显示<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0526_01.png" alt="0526_01.png"><br>已通过在现存内设置初始值来测试单个点显示功能</p>
<h2 id="配套鼠标和7-segments"><a href="#配套鼠标和7-segments" class="headerlink" title="配套鼠标和7-segments"></a>配套鼠标和7-segments</h2><p>利用之前microprocessor内轮子，直接嵌套模块<br>将鼠标原本8bits数据输出转换为12bits输出，方便显示480X640像素坐标<br>将原本7-segments的左右各输出x，y坐标，改为只显示x或y坐标，并通过外部控制切换，方便完全显示数据</p>
<p>暂时设置为鼠标按下时显示鼠标路径，测试模拟VGA数据改变。测试成功</p>
<h2 id="结果-3"><a href="#结果-3" class="headerlink" title="结果"></a>结果</h2><p>图片忘拍了，之后补上</p>
<h1 id="2023-05-29"><a href="#2023-05-29" class="headerlink" title="2023/05/29"></a>2023/05/29</h1><p>几天的内容一起补上，实现了VGA显示cell图像，加鼠标控制的逻辑</p>
<ol>
<li>实现了VGA显示保存的matrix图像</li>
<li>可以用上下键控制单个cell大小</li>
<li>可以用鼠标中键移动画布</li>
<li>可以用鼠标左键点亮新的cell</li>
<li>可以用鼠标右键按灭cell</li>
</ol>
<h2 id="VGA写入"><a href="#VGA写入" class="headerlink" title="VGA写入"></a>VGA写入</h2><p>因为在每次开始VGA显示前总有一段时间是没用显示的，可以乘此机会写入buffer下一帧VGA的数据<br>但这个间隔时间又不够完全写入（大概只能写入一半的数据），但因为VGA的读取速度远小于写入速度（VGA clk为25Mhz，写入频率为100Mhz）<br>所以可以在上一帧完成显示后开始写入下一帧，直到写入完成<br>在此过程中会出现buffer前面在读取，后面在写入的情况，不过不需要担心<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_01.png" alt="0529_01.png"><br>倒数第二行是写入数据，最后一行是读取数据</p>
<h2 id="VGA像素生成"><a href="#VGA像素生成" class="headerlink" title="VGA像素生成"></a>VGA像素生成</h2><p>这一块用了pipline方法，每一个clk查询写入一个像素<br>因为查询cell的状态需要一个cycle，所以记得注意相关时序问题</p>
<p>而从VGA像素转换到cell坐标需要以下数据：</p>
<ol>
<li>单个cell长度 cell_length</li>
<li>最左上角那个点相比（0，0）的偏移像素值 start_row/column_pixcle</li>
<li>当前扫到的VGA绝对位置 curr_screen_row/column</li>
</ol>
<p>当前VGA像素所代表的cell坐标可以计算为：<br>cell_coordinate = (curr_screen_row/column + start_row/column_pixcle) / cell_length</p>
<p>注：当前鼠标所在像素所代表的cell坐标也可以这么转换</p>
<h2 id="调整单个cell大小"><a href="#调整单个cell大小" class="headerlink" title="调整单个cell大小"></a>调整单个cell大小</h2><p>FPGA板子上的上下键可以将cell_length左移/右移一位，来更改cell大小</p>
<p>cell最大为64像素，最小为1像素</p>
<h2 id="平移画布"><a href="#平移画布" class="headerlink" title="平移画布"></a>平移画布</h2><p>当按下鼠标中键时可以拖动画布<br>这是通过改变start_row/column_pixcle的值实现的</p>
<p>当鼠标中键按下时，可以以像素级的精度平移画布<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_02.png" alt="0529_02.png"></p>
<h2 id="增加-消除cell"><a href="#增加-消除cell" class="headerlink" title="增加/消除cell"></a>增加/消除cell</h2><p>按下鼠标左键/右键可以分辨添加/消除cell的颜色</p>
<p>注意，需要将enter开关关掉才能输入（只有在停止matrix迭代时才能手动变化cell）</p>
<h2 id="总结-1"><a href="#总结-1" class="headerlink" title="总结"></a>总结</h2><p>至此VGA方面的逻辑已基本完成，VGA和cell memory之间的连接也已实现<br>BRAM的利用率已经尽可能调到最大，现在最大可支持1024X512的matrix<br>之后只要把主逻辑的功能进行完善进行<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0529_03.png" alt="0529_03.png"></p>
<h1 id="2023-06-08"><a href="#2023-06-08" class="headerlink" title="2023/06/08"></a>2023/06/08</h1><p>这几天完成了所有游戏主逻辑的重构和验证，已可以正常运行游戏</p>
<ol>
<li>设计了两种不同的数据读取方式，淘汰了其中一种</li>
<li>成功连接了memory和游戏逻辑之间的wire</li>
<li>将上下按键设计为调整画布大小的功能，并在7-segments上显示当前画布大小</li>
</ol>
<h2 id="游戏主逻辑大概思路"><a href="#游戏主逻辑大概思路" class="headerlink" title="游戏主逻辑大概思路"></a>游戏主逻辑大概思路</h2><p>主逻辑主要由三块构成，读取数据，计算数据，输出数据<br>在读取数据方面，程序将读取一整列数据，之后再读取下一列。<br>由于采用了pipeline，在大数据量的情况下计算效率接近16 bits/ CLK<br>计算出来后就将数据传输给memory储存</p>
<p>主逻辑将在等待VGA_writer结束运行后开始，以避免数据memory读取冲突<br>结束后会输出finish信号，来切换两个memory读写状态，并等待下一次运行</p>
<p>基于memory结构，main_data是以16bits一组的形式读出来的，程序会等前三行数据都读到后才开始第一次计算</p>
<h2 id="数据计算"><a href="#数据计算" class="headerlink" title="数据计算"></a>数据计算</h2><p>每个clk都会输入3组18bits的数据row_1, row_2, row_3,<br>每组数据都是{1 bit left_neighbor, 16 bits main_data, 1 bit right_neighbor}的结构<br>将会在下一个CLK输出16 bits next_main_data</p>
<p>例如：<br>row_1: 0 0000000000000000 0<br>row_2: 0 1111111111111111 1<br>row_3: 0 0000000000000001 1</p>
<p>下一个clk：<br>OUT: 0111111111111110 </p>
<h2 id="读取数据"><a href="#读取数据" class="headerlink" title="读取数据"></a>读取数据</h2><p>读取的最大问题是读取main_data时很难一起吧left_neighbor，right_neighbor一起读出来</p>
<h3 id="废弃逻辑"><a href="#废弃逻辑" class="headerlink" title="废弃逻辑"></a>废弃逻辑</h3><p>最开始是计划在memory读取main_data时顺便一起输出左右数据，这样读取数据就可以直接将{1 bit left_neighbor, 16 bits main_data, 1 bit right_neighbor}的结构数据传递给计算模块。<br>这在逻辑层面非常好实现，但问题在巨大的memory_LUT资源占用</p>
<p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_01.png" alt="0806_01.png"></p>
<p>随废弃</p>
<h3 id="成功逻辑"><a href="#成功逻辑" class="headerlink" title="成功逻辑"></a>成功逻辑</h3><p>后来计划使用一种比较复杂的逻辑：<br><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_02.png" alt="0806_02.png"></p>
<p>Cache会先储存第一组16列数据，结构为{1bit left_neighbor, 16bits main_data}<br>其中第一行和最后一行会保存为0，表示为边界</p>
<p>之后，temp_cahce会逐行读取下一组16列内的数据，并向上sweep<br>例如，第一个CLK三个temp_cache数据为：<br>0: 0000 0000 0000 0000<br>1: 0000 0000 0000 0001<br>2: 1111 1111 1111 1111<br>下一个CLK就为：<br>0: 0000 0000 0000 0001<br>1: 1111 1111 1111 1111<br>2: 1111 0000 1111 0000<br>其中2中新的数据就是从memory中新读取的数据<br>而原本0中的老数据会替换cache内相应位置的数据，以准备下一次循环的运算</p>
<p>简而言之，Cache会暂时保存先前一组16列数据，因为当时程序只知道这16列数据的左边邻居是谁(就是保存在Cache最左边的那个bit)，但还没读到右边邻居，所以先将他们保存起来。而当程序读到右边那组16列数据时，他就知道了上一组数据的左边邻居，即temp_cache最左边的那个数。所以可以将数据发送给计算单元，同时把temp_cache(0)那个数保存到Cache内，把之前在cache的那个数的最右边bit当作新加入数的左边邻居，准备进行下一个循环。</p>
<p>例如，现在我已经直到了Cache前三个数为：<br>1: 0 0000 0000 0000 0000<br>2: 0 0000 0000 0000 1111<br>3: 0 1111 1111 0000 0000</p>
<p>temp_cahce的值为：<br>1: 0000 0000 0000 0000<br>2: 1111 1111 0000 1111<br>3: 0000 1111 1111 0000</p>
<p>那么就可以将一组数据发给计算模块：{17bits Cache, 1bits temp_cache[n][0]}<br>row_1: 0 0000000000000000 0<br>row_2: 0 0000000000001111 1<br>row_3: 0 1111111100000000 0</p>
<p>然后下一个CLK计算模块会输出15bits结果，并交给memory储存</p>
<h2 id="数据连接"><a href="#数据连接" class="headerlink" title="数据连接"></a>数据连接</h2><p>主要的需要处理数据连接是memory处的数据筛选，<br>因为memory输入读取地址位是由VGA和游戏逻辑模块共享的，<br>因此会有两个signal来控制谁来占用这个共用地址位<br>在VGA_writer工作时，读取地址位只由VGA占用<br>在游戏逻辑模块工作时，读取输入地址只被逻辑模块占用</p>
<p>其实由于这两个模块是互相运行的，不会实际冲突，这个措施只是相当于再次确认</p>
<h2 id="结果-4"><a href="#结果-4" class="headerlink" title="结果"></a>结果</h2><p><img src="/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/FPGA%E7%A8%8B%E5%BA%8F%E5%A4%8D%E7%8E%B0-f0be0c573f35/0806_03.png" alt="0806_03.png"><br>注意：由于Cache一口气储存了最大512X16bits数据，会有巨量LUT占用。这提升了运算效率，但现在看来是超前优化，用处不大</p>
<p>程序可以正常运行，速度在最大画布（1024X512）下仍可以60Hz运行。如果不需要VGA显示的话甚至可以每秒处理 16X100MHz=1600M个像素点，即在60Hz下最大可运行5163X5163画布大小的矩阵</p>
<p>同时UI和控制画布大小的方式仍可以改进的人性化一点，但苦于学校项目，只能是后会有期了。</p>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/%E7%BC%96%E7%A8%8B/" rel="tag"><i class="fa fa-tag"></i> 编程</a>
              <a href="/tags/Conway%E7%94%9F%E5%91%BD%E6%B8%B8%E6%88%8F/" rel="tag"><i class="fa fa-tag"></i> Conway生命游戏</a>
              <a href="/tags/FPGA/" rel="tag"><i class="fa fa-tag"></i> FPGA</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/HardWare/AHB-6ab92c81cc80/" rel="prev" title="AHB">
                  <i class="fa fa-chevron-left"></i> AHB
                </a>
            </div>
            <div class="post-nav-item">
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-grip-lines-vertical"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Yang Cen</span>
</div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/next-boot.js"></script>

  
<script src="/js/third-party/search/local-search.js"></script>

  <script class="next-config" data-name="pdf" type="application/json">{"object_url":{"url":"https://cdn.jsdelivr.net/npm/pdfobject@2.2.6/pdfobject.min.js","integrity":"sha256-77geM50MfxCD17eqyJR+Dag1svjJOLN+BJ2F/DMqMEY="},"url":"/lib/pdf/web/viewer.html"}</script>
  <script src="/js/third-party/tags/pdf.js"></script>



  





</body>
</html>
