*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/student/pzieba/UEC2/UEC2_LAB2
INFO: Auto-config - VLOG: /home/student/pzieba/UEC2/UEC2_LAB2
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build
    -f /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/pzieba/UEC2/UEC2_LAB2/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [405 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0.v [161 ms, 94 lines, Verilog_2001] ...
Loading (2) /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [69 ms, 235 lines, Verilog_2001] ...
Loading (3) /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_vga_basys3.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_vga_basys3.sv [6 ms, 97 lines, SystemVerilog_2012] ...
Loading (4) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/delay.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/delay.v [15 ms, 51 lines, Verilog_2001] ...
Loading (5) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_mouse.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_mouse.sv [11 ms, 108 lines, SystemVerilog_2012] ...
Loading (6) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect.sv [20 ms, 147 lines, SystemVerilog_2012] ...
Loading (7) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/font_rom.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/font_rom.v [393 ms, 2204 lines, Verilog_2001] ...
Loading (8) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/image_rom.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/image_rom.sv [5 ms, 49 lines, SystemVerilog_2012] ...
Loading (9) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/simple_clk_div.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/simple_clk_div.sv [2 ms, 37 lines, SystemVerilog_2012] ...
Loading (10) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_vga.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_vga.sv [8 ms, 190 lines, SystemVerilog_2012] ...
Loading (11) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_if.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_if.sv [5 ms, 25 lines, SystemVerilog_2012] ...
Loading (12) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_timing.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_timing.sv [2 ms, 50 lines, SystemVerilog_2012] ...
Loading (13) /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/tiff_writer.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/tiff_writer.sv [45 ms, 405 lines, SystemVerilog_2012] ...
Loading (14) /home/student/pzieba/UEC2/UEC2_LAB2/sim/draw_rect_ctl/draw_rect_ctl_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/draw_rect_ctl/draw_rect_ctl_tb.sv [4 ms, 91 lines, SystemVerilog_2012] ...
Loading (15) /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [8 ms, 121 lines, SystemVerilog_2012] ...
Loading (16) /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_fpga/top_fpga_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_fpga/top_fpga_tb.sv [5 ms, 108 lines, SystemVerilog_2012] ...
Loading (17) /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_vga/top_vga_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_vga/top_vga_tb.sv [4 ms, 112 lines, SystemVerilog_2012] ...
Loading (18) /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [6 ms, 135 lines, SystemVerilog_2012] ...
Loading (19) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_pkg.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/vga_pkg.sv [3 ms, 54 lines, SystemVerilog_2012] ...
Loading (20) /home/student/pzieba/UEC2/UEC2_LAB2/sim/vga_timing/vga_timing_tb.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/vga_timing/vga_timing_tb.sv [9 ms, 153 lines, SystemVerilog_2012] ...
Loading (21) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/v_counter.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/v_counter.sv [4 ms, 99 lines, SystemVerilog_2012] ...
Loading (22) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/h_counter.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/h_counter.sv [4 ms, 105 lines, SystemVerilog_2012] ...
Loading (23) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect_ctl.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect_ctl.sv [11 ms, 135 lines, SystemVerilog_2012] ...
Loading (24) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect_char.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_rect_char.sv [6 ms, 103 lines, SystemVerilog_2012] ...
Loading (25) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_bg.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_bg.sv [4 ms, 91 lines, SystemVerilog_2012] ...
Loading (26) /home/student/pzieba/UEC2/UEC2_LAB2/rtl/char_rom_16x16.sv ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/rtl/char_rom_16x16.sv [5 ms, 34 lines, SystemVerilog_2012] ...
Loading (27) /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v ...
Done /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [3 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [681 ms] ***
*** Total number of lines [5 118] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [2 ms] ...
Performing post full build step 2 (RI) [9 ms] ...
Performing post full build step 3 (RCP) [1 ms] ...
*** Done SystemVerilog build [856 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [2 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.draw_rect_ctl_tb, work.h_counter_tb, work.top_fpga_tb, work.top_vga_tb, work.v_counter_tb, work.vga_timing_tb
Performing mixed post full build step (MIXED - ELAB) [756 ms] ...
Performing mixed post full build step (MIXED - UNEL) [51 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 83 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_ADV' is not declared
    at line 130 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFG' is not declared
    at line 196 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 206 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 211 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 218 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 223 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: UNDECLARED_MODULE: Module 'ODDR' is not declared
    at line 67 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_vga_basys3.sv [compile index 3]
*** Warning: UNDECLARED_MODULE: Module 'MouseCtl' is not declared
    at line 132 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/top_vga.sv [compile index 10]
*** Warning: UNDECLARED_MODULE: Module 'MouseDisplay' is not declared
    at line 40 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/draw_mouse.sv [compile index 5]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_vga_basys3' is missing port connection to inout 'PS2Clk, PS2Data'
    at line 61 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_fpga/top_fpga_tb.sv [compile index 16]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_vga' is missing port connection to inout 'ps2_clk, ps2_data'
    at line 65 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_vga/top_vga_tb.sv [compile index 17]
*** Warning: WIDTH_MISMATCH_PADDING: Assignment to 'clk_div_ctr_nxt' of '19-bit' type from '1'b0' of '1-bit' type
    at line 28 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/simple_clk_div.sv [compile index 9]
*** Warning: WIDTH_MISMATCH_TRUNCATION: Assignment to 'number' of '1-bit' type from 'frame_number' of '32-bit' type
    at line 396 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/tiff_writer.sv [compile index 13]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
Performing mixed post full build step (VLOG - RD) [8 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [50 ms] ...
Performing mixed post full build step (VLOG - ELPC) [2 ms] ...
Performing mixed post full build step (VLOG - US) [100 ms] ...
*** Warning: DUPLICATE_PARAMETER: Duplicate parameter 'HH_TOTAL_TIME', already declared
    at line 4 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv
    at line 3 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in2_clk_wiz_0' is never used
    at line 82 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out3_clk_wiz_0' is never used
    at line 99 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out4_clk_wiz_0' is never used
    at line 100 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out5_clk_wiz_0' is never used
    at line 101 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out6_clk_wiz_0' is never used
    at line 102 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out7_clk_wiz_0' is never used
    at line 103 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk100MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 212 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk100MHz_clk_wiz_0_en_clk' is not an input port
    at line 214 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk40MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 224 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk40MHz_clk_wiz_0_en_clk' is not an input port
    at line 227 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/clk_wiz_0_clk_wiz.v [compile index 2]
*** Warning: SIGNAL_NEVER_READ: Signal 'locked' is never read (connected to sub-instance output port)
    at line 38 in /home/student/pzieba/UEC2/UEC2_LAB2/fpga/rtl/top_vga_basys3.sv [compile index 3]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'rom' is never written
    at line 29 in /home/student/pzieba/UEC2/UEC2_LAB2/rtl/image_rom.sv [compile index 8]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/tiff_writer.sv [compile index 13]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/tiff_writer.sv [compile index 13]
*** Warning: SIGNAL_NEVER_READ: Signal 'xpos' is never read (connected to sub-instance output port)
    at line 31 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/draw_rect_ctl/draw_rect_ctl_tb.sv [compile index 14]
*** Warning: SIGNAL_NEVER_READ: Signal 'ypos' is never read (connected to sub-instance output port)
    at line 32 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/draw_rect_ctl/draw_rect_ctl_tb.sv [compile index 14]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 63 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'rst' is not an input port
    at line 66 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: SIGNAL_NOT_RESET: Signal 'h_cnt_exp' is not reset
    at line 71 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: SIGNAL_NOT_RESET: Signal 'h_sync_exp' is not reset
    at line 82 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: SIGNAL_NOT_RESET: Signal 'last_px_exp' is not reset
    at line 90 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: SIGNAL_NOT_RESET: Signal 'h_blank_exp' is not reset
    at line 98 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/h_counter/h_counter_tb.sv [compile index 15]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 43 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_fpga/top_fpga_tb.sv [compile index 16]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 41 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/top_vga/top_vga_tb.sv [compile index 17]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk' is not an input port
    at line 64 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'rst' is not an input port
    at line 67 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NOT_RESET: Signal 'clk_cnt' is not reset
    at line 72 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NOT_RESET: Signal 'v_cnt_exp' is not reset
    at line 83 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NOT_RESET: Signal 'v_sync_exp' is not reset
    at line 95 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NOT_RESET: Signal 'v_blank_exp' is not reset
    at line 104 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NOT_RESET: Signal 'enable' is not reset
    at line 128 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/v_counter/v_counter_tb.sv [compile index 18]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /home/student/pzieba/UEC2/UEC2_LAB2/sim/common/glbl.v [compile index 27]
*** Done mixed mode extension build [1s.032ms] ***
*** Total build time [2s.385ms] ***
