0.7
2020.2
May 22 2024
19:03:11
C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Adder/Adder.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Adder/Adder.srcs/sim_1/new/Adder_tb.sv,1731629140,systemVerilog,,,,Adder_tb,,uvm,,,,,,
C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Adder/Adder.srcs/sources_1/new/Adder.sv,1731626727,systemVerilog,,C:/Users/linor/Documents/Maestria/DigitalSystemsDesign/Github_Projects/Adder/Adder.srcs/sim_1/new/Adder_tb.sv,,Adder,,uvm,,,,,,
