Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 14 02:57:50 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_CA_timing_summary_routed.rpt -pb TOP_CA_timing_summary_routed.pb -rpx TOP_CA_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_CA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     3           
LUTAR-1    Warning           LUT drives async reset alert    16          
TIMING-18  Warning           Missing input or output delay   42          
TIMING-20  Warning           Non-clocked latch               132         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (266)
5. checking no_input_delay (5)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (395)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[0]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[1]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line160/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (266)
--------------------------------------------------
 There are 266 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.332        0.000                      0                  153        0.143        0.000                      0                  153        4.500        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.332        0.000                      0                  153        0.143        0.000                      0                  153        4.500        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/operation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.422ns (30.676%)  route 3.214ns (69.324%))
  Logic Levels:           4  (LUT3=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[3]/Q
                         net (fo=8, routed)           1.049     6.749    fsm_inst/row[3]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.152     6.901 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.594     7.495    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_1
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.332     7.827 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_6/O
                         net (fo=4, routed)           0.725     8.552    fsm_inst/FSM_sequential_next_state_reg[1]_i_6_n_1
    SLICE_X31Y97         LUT5 (Prop_lut5_I3_O)        0.150     8.702 r  fsm_inst/operation[2]_i_2/O
                         net (fo=3, routed)           0.846     9.548    fsm_inst/next_operation
    SLICE_X33Y96         LUT3 (Prop_lut3_I1_O)        0.332     9.880 r  fsm_inst/operation[2]_i_1/O
                         net (fo=1, routed)           0.000     9.880    fsm_inst/operation[2]_i_1_n_1
    SLICE_X33Y96         FDRE                                         r  fsm_inst/operation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.520    14.943    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y96         FDRE                                         r  fsm_inst/operation_reg[2]/C
                         clock pessimism              0.276    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)        0.029    15.212    fsm_inst/operation_reg[2]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.420ns (31.391%)  route 3.104ns (68.609%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[3]/Q
                         net (fo=8, routed)           1.049     6.749    fsm_inst/row[3]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.152     6.901 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.594     7.495    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_1
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.332     7.827 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_6/O
                         net (fo=4, routed)           0.653     8.480    fsm_inst/FSM_sequential_next_state_reg[1]_i_6_n_1
    SLICE_X31Y97         LUT5 (Prop_lut5_I1_O)        0.153     8.633 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_5/O
                         net (fo=4, routed)           0.808     9.441    fsm_inst/FSM_sequential_next_state_reg[1]_i_5_n_1
    SLICE_X33Y99         LUT5 (Prop_lut5_I2_O)        0.327     9.768 r  fsm_inst/col[0]_i_1/O
                         net (fo=1, routed)           0.000     9.768    fsm_inst/col[0]_i_1_n_1
    SLICE_X33Y99         FDRE                                         r  fsm_inst/col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y99         FDRE                                         r  fsm_inst/col_reg[0]/C
                         clock pessimism              0.276    15.220    
                         clock uncertainty           -0.035    15.184    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.029    15.213    fsm_inst/col_reg[0]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.182ns (27.545%)  route 3.109ns (72.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  fsm_inst/row_reg[1]/Q
                         net (fo=7, routed)           0.477     6.177    fsm_inst/row[1]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.301 f  fsm_inst/row[4]_i_2/O
                         net (fo=2, routed)           0.496     6.798    fsm_inst/row[4]_i_2_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.922 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.935    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.087 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.689    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     9.015 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.520     9.536    fsm_inst/next_row
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[0]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X33Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[0]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.446ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 1.182ns (27.545%)  route 3.109ns (72.455%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 r  fsm_inst/row_reg[1]/Q
                         net (fo=7, routed)           0.477     6.177    fsm_inst/row[1]
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.124     6.301 f  fsm_inst/row[4]_i_2/O
                         net (fo=2, routed)           0.496     6.798    fsm_inst/row[4]_i_2_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.124     6.922 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.935    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.087 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.689    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     9.015 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.520     9.536    fsm_inst/next_row
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X33Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[4]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.446    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.182ns (28.931%)  route 2.904ns (71.069%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[4]/Q
                         net (fo=7, routed)           0.682     6.382    fsm_inst/row[4]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.506 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_6/O
                         net (fo=2, routed)           0.275     6.781    fsm_inst/FSM_sequential_next_state_reg[2]_i_6_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.919    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.071 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.673    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     8.999 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.331     9.330    fsm_inst/next_row
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[1]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.182ns (28.931%)  route 2.904ns (71.069%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[4]/Q
                         net (fo=7, routed)           0.682     6.382    fsm_inst/row[4]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.506 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_6/O
                         net (fo=2, routed)           0.275     6.781    fsm_inst/FSM_sequential_next_state_reg[2]_i_6_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.919    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.071 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.673    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     8.999 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.331     9.330    fsm_inst/next_row
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[2]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[2]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.182ns (28.931%)  route 2.904ns (71.069%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[4]/Q
                         net (fo=7, routed)           0.682     6.382    fsm_inst/row[4]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.506 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_6/O
                         net (fo=2, routed)           0.275     6.781    fsm_inst/FSM_sequential_next_state_reg[2]_i_6_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.919    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.071 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.673    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     8.999 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.331     9.330    fsm_inst/next_row
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[3]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.652ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 1.182ns (28.931%)  route 2.904ns (71.069%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[4]/Q
                         net (fo=7, routed)           0.682     6.382    fsm_inst/row[4]
    SLICE_X33Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.506 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_6/O
                         net (fo=2, routed)           0.275     6.781    fsm_inst/FSM_sequential_next_state_reg[2]_i_6_n_1
    SLICE_X33Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.905 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_3/O
                         net (fo=3, routed)           1.014     7.919    fsm_inst/FSM_sequential_next_state_reg[1]_i_3_n_1
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.152     8.071 r  fsm_inst/col[2]_i_3/O
                         net (fo=4, routed)           0.602     8.673    fsm_inst/col[2]_i_3_n_1
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.326     8.999 r  fsm_inst/row[5]_i_1/O
                         net (fo=6, routed)           0.331     9.330    fsm_inst/next_row
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.521    14.944    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[5]/C
                         clock pessimism              0.279    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.205    14.982    fsm_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.420ns (33.464%)  route 2.823ns (66.536%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[3]/Q
                         net (fo=8, routed)           1.049     6.749    fsm_inst/row[3]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.152     6.901 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.594     7.495    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_1
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.332     7.827 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_6/O
                         net (fo=4, routed)           0.653     8.480    fsm_inst/FSM_sequential_next_state_reg[1]_i_6_n_1
    SLICE_X31Y97         LUT5 (Prop_lut5_I1_O)        0.153     8.633 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_5/O
                         net (fo=4, routed)           0.528     9.161    fsm_inst/FSM_sequential_next_state_reg[1]_i_5_n_1
    SLICE_X34Y97         LUT6 (Prop_lut6_I3_O)        0.327     9.488 r  fsm_inst/col[1]_i_1/O
                         net (fo=1, routed)           0.000     9.488    fsm_inst/col[1]_i_1_n_1
    SLICE_X34Y97         FDRE                                         r  fsm_inst/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.520    14.943    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  fsm_inst/col_reg[1]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)        0.079    15.245    fsm_inst/col_reg[1]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.420ns (33.981%)  route 2.759ns (66.019%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.642     5.245    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.456     5.701 f  fsm_inst/row_reg[3]/Q
                         net (fo=8, routed)           1.049     6.749    fsm_inst/row[3]
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.152     6.901 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=1, routed)           0.594     7.495    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_1
    SLICE_X32Y98         LUT5 (Prop_lut5_I0_O)        0.332     7.827 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_6/O
                         net (fo=4, routed)           0.653     8.480    fsm_inst/FSM_sequential_next_state_reg[1]_i_6_n_1
    SLICE_X31Y97         LUT5 (Prop_lut5_I1_O)        0.153     8.633 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_5/O
                         net (fo=4, routed)           0.463     9.097    fsm_inst/FSM_sequential_next_state_reg[1]_i_5_n_1
    SLICE_X34Y97         LUT5 (Prop_lut5_I2_O)        0.327     9.424 r  fsm_inst/col[2]_i_1/O
                         net (fo=1, routed)           0.000     9.424    fsm_inst/col[2]_i_1_n_1
    SLICE_X34Y97         FDRE                                         r  fsm_inst/col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.520    14.943    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  fsm_inst/col_reg[2]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X34Y97         FDRE (Setup_fdre_C_D)        0.081    15.247    fsm_inst/col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.098     1.731    uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_1_[0]
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.048     1.779 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_1
    SLICE_X30Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.131     1.635    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.102     1.735    uart_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_1_[0]
    SLICE_X30Y98         LUT3 (Prop_lut3_I1_O)        0.045     1.780 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_1
    SLICE_X30Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y98         FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121     1.625    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fsm_inst/row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.720%)  route 0.106ns (36.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  fsm_inst/row_reg[4]/Q
                         net (fo=7, routed)           0.106     1.738    fsm_inst/row[4]
    SLICE_X32Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.783 r  fsm_inst/row[5]_i_2/O
                         net (fo=1, routed)           0.000     1.783    fsm_inst/row[5]_i_2_n_1
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[5]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.092     1.596    fsm_inst/row_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.774%)  route 0.169ns (47.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uart_inst/uart_rx_blk/bit_counter_reg[0]/Q
                         net (fo=4, routed)           0.169     1.801    uart_inst/uart_rx_blk/bit_counter_reg_n_1_[0]
    SLICE_X30Y95         LUT5 (Prop_lut5_I1_O)        0.048     1.849 r  uart_inst/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.849    uart_inst/uart_rx_blk/bit_counter[2]_i_1_n_1
    SLICE_X30Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.842     2.007    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.131     1.658    uart_inst/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.376%)  route 0.169ns (47.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  uart_inst/uart_rx_blk/bit_counter_reg[0]/Q
                         net (fo=4, routed)           0.169     1.801    uart_inst/uart_rx_blk/bit_counter_reg_n_1_[0]
    SLICE_X30Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  uart_inst/uart_rx_blk/bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.846    uart_inst/uart_rx_blk/bit_counter[1]_i_1_n_1
    SLICE_X30Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.842     2.007    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y95         FDRE                                         r  uart_inst/uart_rx_blk/bit_counter_reg[1]/C
                         clock pessimism             -0.479     1.527    
    SLICE_X30Y95         FDRE (Hold_fdre_C_D)         0.120     1.647    uart_inst/uart_rx_blk/bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 fsm_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  fsm_inst/row_reg[0]/Q
                         net (fo=8, routed)           0.143     1.776    fsm_inst/row[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I1_O)        0.049     1.825 r  fsm_inst/row[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    fsm_inst/row[2]_i_1_n_1
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[2]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.107     1.611    fsm_inst/row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.564%)  route 0.127ns (47.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.485    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  uart_inst/uart_rx_blk/rx_data_reg[3]/Q
                         net (fo=4, routed)           0.127     1.754    uart_inst/uart_rx_blk/Q[3]
    SLICE_X47Y96         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.837     2.002    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  uart_inst/uart_rx_blk/rx_data_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.047     1.532    uart_inst/uart_rx_blk/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fsm_inst/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/row_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y98         FDRE                                         r  fsm_inst/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  fsm_inst/row_reg[0]/Q
                         net (fo=8, routed)           0.143     1.776    fsm_inst/row[0]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  fsm_inst/row[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    fsm_inst/row[1]_i_1_n_1
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y98         FDRE                                         r  fsm_inst/row_reg[1]/C
                         clock pessimism             -0.503     1.504    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.092     1.596    fsm_inst/row_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.572     1.491    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y95         FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  uart_inst/baud_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.067     1.699    uart_inst/baud_tick_blk/acc[8]
    SLICE_X29Y95         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.823 r  uart_inst/baud_tick_blk/acc_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.823    uart_inst/baud_tick_blk/acc_reg[11]_i_1_n_7
    SLICE_X29Y95         FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.842     2.007    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y95         FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.515     1.491    
    SLICE_X29Y95         FDRE (Hold_fdre_C_D)         0.105     1.596    uart_inst/baud_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.568     1.487    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.695    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X29Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.819 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.819    uart_inst/baud8_tick_blk/p_1_in[12]
    SLICE_X29Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.837     2.002    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y85         FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.105     1.592    uart_inst/baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y99    fsm_inst/col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y97    fsm_inst/col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y97    fsm_inst/col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y97    fsm_inst/operation_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y97    fsm_inst/operation_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99    fsm_inst/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99    fsm_inst/col_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y97    fsm_inst/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99    fsm_inst/col_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y99    fsm_inst/col_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.951ns  (logic 4.903ns (44.772%)  route 6.048ns (55.228%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.218     3.180    inst_grid/cell3/sel0[1]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.327     3.507 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.665     7.172    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    10.951 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.951    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.659ns  (logic 4.646ns (43.589%)  route 6.013ns (56.411%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.221     3.182    inst_grid/cell3/sel0[1]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.299     3.481 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.628     7.109    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.659 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.659    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.534ns  (logic 4.651ns (44.157%)  route 5.882ns (55.843%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.218     3.180    inst_grid/cell3/sel0[1]
    SLICE_X36Y82         LUT4 (Prop_lut4_I3_O)        0.299     3.479 r  inst_grid/cell3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.500     6.978    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.534 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.534    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.363ns  (logic 4.841ns (46.713%)  route 5.522ns (53.287%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.328     3.290    inst_grid/cell3/sel0[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I2_O)        0.327     3.617 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.029     6.646    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    10.363 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.363    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.268ns  (logic 4.657ns (45.351%)  route 5.611ns (54.649%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.196     3.158    inst_grid/cell3/sel0[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I3_O)        0.299     3.457 r  inst_grid/cell3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250     6.707    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    10.268 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.268    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 4.861ns (47.919%)  route 5.284ns (52.081%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.196     3.158    inst_grid/cell3/sel0[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I3_O)        0.323     3.481 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.923     6.404    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    10.145 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.145    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.630ns (45.812%)  route 5.476ns (54.188%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          1.165     1.621    inst_grid/cell7/SEG_OBUF[6]_inst_i_4[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124     1.745 f  inst_grid/cell7/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.745    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_2
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     1.962 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.328     3.290    inst_grid/cell3/sel0[1]
    SLICE_X38Y84         LUT4 (Prop_lut4_I1_O)        0.299     3.589 r  inst_grid/cell3/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.983     6.572    SEG_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.106 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.106    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.134ns  (logic 4.331ns (47.410%)  route 4.804ns (52.590%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          0.861     1.317    nolabel_line160/Q[2]
    SLICE_X39Y85         LUT3 (Prop_lut3_I0_O)        0.154     1.471 r  nolabel_line160/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.942     5.414    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721     9.134 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.134    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.772ns  (logic 4.384ns (49.981%)  route 4.388ns (50.019%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[1]/C
    SLICE_X39Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  nolabel_line160/p_reg[1]/Q
                         net (fo=18, routed)          0.867     1.323    nolabel_line160/Q[1]
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.152     1.475 r  nolabel_line160/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.521     4.996    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.772 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.772    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.595ns  (logic 4.132ns (48.073%)  route 4.463ns (51.927%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          1.183     1.639    nolabel_line160/Q[2]
    SLICE_X39Y86         LUT3 (Prop_lut3_I2_O)        0.124     1.763 r  nolabel_line160/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.281     5.043    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.595 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.595    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          0.193     0.334    nolabel_line160/Q[0]
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.379 r  nolabel_line160/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    nolabel_line160/p[0]_i_1_n_1
    SLICE_X39Y83         FDCE                                         r  nolabel_line160/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.184ns (33.239%)  route 0.370ns (66.761%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          0.194     0.335    nolabel_line160/Q[2]
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.043     0.378 r  nolabel_line160/p[2]_i_1/O
                         net (fo=1, routed)           0.176     0.554    nolabel_line160/p[2]_i_1_n_1
    SLICE_X39Y84         FDCE                                         r  nolabel_line160/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line160/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.186ns (24.601%)  route 0.570ns (75.399%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[0]/C
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line160/p_reg[0]/Q
                         net (fo=19, routed)          0.333     0.474    nolabel_line160/Q[0]
    SLICE_X39Y86         LUT2 (Prop_lut2_I0_O)        0.045     0.519 r  nolabel_line160/p[1]_i_1/O
                         net (fo=1, routed)           0.237     0.756    nolabel_line160/p[1]_i_1_n_1
    SLICE_X39Y86         FDCE                                         r  nolabel_line160/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.296ns (39.105%)  route 0.461ns (60.895%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X31Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  trigger_reg/Q
                         net (fo=6, routed)           0.137     0.295    fsm_inst/trigger
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  fsm_inst/operation[0]_i_2/O
                         net (fo=7, routed)           0.155     0.495    fsm_inst/operation[0]_i_2_n_1
    SLICE_X32Y97         LUT6 (Prop_lut6_I4_O)        0.045     0.540 f  fsm_inst/FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.169     0.709    fsm_inst/FSM_sequential_next_state_reg[0]_i_2_n_1
    SLICE_X32Y97         LUT5 (Prop_lut5_I0_O)        0.048     0.757 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.757    fsm_inst/next_state__0[0]
    SLICE_X32Y97         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.248ns (27.115%)  route 0.667ns (72.885%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X31Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  trigger_reg/Q
                         net (fo=6, routed)           0.226     0.384    fsm_inst/trigger
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.429 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.329     0.758    fsm_inst/FSM_sequential_next_state_reg[1]_i_2_n_1
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.803 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.112     0.915    fsm_inst/next_state__0[1]
    SLICE_X32Y97         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.293ns (30.354%)  route 0.672ns (69.646%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X31Y96         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trigger_reg/Q
                         net (fo=6, routed)           0.137     0.295    fsm_inst/trigger
    SLICE_X32Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.340 f  fsm_inst/operation[0]_i_2/O
                         net (fo=7, routed)           0.232     0.572    fsm_inst/operation[0]_i_2_n_1
    SLICE_X33Y97         LUT3 (Prop_lut3_I2_O)        0.045     0.617 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_3/O
                         net (fo=1, routed)           0.082     0.699    fsm_inst/FSM_sequential_next_state_reg[2]_i_3_n_1
    SLICE_X33Y97         LUT6 (Prop_lut6_I0_O)        0.045     0.744 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.221     0.965    fsm_inst/next_state__0[2]
    SLICE_X32Y97         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.466ns  (logic 0.292ns (19.949%)  route 1.173ns (80.051%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=6, routed)           0.989     1.236    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.281 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.184     1.466    uart_inst_n_1
    SLICE_X31Y96         LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line160/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 0.320ns (12.368%)  route 2.264ns (87.632%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.367     1.641    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.686 f  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         0.898     2.584    nolabel_line160/SR[0]
    SLICE_X39Y83         FDCE                                         f  nolabel_line160/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line160/p_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.422ns (53.836%)  route 1.220ns (46.164%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE                         0.000     0.000 r  nolabel_line160/p_reg[2]/C
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line160/p_reg[2]/Q
                         net (fo=13, routed)          0.192     0.333    nolabel_line160/Q[2]
    SLICE_X39Y84         LUT3 (Prop_lut3_I2_O)        0.045     0.378 r  nolabel_line160/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.028     1.406    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.642 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.642    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line160/p_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 0.320ns (12.073%)  route 2.328ns (87.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.367     1.641    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.686 f  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         0.961     2.647    nolabel_line160/SR[0]
    SLICE_X39Y84         FDCE                                         f  nolabel_line160/p_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.019ns  (logic 4.921ns (40.945%)  route 7.098ns (59.055%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.635     5.238    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst_grid/cell1/cell_state_reg[3]/Q
                         net (fo=18, routed)          2.303     7.997    inst_grid/cell3/data_show[15]
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.121 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.121    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.359 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.129     9.488    inst_grid/cell3/sel0[3]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.324     9.812 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.665    13.477    SEG_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.779    17.256 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.256    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.718ns  (logic 4.666ns (39.820%)  route 7.052ns (60.180%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.635     5.238    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst_grid/cell1/cell_state_reg[3]/Q
                         net (fo=18, routed)          2.303     7.997    inst_grid/cell3/data_show[15]
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.121 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.121    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.359 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.121     9.480    inst_grid/cell3/sel0[3]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.298     9.778 r  inst_grid/cell3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.628    13.406    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.956 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.956    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 4.671ns (40.259%)  route 6.932ns (59.741%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.635     5.238    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst_grid/cell1/cell_state_reg[3]/Q
                         net (fo=18, routed)          2.303     7.997    inst_grid/cell3/data_show[15]
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.121 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.121    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.359 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.129     9.488    inst_grid/cell3/sel0[3]
    SLICE_X36Y82         LUT4 (Prop_lut4_I0_O)        0.298     9.786 r  inst_grid/cell3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.500    13.286    SEG_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.841 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.841    SEG[5]
    R10                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell9/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell14/next_cell_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 3.220ns (27.778%)  route 8.372ns (72.222%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.230    inst_grid/cell9/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  inst_grid/cell9/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell9/cell_state_reg[0]/Q
                         net (fo=32, routed)          2.687     8.373    inst_grid/cell15/sum_neighborhod__22_carry__0_2[0]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.152     8.525 r  inst_grid/cell15/sum_neighborhod__22_carry_i_3__13/O
                         net (fo=2, routed)           0.666     9.191    inst_grid/cell15/cell_state_reg[2]_0[0]
    SLICE_X37Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  inst_grid/cell15/sum_neighborhod__22_carry_i_6__13/O
                         net (fo=1, routed)           0.000     9.517    inst_grid/cell14/sum_neighborhod__66_carry_i_3__13_2[1]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.097 r  inst_grid/cell14/sum_neighborhod__22_carry/O[2]
                         net (fo=2, routed)           0.814    10.911    inst_grid/cell14/sum_neighborhod__22_carry_n_6
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.332    11.243 r  inst_grid/cell14/sum_neighborhod__66_carry_i_1__13/O
                         net (fo=2, routed)           0.690    11.933    inst_grid/cell14/sum_neighborhod__66_carry_i_1__13_n_1
    SLICE_X39Y89         LUT4 (Prop_lut4_I3_O)        0.327    12.260 r  inst_grid/cell14/sum_neighborhod__66_carry_i_4__13/O
                         net (fo=1, routed)           0.000    12.260    inst_grid/cell14/sum_neighborhod__66_carry_i_4__13_n_1
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.661 r  inst_grid/cell14/sum_neighborhod__66_carry/CO[3]
                         net (fo=1, routed)           0.000    12.661    inst_grid/cell14/sum_neighborhod__66_carry_n_1
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.884 f  inst_grid/cell14/sum_neighborhod__66_carry__0/O[0]
                         net (fo=2, routed)           0.826    13.709    inst_grid/cell14/data0_1[4]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.299    14.008 f  inst_grid/cell14/next_cell_state_reg[7]_i_4__2/O
                         net (fo=1, routed)           0.951    14.959    inst_grid/cell14/next_cell_state_reg[7]_i_4__2_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.083 f  inst_grid/cell14/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           1.738    16.821    inst_grid/cell14/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X40Y87         LDCE                                         f  inst_grid/cell14/next_cell_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell9/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell14/next_cell_state_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.592ns  (logic 3.220ns (27.778%)  route 8.372ns (72.222%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.230    inst_grid/cell9/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  inst_grid/cell9/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell9/cell_state_reg[0]/Q
                         net (fo=32, routed)          2.687     8.373    inst_grid/cell15/sum_neighborhod__22_carry__0_2[0]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.152     8.525 r  inst_grid/cell15/sum_neighborhod__22_carry_i_3__13/O
                         net (fo=2, routed)           0.666     9.191    inst_grid/cell15/cell_state_reg[2]_0[0]
    SLICE_X37Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  inst_grid/cell15/sum_neighborhod__22_carry_i_6__13/O
                         net (fo=1, routed)           0.000     9.517    inst_grid/cell14/sum_neighborhod__66_carry_i_3__13_2[1]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.097 r  inst_grid/cell14/sum_neighborhod__22_carry/O[2]
                         net (fo=2, routed)           0.814    10.911    inst_grid/cell14/sum_neighborhod__22_carry_n_6
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.332    11.243 r  inst_grid/cell14/sum_neighborhod__66_carry_i_1__13/O
                         net (fo=2, routed)           0.690    11.933    inst_grid/cell14/sum_neighborhod__66_carry_i_1__13_n_1
    SLICE_X39Y89         LUT4 (Prop_lut4_I3_O)        0.327    12.260 r  inst_grid/cell14/sum_neighborhod__66_carry_i_4__13/O
                         net (fo=1, routed)           0.000    12.260    inst_grid/cell14/sum_neighborhod__66_carry_i_4__13_n_1
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.661 r  inst_grid/cell14/sum_neighborhod__66_carry/CO[3]
                         net (fo=1, routed)           0.000    12.661    inst_grid/cell14/sum_neighborhod__66_carry_n_1
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.884 f  inst_grid/cell14/sum_neighborhod__66_carry__0/O[0]
                         net (fo=2, routed)           0.826    13.709    inst_grid/cell14/data0_1[4]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.299    14.008 f  inst_grid/cell14/next_cell_state_reg[7]_i_4__2/O
                         net (fo=1, routed)           0.951    14.959    inst_grid/cell14/next_cell_state_reg[7]_i_4__2_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.083 f  inst_grid/cell14/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           1.738    16.821    inst_grid/cell14/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X40Y87         LDCE                                         f  inst_grid/cell14/next_cell_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell9/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell14/next_cell_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.305ns  (logic 3.220ns (28.483%)  route 8.085ns (71.517%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.230    inst_grid/cell9/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  inst_grid/cell9/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell9/cell_state_reg[0]/Q
                         net (fo=32, routed)          2.687     8.373    inst_grid/cell15/sum_neighborhod__22_carry__0_2[0]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.152     8.525 r  inst_grid/cell15/sum_neighborhod__22_carry_i_3__13/O
                         net (fo=2, routed)           0.666     9.191    inst_grid/cell15/cell_state_reg[2]_0[0]
    SLICE_X37Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  inst_grid/cell15/sum_neighborhod__22_carry_i_6__13/O
                         net (fo=1, routed)           0.000     9.517    inst_grid/cell14/sum_neighborhod__66_carry_i_3__13_2[1]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.097 r  inst_grid/cell14/sum_neighborhod__22_carry/O[2]
                         net (fo=2, routed)           0.814    10.911    inst_grid/cell14/sum_neighborhod__22_carry_n_6
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.332    11.243 r  inst_grid/cell14/sum_neighborhod__66_carry_i_1__13/O
                         net (fo=2, routed)           0.690    11.933    inst_grid/cell14/sum_neighborhod__66_carry_i_1__13_n_1
    SLICE_X39Y89         LUT4 (Prop_lut4_I3_O)        0.327    12.260 r  inst_grid/cell14/sum_neighborhod__66_carry_i_4__13/O
                         net (fo=1, routed)           0.000    12.260    inst_grid/cell14/sum_neighborhod__66_carry_i_4__13_n_1
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.661 r  inst_grid/cell14/sum_neighborhod__66_carry/CO[3]
                         net (fo=1, routed)           0.000    12.661    inst_grid/cell14/sum_neighborhod__66_carry_n_1
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.884 f  inst_grid/cell14/sum_neighborhod__66_carry__0/O[0]
                         net (fo=2, routed)           0.826    13.709    inst_grid/cell14/data0_1[4]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.299    14.008 f  inst_grid/cell14/next_cell_state_reg[7]_i_4__2/O
                         net (fo=1, routed)           0.951    14.959    inst_grid/cell14/next_cell_state_reg[7]_i_4__2_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.083 f  inst_grid/cell14/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           1.451    16.535    inst_grid/cell14/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X42Y87         LDCE                                         f  inst_grid/cell14/next_cell_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell9/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell14/next_cell_state_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.305ns  (logic 3.220ns (28.483%)  route 8.085ns (71.517%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.627     5.230    inst_grid/cell9/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  inst_grid/cell9/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  inst_grid/cell9/cell_state_reg[0]/Q
                         net (fo=32, routed)          2.687     8.373    inst_grid/cell15/sum_neighborhod__22_carry__0_2[0]
    SLICE_X37Y89         LUT3 (Prop_lut3_I1_O)        0.152     8.525 r  inst_grid/cell15/sum_neighborhod__22_carry_i_3__13/O
                         net (fo=2, routed)           0.666     9.191    inst_grid/cell15/cell_state_reg[2]_0[0]
    SLICE_X37Y89         LUT4 (Prop_lut4_I3_O)        0.326     9.517 r  inst_grid/cell15/sum_neighborhod__22_carry_i_6__13/O
                         net (fo=1, routed)           0.000     9.517    inst_grid/cell14/sum_neighborhod__66_carry_i_3__13_2[1]
    SLICE_X37Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.097 r  inst_grid/cell14/sum_neighborhod__22_carry/O[2]
                         net (fo=2, routed)           0.814    10.911    inst_grid/cell14/sum_neighborhod__22_carry_n_6
    SLICE_X39Y89         LUT3 (Prop_lut3_I1_O)        0.332    11.243 r  inst_grid/cell14/sum_neighborhod__66_carry_i_1__13/O
                         net (fo=2, routed)           0.690    11.933    inst_grid/cell14/sum_neighborhod__66_carry_i_1__13_n_1
    SLICE_X39Y89         LUT4 (Prop_lut4_I3_O)        0.327    12.260 r  inst_grid/cell14/sum_neighborhod__66_carry_i_4__13/O
                         net (fo=1, routed)           0.000    12.260    inst_grid/cell14/sum_neighborhod__66_carry_i_4__13_n_1
    SLICE_X39Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.661 r  inst_grid/cell14/sum_neighborhod__66_carry/CO[3]
                         net (fo=1, routed)           0.000    12.661    inst_grid/cell14/sum_neighborhod__66_carry_n_1
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.884 f  inst_grid/cell14/sum_neighborhod__66_carry__0/O[0]
                         net (fo=2, routed)           0.826    13.709    inst_grid/cell14/data0_1[4]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.299    14.008 f  inst_grid/cell14/next_cell_state_reg[7]_i_4__2/O
                         net (fo=1, routed)           0.951    14.959    inst_grid/cell14/next_cell_state_reg[7]_i_4__2_n_1
    SLICE_X39Y91         LUT6 (Prop_lut6_I4_O)        0.124    15.083 f  inst_grid/cell14/next_cell_state_reg[7]_i_2__0/O
                         net (fo=8, routed)           1.451    16.535    inst_grid/cell14/next_cell_state_reg[7]_i_2__0_n_1
    SLICE_X42Y87         LDCE                                         f  inst_grid/cell14/next_cell_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.199ns  (logic 4.677ns (41.759%)  route 6.522ns (58.241%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.635     5.238    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst_grid/cell1/cell_state_reg[3]/Q
                         net (fo=18, routed)          2.303     7.997    inst_grid/cell3/data_show[15]
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.121 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.121    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.359 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.969     9.328    inst_grid/cell3/sel0[3]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.298     9.626 r  inst_grid/cell3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.250    12.876    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.437 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.437    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell5/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.077ns  (logic 4.901ns (44.245%)  route 6.176ns (55.755%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.632     5.235    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.753 f  inst_grid/cell5/cell_state_reg[0]/Q
                         net (fo=33, routed)          2.342     8.094    inst_grid/cell7/data_show[0]
    SLICE_X39Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.218 f  inst_grid/cell7/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     8.218    inst_grid/cell3/SEG_OBUF[2]_inst_i_1_1
    SLICE_X39Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     8.435 f  inst_grid/cell3/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.805     9.240    inst_grid/cell3/sel0[0]
    SLICE_X38Y84         LUT4 (Prop_lut4_I1_O)        0.325     9.565 r  inst_grid/cell3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.029    12.595    SEG_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.717    16.312 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.312    SEG[4]
    K16                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.074ns  (logic 4.879ns (44.062%)  route 6.195ns (55.938%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.635     5.238    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  inst_grid/cell1/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  inst_grid/cell1/cell_state_reg[3]/Q
                         net (fo=18, routed)          2.303     7.997    inst_grid/cell3/data_show[15]
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124     8.121 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     8.121    inst_grid/cell3/SEG_OBUF[6]_inst_i_6_n_1
    SLICE_X39Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.359 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.969     9.328    inst_grid/cell3/sel0[3]
    SLICE_X38Y84         LUT4 (Prop_lut4_I0_O)        0.320     9.648 r  inst_grid/cell3/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.923    12.570    SEG_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    16.312 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.312    SEG[0]
    L18                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell7/cell_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell7/next_cell_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.981%)  route 0.109ns (37.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.486    inst_grid/cell7/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  inst_grid/cell7/cell_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_grid/cell7/cell_state_reg[4]/Q
                         net (fo=18, routed)          0.109     1.737    inst_grid/cell7/Q[4]
    SLICE_X33Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.782 r  inst_grid/cell7/next_cell_state_reg[4]_i_1__4/O
                         net (fo=1, routed)           0.000     1.782    inst_grid/cell7/next_cell_state_reg[4]_i_1__4_n_1
    SLICE_X33Y84         LDCE                                         r  inst_grid/cell7/next_cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.571     1.490    inst_grid/cell6/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y93         FDRE                                         r  inst_grid/cell6/cell_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y93         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  inst_grid/cell6/cell_state_reg[4]/Q
                         net (fo=32, routed)          0.094     1.749    inst_grid/cell6/Q[4]
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  inst_grid/cell6/next_cell_state_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    inst_grid/cell6/next_cell_state_reg[4]_i_1__1_n_1
    SLICE_X31Y93         LDCE                                         r  inst_grid/cell6/next_cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.485    inst_grid/cell2/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y85         FDRE                                         r  inst_grid/cell2/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell2/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.124     1.750    inst_grid/cell2/Q[0]
    SLICE_X34Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  inst_grid/cell2/next_cell_state_reg[0]_i_1__8/O
                         net (fo=1, routed)           0.000     1.795    inst_grid/cell2/next_cell_state__0[0]
    SLICE_X34Y85         LDPE                                         r  inst_grid/cell2/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell10/cell_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell10/next_cell_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.165%)  route 0.128ns (40.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.569     1.488    inst_grid/cell10/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  inst_grid/cell10/cell_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  inst_grid/cell10/cell_state_reg[5]/Q
                         net (fo=32, routed)          0.128     1.758    inst_grid/cell10/Q[5]
    SLICE_X35Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  inst_grid/cell10/next_cell_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    inst_grid/cell10/next_cell_state_reg[5]_i_1_n_1
    SLICE_X35Y92         LDCE                                         r  inst_grid/cell10/next_cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell3/cell_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3/next_cell_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.589%)  route 0.149ns (44.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.485    inst_grid/cell3/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  inst_grid/cell3/cell_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell3/cell_state_reg[1]/Q
                         net (fo=10, routed)          0.149     1.775    inst_grid/cell3/Q[1]
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  inst_grid/cell3/next_cell_state_reg[1]_i_1__9/O
                         net (fo=1, routed)           0.000     1.820    inst_grid/cell3/next_cell_state__0[1]
    SLICE_X32Y83         LDCE                                         r  inst_grid/cell3/next_cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell0/cell_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell0/next_cell_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.014%)  route 0.152ns (44.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.485    inst_grid/cell0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  inst_grid/cell0/cell_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell0/cell_state_reg[3]/Q
                         net (fo=11, routed)          0.152     1.778    fsm_inst/Q[3]
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  fsm_inst/next_cell_state_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.823    inst_grid/cell0/D[3]
    SLICE_X47Y94         LDCE                                         r  inst_grid/cell0/next_cell_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell0/cell_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell0/next_cell_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.824%)  route 0.153ns (45.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.566     1.485    inst_grid/cell0/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y94         FDRE                                         r  inst_grid/cell0/cell_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell0/cell_state_reg[2]/Q
                         net (fo=11, routed)          0.153     1.780    fsm_inst/Q[2]
    SLICE_X47Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  fsm_inst/next_cell_state_reg[2]_i_1__7/O
                         net (fo=1, routed)           0.000     1.825    inst_grid/cell0/D[2]
    SLICE_X47Y94         LDCE                                         r  inst_grid/cell0/next_cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.509%)  route 0.149ns (44.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.571     1.490    inst_grid/cell6/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  inst_grid/cell6/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_grid/cell6/cell_state_reg[6]/Q
                         net (fo=31, routed)          0.149     1.780    inst_grid/cell6/Q[6]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  inst_grid/cell6/next_cell_state_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    inst_grid/cell6/next_cell_state_reg[6]_i_1__1_n_1
    SLICE_X32Y93         LDCE                                         r  inst_grid/cell6/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell4/cell_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4/next_cell_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.389%)  route 0.156ns (45.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.567     1.486    inst_grid/cell4/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y92         FDRE                                         r  inst_grid/cell4/cell_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_grid/cell4/cell_state_reg[6]/Q
                         net (fo=18, routed)          0.156     1.783    inst_grid/cell4/Q[6]
    SLICE_X46Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.828 r  inst_grid/cell4/next_cell_state_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.828    inst_grid/cell4/next_cell_state_reg[6]_i_1__2_n_1
    SLICE_X46Y92         LDCE                                         r  inst_grid/cell4/next_cell_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell6/cell_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6/next_cell_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.447%)  route 0.156ns (45.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.571     1.490    inst_grid/cell6/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y93         FDRE                                         r  inst_grid/cell6/cell_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  inst_grid/cell6/cell_state_reg[7]/Q
                         net (fo=16, routed)          0.156     1.787    inst_grid/cell6/Q[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  inst_grid/cell6/next_cell_state_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.832    inst_grid/cell6/next_cell_state_reg[7]_i_1__1_n_1
    SLICE_X32Y93         LDCE                                         r  inst_grid/cell6/next_cell_state_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           355 Endpoints
Min Delay           355 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.631ns (21.259%)  route 6.041ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.891     7.672    inst_grid/cell5/SR[0]
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.512     4.935    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.631ns (21.259%)  route 6.041ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.891     7.672    inst_grid/cell5/SR[0]
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.512     4.935    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell5/cell_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.672ns  (logic 1.631ns (21.259%)  route 6.041ns (78.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.891     7.672    inst_grid/cell5/SR[0]
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.512     4.935    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell14/cell_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.631ns (21.303%)  route 6.025ns (78.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.876     7.656    inst_grid/cell14/SR[0]
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell14/cell_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.938    inst_grid/cell14/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell14/cell_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell14/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.631ns (21.303%)  route 6.025ns (78.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.876     7.656    inst_grid/cell14/SR[0]
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell14/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.938    inst_grid/cell14/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell14/cell_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2/cell_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.631ns (21.303%)  route 6.025ns (78.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.876     7.656    inst_grid/cell2/SR[0]
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.938    inst_grid/cell2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2/cell_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.631ns (21.303%)  route 6.025ns (78.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.876     7.656    inst_grid/cell2/SR[0]
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.938    inst_grid/cell2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2/cell_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.656ns  (logic 1.631ns (21.303%)  route 6.025ns (78.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.876     7.656    inst_grid/cell2/SR[0]
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.515     4.938    inst_grid/cell2/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y88         FDRE                                         r  inst_grid/cell2/cell_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell13/cell_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.613ns  (logic 1.631ns (21.423%)  route 5.982ns (78.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.833     7.613    inst_grid/cell13/SR[0]
    SLICE_X51Y86         FDRE                                         r  inst_grid/cell13/cell_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.506     4.929    inst_grid/cell13/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y86         FDRE                                         r  inst_grid/cell13/cell_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell14/cell_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.518ns  (logic 1.631ns (21.695%)  route 5.887ns (78.305%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           3.150     4.657    inst_grid/cell15/CPU_RESETN_IBUF
    SLICE_X28Y96         LUT1 (Prop_lut1_I0_O)        0.124     4.781 r  inst_grid/cell15/FSM_sequential_state[2]_i_1/O
                         net (fo=201, routed)         2.737     7.518    inst_grid/cell14/SR[0]
    SLICE_X41Y87         FDRE                                         r  inst_grid/cell14/cell_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         1.514     4.937    inst_grid/cell14/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y87         FDRE                                         r  inst_grid/cell14/cell_state_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell8/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell8/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.158ns (61.751%)  route 0.098ns (38.249%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         LDCE                         0.000     0.000 r  inst_grid/cell8/next_cell_state_reg[1]/G
    SLICE_X49Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell8/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.098     0.256    inst_grid/cell8/next_cell_state[1]
    SLICE_X48Y87         FDRE                                         r  inst_grid/cell8/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.833     1.998    inst_grid/cell8/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y87         FDRE                                         r  inst_grid/cell8/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell10/next_cell_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell10/cell_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.158ns (61.421%)  route 0.099ns (38.579%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         LDCE                         0.000     0.000 r  inst_grid/cell10/next_cell_state_reg[5]/G
    SLICE_X35Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell10/next_cell_state_reg[5]/Q
                         net (fo=1, routed)           0.099     0.257    inst_grid/cell10/next_cell_state[5]
    SLICE_X37Y92         FDRE                                         r  inst_grid/cell10/cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.840     2.005    inst_grid/cell10/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y92         FDRE                                         r  inst_grid/cell10/cell_state_reg[5]/C

Slack:                    inf
  Source:                 inst_grid/cell1/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         LDCE                         0.000     0.000 r  inst_grid/cell1/next_cell_state_reg[1]/G
    SLICE_X41Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell1/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.100     0.258    inst_grid/cell1/next_cell_state[1]
    SLICE_X39Y91         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.839     2.004    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y91         FDRE                                         r  inst_grid/cell1/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.809%)  route 0.102ns (39.191%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[5]/G
    SLICE_X44Y93         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[5]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell5/next_cell_state[5]
    SLICE_X43Y93         FDRE                                         r  inst_grid/cell5/cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.838     2.003    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y93         FDRE                                         r  inst_grid/cell5/cell_state_reg[5]/C

Slack:                    inf
  Source:                 inst_grid/cell14/next_cell_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell14/cell_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         LDCE                         0.000     0.000 r  inst_grid/cell14/next_cell_state_reg[5]/G
    SLICE_X39Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell14/next_cell_state_reg[5]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell14/next_cell_state[5]
    SLICE_X40Y95         FDRE                                         r  inst_grid/cell14/cell_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.840     2.005    inst_grid/cell14/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  inst_grid/cell14/cell_state_reg[5]/C

Slack:                    inf
  Source:                 fsm_inst/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         LDCE                         0.000     0.000 r  fsm_inst/FSM_sequential_next_state_reg[1]/G
    SLICE_X32Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm_inst/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.103     0.261    fsm_inst/next_state[1]
    SLICE_X31Y97         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.843     2.008    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y97         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell11/next_cell_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell11/cell_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         LDCE                         0.000     0.000 r  inst_grid/cell11/next_cell_state_reg[1]/G
    SLICE_X32Y86         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell11/next_cell_state_reg[1]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell11/next_cell_state[1]
    SLICE_X31Y86         FDRE                                         r  inst_grid/cell11/cell_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.837     2.002    inst_grid/cell11/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y86         FDRE                                         r  inst_grid/cell11/cell_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell3/next_cell_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell3/cell_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.576%)  route 0.103ns (39.424%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         LDCE                         0.000     0.000 r  inst_grid/cell3/next_cell_state_reg[4]/G
    SLICE_X32Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell3/next_cell_state_reg[4]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell3/next_cell_state[4]
    SLICE_X31Y83         FDRE                                         r  inst_grid/cell3/cell_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.835     2.000    inst_grid/cell3/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  inst_grid/cell3/cell_state_reg[4]/C

Slack:                    inf
  Source:                 inst_grid/cell6/next_cell_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell6/cell_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.158ns (60.575%)  route 0.103ns (39.425%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         LDCE                         0.000     0.000 r  inst_grid/cell6/next_cell_state_reg[3]/G
    SLICE_X32Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell6/next_cell_state_reg[3]/Q
                         net (fo=1, routed)           0.103     0.261    inst_grid/cell6/next_cell_state[3]
    SLICE_X31Y85         FDRE                                         r  inst_grid/cell6/cell_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.837     2.002    inst_grid/cell6/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  inst_grid/cell6/cell_state_reg[3]/C

Slack:                    inf
  Source:                 inst_grid/cell5/next_cell_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell5/cell_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.339%)  route 0.104ns (39.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         LDCE                         0.000     0.000 r  inst_grid/cell5/next_cell_state_reg[2]/G
    SLICE_X44Y88         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_grid/cell5/next_cell_state_reg[2]/Q
                         net (fo=1, routed)           0.104     0.262    inst_grid/cell5/next_cell_state[2]
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=244, routed)         0.836     2.001    inst_grid/cell5/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  inst_grid/cell5/cell_state_reg[2]/C





