State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	176
EX.rd_mem:	235
EX.wrt_mem:	0
EX.alu_op:	0
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	143
WB.nop:	1
State after executing cycle:	0
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	235
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	0
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	0
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	11111111111111111111111111111111
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	0
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	0
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	96
EX.rd_mem:	125
EX.wrt_mem:	0
EX.alu_op:	192
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	150
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	125
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	11111111111111111111111111111111
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	48
EX.rd_mem:	212
EX.wrt_mem:	0
EX.alu_op:	78
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	149
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	212
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	11111111111111111111111111111111
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	160
EX.rd_mem:	61
EX.wrt_mem:	0
EX.alu_op:	210
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	51
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	61
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	11111111111111111111111111111111
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	16
EX.rd_mem:	195
EX.wrt_mem:	0
EX.alu_op:	201
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	132
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	195
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	11111111111111111111111111111111
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	144
EX.rd_mem:	117
EX.wrt_mem:	0
EX.alu_op:	34
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	116
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	117
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	160
EX.rd_mem:	129
EX.wrt_mem:	0
EX.alu_op:	192
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	138
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	129
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	240
EX.rd_mem:	234
EX.wrt_mem:	0
EX.alu_op:	215
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	94
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	234
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	176
EX.rd_mem:	39
EX.wrt_mem:	0
EX.alu_op:	137
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	61
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	39
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	48
EX.rd_mem:	43
EX.wrt_mem:	0
EX.alu_op:	121
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	41
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	43
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	80
EX.rd_mem:	32
EX.wrt_mem:	0
EX.alu_op:	109
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	132
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	32
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000001000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	208
EX.rd_mem:	117
EX.wrt_mem:	0
EX.alu_op:	67
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	42
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	117
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	10000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	10000000000000000000000000000001
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	144
EX.rd_mem:	226
EX.wrt_mem:	0
EX.alu_op:	117
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	15
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	226
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	10000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000010
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	10000000000000000000000000000001
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000010
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000010
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	144
EX.rd_mem:	117
EX.wrt_mem:	0
EX.alu_op:	223
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	32
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	117
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000011
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000011
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	10000000000000000000000000000001
MEM.Store_data:	00000000000000000000000000000011
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	10000000000000000000000000000000
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	10000000000000000000000000000001
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	10000000000000000000000000000000
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	10000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	32
EX.rd_mem:	245
EX.wrt_mem:	0
EX.alu_op:	88
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	152
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	245
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	96
EX.rd_mem:	119
EX.wrt_mem:	0
EX.alu_op:	28
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	182
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	119
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	0
IF.PC:	4
IF.nop:	0
ID.Instr:	10001100000000010000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00000
EX.Wrt_reg_addr:	00000
EX.is_I_type:	64
EX.rd_mem:	229
EX.wrt_mem:	0
EX.alu_op:	136
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	16
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	121
WB.nop:	1
State after executing cycle:	1
IF.PC:	8
IF.nop:	0
ID.Instr:	10001100000000100000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00001
EX.Wrt_reg_addr:	00001
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00000
MEM.Wrt_reg_addr:	00000
MEM.rd_mem:	229
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	16
WB.nop:	1
State after executing cycle:	2
IF.PC:	12
IF.nop:	0
ID.Instr:	00000000001000100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00010
EX.Wrt_reg_addr:	00010
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00001
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00000
WB.Wrt_reg_addr:	00000
WB.wrt_enable:	0
WB.nop:	1
State after executing cycle:	3
IF.PC:	16
IF.nop:	0
ID.Instr:	10001100000001000000000000000100
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0011000000100001
EX.Rs:	00001
EX.Rt:	00010
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00010
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	11111111111111111111111111111111
WB.Rs:	00000
WB.Rt:	00001
WB.Wrt_reg_addr:	00001
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	4
IF.PC:	20
IF.nop:	0
ID.Instr:	10101100000001000000000000000000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000100
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	1
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00001
MEM.Rt:	00010
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00010
WB.Wrt_reg_addr:	00010
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	5
IF.PC:	24
IF.nop:	0
ID.Instr:	00000000100001100011000000100001
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000000000
EX.Rs:	00000
EX.Rt:	00100
EX.Wrt_reg_addr:	00100
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	1
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00001
WB.Rt:	00010
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	6
IF.PC:	28
IF.nop:	0
ID.Instr:	00000000110000010011100000100011
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000100
EX.Imm:	0011000000100001
EX.Rs:	00100
EX.Rt:	00110
EX.Wrt_reg_addr:	00110
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000000
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00000
MEM.Rt:	00100
MEM.Wrt_reg_addr:	00100
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	01111111111111111111111111111110
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	7
IF.PC:	32
IF.nop:	0
ID.Instr:	10101100000001110000000000001000
ID.nop:	0
EX.Read_data1:	00000000000000000000000000000100
EX.Read_data2:	11111111111111111111111111111111
EX.Imm:	0011100000100011
EX.Rs:	00110
EX.Rt:	00001
EX.Wrt_reg_addr:	00111
EX.is_I_type:	0
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	1
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000100
MEM.Store_data:	00000000000000000000000000000100
MEM.Rs:	00100
MEM.Rt:	00110
MEM.Wrt_reg_addr:	00110
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000000
WB.Rs:	00000
WB.Rt:	00100
WB.Wrt_reg_addr:	00100
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	8
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	1
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	0
MEM.ALUresult:	00000000000000000000000000000011
MEM.Store_data:	11111111111111111111111111111111
MEM.Rs:	00110
MEM.Rt:	00001
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	1
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000100
WB.Rs:	00100
WB.Rt:	00110
WB.Wrt_reg_addr:	00110
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	9
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	1
MEM.wrt_enable:	0
MEM.nop:	0
WB.Wrt_data:	00000000000000000000000000000011
WB.Rs:	00110
WB.Rt:	00001
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	1
WB.nop:	0
State after executing cycle:	10
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	0
State after executing cycle:	11
IF.PC:	36
IF.nop:	1
ID.Instr:	11111111111111111111111111111111
ID.nop:	1
EX.Read_data1:	00000000000000000000000000000000
EX.Read_data2:	00000000000000000000000000000000
EX.Imm:	0000000000001000
EX.Rs:	00000
EX.Rt:	00111
EX.Wrt_reg_addr:	00111
EX.is_I_type:	1
EX.rd_mem:	0
EX.wrt_mem:	0
EX.alu_op:	1
EX.wrt_enable:	0
EX.nop:	1
MEM.ALUresult:	00000000000000000000000000001000
MEM.Store_data:	00000000000000000000000000000000
MEM.Rs:	00000
MEM.Rt:	00111
MEM.Wrt_reg_addr:	00111
MEM.rd_mem:	0
MEM.wrt_mem:	0
MEM.wrt_enable:	0
MEM.nop:	1
WB.Wrt_data:	00000000000000000000000000001000
WB.Rs:	00000
WB.Rt:	00111
WB.Wrt_reg_addr:	00111
WB.wrt_enable:	0
WB.nop:	1
