Analysis & Synthesis report for kromcopy
Sat Apr 09 15:02:07 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for dpram256:RAM0|altsyncram:altsyncram_component|altsyncram_sjq3:auto_generated
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: dpram256:RAM0|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: pll57:CKGEN0|altpll:altpll_component
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. altsyncram Parameter Settings by Entity Instance
 18. altpll Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "pll57:CKGEN0"
 20. SignalTap II Logic Analyzer Settings
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Connections to In-System Debugging Instance "auto_signaltap_0"
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 09 15:02:07 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; kromcopy                                    ;
; Top-level Entity Name              ; kromcopy                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,173                                       ;
;     Total combinational functions  ; 698                                         ;
;     Dedicated logic registers      ; 874                                         ;
; Total registers                    ; 874                                         ;
; Total pins                         ; 217                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 215,040                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                                      ; kromcopy           ; kromcopy           ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------+-------------+
; kromcopy.vhd                                                       ; yes             ; User VHDL File                               ; D:/develop/kromcopy/kromcopy.vhd                                                       ;             ;
; dpram256.vhd                                                       ; yes             ; User Wizard-Generated File                   ; D:/develop/kromcopy/dpram256.vhd                                                       ;             ;
; pll57.vhd                                                          ; yes             ; User Wizard-Generated File                   ; D:/develop/kromcopy/pll57.vhd                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_sjq3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/altsyncram_sjq3.tdf                                             ;             ;
; ../tdata.hex                                                       ; yes             ; Auto-Found Memory Initialization File        ; D:/develop/kromcopy/tdata.hex                                                          ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/pll57_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/pll57_altpll.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; db/altsyncram_1c14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/altsyncram_1c14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_l7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/mux_l7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/declut.inc                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_8rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cntr_8rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_eki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cntr_eki.tdf                                                    ;             ;
; db/cntr_brh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cntr_brh.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/develop/kromcopy/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sldaf2da291/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/develop/kromcopy/db/ip/sldaf2da291/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,173                                                                             ;
;                                             ;                                                                                   ;
; Total combinational functions               ; 698                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                   ;
;     -- 4 input functions                    ; 296                                                                               ;
;     -- 3 input functions                    ; 193                                                                               ;
;     -- <=2 input functions                  ; 209                                                                               ;
;                                             ;                                                                                   ;
; Logic elements by mode                      ;                                                                                   ;
;     -- normal mode                          ; 584                                                                               ;
;     -- arithmetic mode                      ; 114                                                                               ;
;                                             ;                                                                                   ;
; Total registers                             ; 874                                                                               ;
;     -- Dedicated logic registers            ; 874                                                                               ;
;     -- I/O registers                        ; 0                                                                                 ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 217                                                                               ;
; Total memory bits                           ; 215040                                                                            ;
;                                             ;                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; pll57:CKGEN0|altpll:altpll_component|pll57_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 468                                                                               ;
; Total fan-out                               ; 6238                                                                              ;
; Average fan-out                             ; 2.90                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |kromcopy                                                                                                                               ; 698 (117)         ; 874 (85)     ; 215040      ; 0          ; 0            ; 0       ; 0         ; 217  ; 0            ; 0          ; |kromcopy                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |dpram256:RAM0|                                                                                                                      ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|dpram256:RAM0                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|dpram256:RAM0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_sjq3:auto_generated|                                                                                               ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|dpram256:RAM0|altsyncram:altsyncram_component|altsyncram_sjq3:auto_generated                                                                                                                                                                                                                                                               ; work         ;
;    |pll57:CKGEN0|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|pll57:CKGEN0                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|pll57:CKGEN0|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pll57_altpll:auto_generated|                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|pll57:CKGEN0|altpll:altpll_component|pll57_altpll:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 119 (1)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 118 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 118 (0)           ; 90 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 118 (1)           ; 90 (5)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 117 (0)           ; 85 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 117 (78)          ; 85 (57)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 462 (2)           ; 699 (52)     ; 212992      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 460 (0)           ; 647 (0)      ; 212992      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 460 (88)          ; 647 (190)    ; 212992      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)            ; 82 (82)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; work         ;
;                   |mux_l7c:auto_generated|                                                                                              ; 27 (27)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_l7c:auto_generated                                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 212992      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_1c14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 212992      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1c14:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)         ; 74 (74)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 62 (1)            ; 146 (1)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 52 (0)            ; 130 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 78 (78)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 52 (0)            ; 52 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 9 (9)             ; 11 (1)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 119 (9)           ; 104 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8rh:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)            ; 13 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_brh:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_brh:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 26 (26)           ; 26 (26)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |kromcopy|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; dpram256:RAM0|altsyncram:altsyncram_component|altsyncram_sjq3:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; ../tdata.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_1c14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 26           ; 8192         ; 26           ; 212992 ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |kromcopy|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |kromcopy|pll57:CKGEN0                                                                                                                                                                                                                                                        ; pll57.vhd       ;
; Altera ; RAM: 2-PORT  ; 15.1    ; N/A          ; N/A          ; |kromcopy|dpram256:RAM0                                                                                                                                                                                                                                                       ; dpram256.vhd    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 874   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 361   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 494   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SR_TX[7]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; FCS                                                                                                                                                                                                                                                                                                                             ; 15      ;
; CK28M                                                                                                                                                                                                                                                                                                                           ; 18      ;
; SR_TX[6]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_TX[5]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_RX[0]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[1]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[2]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[3]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[4]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[5]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[6]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; SR_RX[7]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SNSWRM                                                                                                                                                                                                                                                                                                                          ; 1       ;
; SR_TX[4]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_TX[3]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_TX[2]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_TX[1]                                                                                                                                                                                                                                                                                                                        ; 1       ;
; SR_TX[0]                                                                                                                                                                                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |kromcopy|WADR[0]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |kromcopy|BITCNT[2]        ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |kromcopy|BYTECNT[0]       ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |kromcopy|SR_TX[7]         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for dpram256:RAM0|altsyncram:altsyncram_component|altsyncram_sjq3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram256:RAM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; ../tdata.hex         ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_sjq3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll57:CKGEN0|altpll:altpll_component ;
+-------------------------------+-------------------------+-------------------------+
; Parameter Name                ; Value                   ; Type                    ;
+-------------------------------+-------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                 ;
; PLL_TYPE                      ; AUTO                    ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll57 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                 ;
; LOCK_HIGH                     ; 1                       ; Untyped                 ;
; LOCK_LOW                      ; 1                       ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                 ;
; SKIP_VCO                      ; OFF                     ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                 ;
; BANDWIDTH                     ; 0                       ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                 ;
; DOWN_SPREAD                   ; 0                       ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                       ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 5727                    ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1600                    ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 5000                    ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                 ;
; DPA_DIVIDER                   ; 0                       ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                 ;
; VCO_MIN                       ; 0                       ; Untyped                 ;
; VCO_MAX                       ; 0                       ; Untyped                 ;
; VCO_CENTER                    ; 0                       ; Untyped                 ;
; PFD_MIN                       ; 0                       ; Untyped                 ;
; PFD_MAX                       ; 0                       ; Untyped                 ;
; M_INITIAL                     ; 0                       ; Untyped                 ;
; M                             ; 0                       ; Untyped                 ;
; N                             ; 1                       ; Untyped                 ;
; M2                            ; 1                       ; Untyped                 ;
; N2                            ; 1                       ; Untyped                 ;
; SS                            ; 1                       ; Untyped                 ;
; C0_HIGH                       ; 0                       ; Untyped                 ;
; C1_HIGH                       ; 0                       ; Untyped                 ;
; C2_HIGH                       ; 0                       ; Untyped                 ;
; C3_HIGH                       ; 0                       ; Untyped                 ;
; C4_HIGH                       ; 0                       ; Untyped                 ;
; C5_HIGH                       ; 0                       ; Untyped                 ;
; C6_HIGH                       ; 0                       ; Untyped                 ;
; C7_HIGH                       ; 0                       ; Untyped                 ;
; C8_HIGH                       ; 0                       ; Untyped                 ;
; C9_HIGH                       ; 0                       ; Untyped                 ;
; C0_LOW                        ; 0                       ; Untyped                 ;
; C1_LOW                        ; 0                       ; Untyped                 ;
; C2_LOW                        ; 0                       ; Untyped                 ;
; C3_LOW                        ; 0                       ; Untyped                 ;
; C4_LOW                        ; 0                       ; Untyped                 ;
; C5_LOW                        ; 0                       ; Untyped                 ;
; C6_LOW                        ; 0                       ; Untyped                 ;
; C7_LOW                        ; 0                       ; Untyped                 ;
; C8_LOW                        ; 0                       ; Untyped                 ;
; C9_LOW                        ; 0                       ; Untyped                 ;
; C0_INITIAL                    ; 0                       ; Untyped                 ;
; C1_INITIAL                    ; 0                       ; Untyped                 ;
; C2_INITIAL                    ; 0                       ; Untyped                 ;
; C3_INITIAL                    ; 0                       ; Untyped                 ;
; C4_INITIAL                    ; 0                       ; Untyped                 ;
; C5_INITIAL                    ; 0                       ; Untyped                 ;
; C6_INITIAL                    ; 0                       ; Untyped                 ;
; C7_INITIAL                    ; 0                       ; Untyped                 ;
; C8_INITIAL                    ; 0                       ; Untyped                 ;
; C9_INITIAL                    ; 0                       ; Untyped                 ;
; C0_MODE                       ; BYPASS                  ; Untyped                 ;
; C1_MODE                       ; BYPASS                  ; Untyped                 ;
; C2_MODE                       ; BYPASS                  ; Untyped                 ;
; C3_MODE                       ; BYPASS                  ; Untyped                 ;
; C4_MODE                       ; BYPASS                  ; Untyped                 ;
; C5_MODE                       ; BYPASS                  ; Untyped                 ;
; C6_MODE                       ; BYPASS                  ; Untyped                 ;
; C7_MODE                       ; BYPASS                  ; Untyped                 ;
; C8_MODE                       ; BYPASS                  ; Untyped                 ;
; C9_MODE                       ; BYPASS                  ; Untyped                 ;
; C0_PH                         ; 0                       ; Untyped                 ;
; C1_PH                         ; 0                       ; Untyped                 ;
; C2_PH                         ; 0                       ; Untyped                 ;
; C3_PH                         ; 0                       ; Untyped                 ;
; C4_PH                         ; 0                       ; Untyped                 ;
; C5_PH                         ; 0                       ; Untyped                 ;
; C6_PH                         ; 0                       ; Untyped                 ;
; C7_PH                         ; 0                       ; Untyped                 ;
; C8_PH                         ; 0                       ; Untyped                 ;
; C9_PH                         ; 0                       ; Untyped                 ;
; L0_HIGH                       ; 1                       ; Untyped                 ;
; L1_HIGH                       ; 1                       ; Untyped                 ;
; G0_HIGH                       ; 1                       ; Untyped                 ;
; G1_HIGH                       ; 1                       ; Untyped                 ;
; G2_HIGH                       ; 1                       ; Untyped                 ;
; G3_HIGH                       ; 1                       ; Untyped                 ;
; E0_HIGH                       ; 1                       ; Untyped                 ;
; E1_HIGH                       ; 1                       ; Untyped                 ;
; E2_HIGH                       ; 1                       ; Untyped                 ;
; E3_HIGH                       ; 1                       ; Untyped                 ;
; L0_LOW                        ; 1                       ; Untyped                 ;
; L1_LOW                        ; 1                       ; Untyped                 ;
; G0_LOW                        ; 1                       ; Untyped                 ;
; G1_LOW                        ; 1                       ; Untyped                 ;
; G2_LOW                        ; 1                       ; Untyped                 ;
; G3_LOW                        ; 1                       ; Untyped                 ;
; E0_LOW                        ; 1                       ; Untyped                 ;
; E1_LOW                        ; 1                       ; Untyped                 ;
; E2_LOW                        ; 1                       ; Untyped                 ;
; E3_LOW                        ; 1                       ; Untyped                 ;
; L0_INITIAL                    ; 1                       ; Untyped                 ;
; L1_INITIAL                    ; 1                       ; Untyped                 ;
; G0_INITIAL                    ; 1                       ; Untyped                 ;
; G1_INITIAL                    ; 1                       ; Untyped                 ;
; G2_INITIAL                    ; 1                       ; Untyped                 ;
; G3_INITIAL                    ; 1                       ; Untyped                 ;
; E0_INITIAL                    ; 1                       ; Untyped                 ;
; E1_INITIAL                    ; 1                       ; Untyped                 ;
; E2_INITIAL                    ; 1                       ; Untyped                 ;
; E3_INITIAL                    ; 1                       ; Untyped                 ;
; L0_MODE                       ; BYPASS                  ; Untyped                 ;
; L1_MODE                       ; BYPASS                  ; Untyped                 ;
; G0_MODE                       ; BYPASS                  ; Untyped                 ;
; G1_MODE                       ; BYPASS                  ; Untyped                 ;
; G2_MODE                       ; BYPASS                  ; Untyped                 ;
; G3_MODE                       ; BYPASS                  ; Untyped                 ;
; E0_MODE                       ; BYPASS                  ; Untyped                 ;
; E1_MODE                       ; BYPASS                  ; Untyped                 ;
; E2_MODE                       ; BYPASS                  ; Untyped                 ;
; E3_MODE                       ; BYPASS                  ; Untyped                 ;
; L0_PH                         ; 0                       ; Untyped                 ;
; L1_PH                         ; 0                       ; Untyped                 ;
; G0_PH                         ; 0                       ; Untyped                 ;
; G1_PH                         ; 0                       ; Untyped                 ;
; G2_PH                         ; 0                       ; Untyped                 ;
; G3_PH                         ; 0                       ; Untyped                 ;
; E0_PH                         ; 0                       ; Untyped                 ;
; E1_PH                         ; 0                       ; Untyped                 ;
; E2_PH                         ; 0                       ; Untyped                 ;
; E3_PH                         ; 0                       ; Untyped                 ;
; M_PH                          ; 0                       ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                 ;
; CLK0_COUNTER                  ; G0                      ; Untyped                 ;
; CLK1_COUNTER                  ; G0                      ; Untyped                 ;
; CLK2_COUNTER                  ; G0                      ; Untyped                 ;
; CLK3_COUNTER                  ; G0                      ; Untyped                 ;
; CLK4_COUNTER                  ; G0                      ; Untyped                 ;
; CLK5_COUNTER                  ; G0                      ; Untyped                 ;
; CLK6_COUNTER                  ; E0                      ; Untyped                 ;
; CLK7_COUNTER                  ; E1                      ; Untyped                 ;
; CLK8_COUNTER                  ; E2                      ; Untyped                 ;
; CLK9_COUNTER                  ; E3                      ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                 ;
; M_TIME_DELAY                  ; 0                       ; Untyped                 ;
; N_TIME_DELAY                  ; 0                       ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                 ;
; VCO_POST_SCALE                ; 0                       ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                  ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                 ;
; CBXI_PARAMETER                ; pll57_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                 ;
; DEVICE_FAMILY                 ; MAX 10                  ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                              ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                     ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 26                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 26                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                         ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 105                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 34                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                         ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; dpram256:RAM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 256                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll57:CKGEN0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll57:CKGEN0"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 26                  ; 26               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 227                         ;
; cycloneiii_ff         ; 85                          ;
;     CLR               ; 14                          ;
;     ENA               ; 24                          ;
;     ENA CLR           ; 39                          ;
;     ENA CLR SLD       ; 8                           ;
; cycloneiii_io_obuf    ; 103                         ;
; cycloneiii_lcell_comb ; 119                         ;
;     arith             ; 15                          ;
;         2 data inputs ; 15                          ;
;     normal            ; 104                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 66                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                      ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                 ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+
; BYTECNT[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[0]                                                                        ; N/A     ;
; BYTECNT[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[0]                                                                        ; N/A     ;
; BYTECNT[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[1]                                                                        ; N/A     ;
; BYTECNT[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[1]                                                                        ; N/A     ;
; BYTECNT[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[2]                                                                        ; N/A     ;
; BYTECNT[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[2]                                                                        ; N/A     ;
; BYTECNT[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[3]                                                                        ; N/A     ;
; BYTECNT[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[3]                                                                        ; N/A     ;
; BYTECNT[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[4]                                                                        ; N/A     ;
; BYTECNT[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[4]                                                                        ; N/A     ;
; BYTECNT[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[5]                                                                        ; N/A     ;
; BYTECNT[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[5]                                                                        ; N/A     ;
; BYTECNT[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[6]                                                                        ; N/A     ;
; BYTECNT[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[6]                                                                        ; N/A     ;
; BYTECNT[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[7]                                                                        ; N/A     ;
; BYTECNT[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[7]                                                                        ; N/A     ;
; BYTECNT[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[8]                                                                        ; N/A     ;
; BYTECNT[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BYTECNT[8]                                                                        ; N/A     ;
; IORQ_x               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IORQ_x                                                                            ; N/A     ;
; IORQ_x               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IORQ_x                                                                            ; N/A     ;
; RD_x                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RD_x                                                                              ; N/A     ;
; RD_x                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RD_x                                                                              ; N/A     ;
; SFLASH_ASDI          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SR_TX[7]~_wirecell                                                                ; N/A     ;
; SFLASH_ASDI          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SR_TX[7]~_wirecell                                                                ; N/A     ;
; SFLASH_CSn           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FCS~_wirecell                                                                     ; N/A     ;
; SFLASH_CSn           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FCS~_wirecell                                                                     ; N/A     ;
; SFLASH_DATA          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SFLASH_DATA                                                                       ; N/A     ;
; SFLASH_DATA          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SFLASH_DATA                                                                       ; N/A     ;
; SFLASH_DCLK          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CK28M~_wirecell                                                                   ; N/A     ;
; SFLASH_DCLK          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CK28M~_wirecell                                                                   ; N/A     ;
; WR_x                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WR_x                                                                              ; N/A     ;
; WR_x                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; WR_x                                                                              ; N/A     ;
; ZADDR[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[0]                                                                          ; N/A     ;
; ZADDR[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[0]                                                                          ; N/A     ;
; ZADDR[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[1]                                                                          ; N/A     ;
; ZADDR[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[1]                                                                          ; N/A     ;
; ZADDR[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[2]                                                                          ; N/A     ;
; ZADDR[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[2]                                                                          ; N/A     ;
; ZADDR[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[3]                                                                          ; N/A     ;
; ZADDR[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[3]                                                                          ; N/A     ;
; ZADDR[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[4]                                                                          ; N/A     ;
; ZADDR[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[4]                                                                          ; N/A     ;
; ZADDR[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[5]                                                                          ; N/A     ;
; ZADDR[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[5]                                                                          ; N/A     ;
; ZADDR[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[6]                                                                          ; N/A     ;
; ZADDR[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[6]                                                                          ; N/A     ;
; ZADDR[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[7]                                                                          ; N/A     ;
; ZADDR[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZADDR[7]                                                                          ; N/A     ;
; ZCLK                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZCLK                                                                              ; N/A     ;
; ZCLK                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ZCLK                                                                              ; N/A     ;
; ZWAIT_x              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FCS~_wirecell                                                                     ; N/A     ;
; ZWAIT_x              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FCS~_wirecell                                                                     ; N/A     ;
; pll57:CKGEN0|c0      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll57:CKGEN0|altpll:altpll_component|pll57_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                               ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sat Apr 09 15:01:13 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off kromcopy -c kromcopy
Info (20029): Only one processor detected - disabling parallel compilation
Info (12021): Found 2 design units, including 1 entities, in source file kromcopy.vhd
    Info (12022): Found design unit 1: kromcopy-rtl File: D:/develop/kromcopy/kromcopy.vhd Line: 197
    Info (12023): Found entity 1: kromcopy File: D:/develop/kromcopy/kromcopy.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file dpram256.vhd
    Info (12022): Found design unit 1: dpram256-SYN File: D:/develop/kromcopy/dpram256.vhd Line: 57
    Info (12023): Found entity 1: dpram256 File: D:/develop/kromcopy/dpram256.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll57.vhd
    Info (12022): Found design unit 1: pll57-SYN File: D:/develop/kromcopy/pll57.vhd Line: 53
    Info (12023): Found entity 1: pll57 File: D:/develop/kromcopy/pll57.vhd Line: 43
Info (12127): Elaborating entity "kromcopy" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(19): used implicit default value for signal "AD5681R_LDACn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(20): used implicit default value for signal "AD5681R_RSTn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 20
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(21): used implicit default value for signal "AD5681R_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 21
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(22): used implicit default value for signal "AD5681R_SDA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 22
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(23): used implicit default value for signal "AD5681R_SYNCn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 23
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(27): used implicit default value for signal "ADT7420_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 27
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(30): used implicit default value for signal "ADXL362_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(34): used implicit default value for signal "ADXL362_MOSI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(35): used implicit default value for signal "ADXL362_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 35
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(67): used implicit default value for signal "AUDIO_L" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 67
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(68): used implicit default value for signal "AUDIO_R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 68
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(71): used implicit default value for signal "QD_M1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 71
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(72): used implicit default value for signal "QD_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 72
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(73): used implicit default value for signal "QD_RST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 73
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(74): used implicit default value for signal "QD_S1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 74
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(95): used implicit default value for signal "QD_RD" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 95
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(96): used implicit default value for signal "QD_IORQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 96
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(97): used implicit default value for signal "QD_CS" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 97
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(98): used implicit default value for signal "QD_S0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(100): used implicit default value for signal "VGA_VSO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 100
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(102): used implicit default value for signal "VGA_HSO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(174): used implicit default value for signal "VGA_BO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 174
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(175): used implicit default value for signal "VGA_GO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(176): used implicit default value for signal "VGA_RO" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 176
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(179): used implicit default value for signal "SDRAM_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(180): used implicit default value for signal "SDRAM_BA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 180
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(181): used implicit default value for signal "SDRAM_CASn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(182): used implicit default value for signal "SDRAM_CKE" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(183): used implicit default value for signal "SDRAM_CLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 183
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(184): used implicit default value for signal "SDRAM_CSn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 184
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(185): used implicit default value for signal "SDRAM_DQMH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 185
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(186): used implicit default value for signal "SDRAM_DQML" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 186
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(188): used implicit default value for signal "SDRAM_RASn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 188
Warning (10541): VHDL Signal Declaration warning at kromcopy.vhd(189): used implicit default value for signal "SDRAM_WEn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/develop/kromcopy/kromcopy.vhd Line: 189
Warning (10492): VHDL Process Statement warning at kromcopy.vhd(291): signal "ZRST_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/kromcopy/kromcopy.vhd Line: 291
Warning (10492): VHDL Process Statement warning at kromcopy.vhd(325): signal "ZRST_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/develop/kromcopy/kromcopy.vhd Line: 325
Info (12128): Elaborating entity "dpram256" for hierarchy "dpram256:RAM0" File: D:/develop/kromcopy/kromcopy.vhd Line: 262
Info (12128): Elaborating entity "altsyncram" for hierarchy "dpram256:RAM0|altsyncram:altsyncram_component" File: D:/develop/kromcopy/dpram256.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "dpram256:RAM0|altsyncram:altsyncram_component" File: D:/develop/kromcopy/dpram256.vhd Line: 64
Info (12133): Instantiated megafunction "dpram256:RAM0|altsyncram:altsyncram_component" with the following parameter: File: D:/develop/kromcopy/dpram256.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../tdata.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjq3.tdf
    Info (12023): Found entity 1: altsyncram_sjq3 File: D:/develop/kromcopy/db/altsyncram_sjq3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sjq3" for hierarchy "dpram256:RAM0|altsyncram:altsyncram_component|altsyncram_sjq3:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113007): Byte addressed memory initialization file "tdata.hex" was read in the word-addressed format File: D:/develop/kromcopy/tdata.hex Line: 1
Warning (113015): Width of data items in "tdata.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 16 warnings, reporting 10 File: D:/develop/kromcopy/tdata.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "tdata.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: D:/develop/kromcopy/tdata.hex Line: 10
Info (12128): Elaborating entity "pll57" for hierarchy "pll57:CKGEN0" File: D:/develop/kromcopy/kromcopy.vhd Line: 272
Info (12128): Elaborating entity "altpll" for hierarchy "pll57:CKGEN0|altpll:altpll_component" File: D:/develop/kromcopy/pll57.vhd Line: 142
Info (12130): Elaborated megafunction instantiation "pll57:CKGEN0|altpll:altpll_component" File: D:/develop/kromcopy/pll57.vhd Line: 142
Info (12133): Instantiated megafunction "pll57:CKGEN0|altpll:altpll_component" with the following parameter: File: D:/develop/kromcopy/pll57.vhd Line: 142
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5727"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1600"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll57"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll57_altpll.v
    Info (12023): Found entity 1: pll57_altpll File: D:/develop/kromcopy/db/pll57_altpll.v Line: 30
Info (12128): Elaborating entity "pll57_altpll" for hierarchy "pll57:CKGEN0|altpll:altpll_component|pll57_altpll:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1c14.tdf
    Info (12023): Found entity 1: altsyncram_1c14 File: D:/develop/kromcopy/db/altsyncram_1c14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf
    Info (12023): Found entity 1: mux_l7c File: D:/develop/kromcopy/db/mux_l7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/develop/kromcopy/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf
    Info (12023): Found entity 1: cntr_8rh File: D:/develop/kromcopy/db/cntr_8rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/develop/kromcopy/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf
    Info (12023): Found entity 1: cntr_eki File: D:/develop/kromcopy/db/cntr_eki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_brh.tdf
    Info (12023): Found entity 1: cntr_brh File: D:/develop/kromcopy/db/cntr_brh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/develop/kromcopy/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/develop/kromcopy/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.04.09.15:01:52 Progress: Loading sldaf2da291/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf2da291/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/develop/kromcopy/db/ip/sldaf2da291/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/develop/kromcopy/db/ip/sldaf2da291/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADT7420_SDA" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 28
    Warning (13040): bidirectional pin "I2C_SCL" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 37
    Warning (13040): bidirectional pin "I2C_SDA" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 38
    Warning (13040): bidirectional pin "GPIO_J5_03" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 69
    Warning (13040): bidirectional pin "GPIO_J5_04" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 70
    Warning (13040): bidirectional pin "GPIO_J5_09" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 75
    Warning (13040): bidirectional pin "GPIO_J5_10" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 76
    Warning (13040): bidirectional pin "GPIO_J5_13" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 77
    Warning (13040): bidirectional pin "GPIO_J5_14" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 78
    Warning (13040): bidirectional pin "GPIO_J5_15" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 79
    Warning (13040): bidirectional pin "GPIO_J5_16" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 80
    Warning (13040): bidirectional pin "GPIO_J5_17" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 81
    Warning (13040): bidirectional pin "GPIO_J5_19" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 83
    Warning (13040): bidirectional pin "GPIO_J5_21" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 85
    Warning (13040): bidirectional pin "GPIO_J5_22" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 86
    Warning (13040): bidirectional pin "GPIO_J5_23" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 87
    Warning (13040): bidirectional pin "GPIO_J5_25" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 89
    Warning (13040): bidirectional pin "GPIO_J5_27" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 91
    Warning (13040): bidirectional pin "GPIO_J5_31" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 93
    Warning (13040): bidirectional pin "GPIO_J5_32" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 94
    Warning (13040): bidirectional pin "GPIO_J5_37" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 99
    Warning (13040): bidirectional pin "GPIO_J5_39" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 101
    Warning (13040): bidirectional pin "EG_P1" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 104
    Warning (13040): bidirectional pin "EG_P2" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 105
    Warning (13040): bidirectional pin "EG_P3" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 106
    Warning (13040): bidirectional pin "EG_P4" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 107
    Warning (13040): bidirectional pin "EG_P5" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 108
    Warning (13040): bidirectional pin "EG_P6" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 109
    Warning (13040): bidirectional pin "EG_P7" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 110
    Warning (13040): bidirectional pin "EG_P8" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 111
    Warning (13040): bidirectional pin "EG_P9" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 112
    Warning (13040): bidirectional pin "EG_P10" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 113
    Warning (13040): bidirectional pin "EG_P11" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 114
    Warning (13040): bidirectional pin "EG_P12" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 115
    Warning (13040): bidirectional pin "EG_P13" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 116
    Warning (13040): bidirectional pin "EG_P14" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 117
    Warning (13040): bidirectional pin "EG_P15" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 118
    Warning (13040): bidirectional pin "EG_P16" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 119
    Warning (13040): bidirectional pin "EG_P17" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 120
    Warning (13040): bidirectional pin "EG_P18" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 121
    Warning (13040): bidirectional pin "EG_P19" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 122
    Warning (13040): bidirectional pin "EG_P20" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 123
    Warning (13040): bidirectional pin "EG_P21" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 124
    Warning (13040): bidirectional pin "EG_P22" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 125
    Warning (13040): bidirectional pin "EG_P23" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 126
    Warning (13040): bidirectional pin "EG_P24" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 127
    Warning (13040): bidirectional pin "EG_P25" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 128
    Warning (13040): bidirectional pin "EG_P26" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 129
    Warning (13040): bidirectional pin "EG_P27" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 130
    Warning (13040): bidirectional pin "EG_P28" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 131
    Warning (13040): bidirectional pin "EG_P29" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 132
    Warning (13040): bidirectional pin "EG_P35" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 133
    Warning (13040): bidirectional pin "EG_P36" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 134
    Warning (13040): bidirectional pin "EG_P37" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 135
    Warning (13040): bidirectional pin "EG_P38" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 136
    Warning (13040): bidirectional pin "EG_P39" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 137
    Warning (13040): bidirectional pin "EG_P40" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 138
    Warning (13040): bidirectional pin "EG_P41" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 139
    Warning (13040): bidirectional pin "EG_P42" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 140
    Warning (13040): bidirectional pin "EG_P43" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 141
    Warning (13040): bidirectional pin "EG_P44" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 142
    Warning (13040): bidirectional pin "EG_P45" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 143
    Warning (13040): bidirectional pin "EG_P46" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 144
    Warning (13040): bidirectional pin "EG_P47" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 145
    Warning (13040): bidirectional pin "EG_P48" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 146
    Warning (13040): bidirectional pin "EG_P49" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 147
    Warning (13040): bidirectional pin "EG_P50" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 148
    Warning (13040): bidirectional pin "EG_P51" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 149
    Warning (13040): bidirectional pin "EG_P52" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 150
    Warning (13040): bidirectional pin "EG_P53" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 151
    Warning (13040): bidirectional pin "EG_P54" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 152
    Warning (13040): bidirectional pin "EG_P55" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 153
    Warning (13040): bidirectional pin "EG_P56" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 154
    Warning (13040): bidirectional pin "EG_P57" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 155
    Warning (13040): bidirectional pin "EG_P58" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 156
    Warning (13040): bidirectional pin "EG_P59" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 157
    Warning (13040): bidirectional pin "EG_P60" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 158
    Warning (13040): bidirectional pin "EXP_PRESENT" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 159
    Warning (13040): bidirectional pin "RESET_EXPn" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 160
    Warning (13040): bidirectional pin "SDRAM_DQ[0]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[1]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[2]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[3]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[4]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[5]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[6]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[7]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[8]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[9]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[10]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[11]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[12]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[13]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[14]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
    Warning (13040): bidirectional pin "SDRAM_DQ[15]" has no driver File: D:/develop/kromcopy/kromcopy.vhd Line: 187
Info (13000): Registers with preset signals will power-up high File: D:/develop/kromcopy/kromcopy.vhd Line: 325
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AD5681R_LDACn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 19
    Warning (13410): Pin "AD5681R_RSTn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 20
    Warning (13410): Pin "AD5681R_SCL" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 21
    Warning (13410): Pin "AD5681R_SDA" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 22
    Warning (13410): Pin "AD5681R_SYNCn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 23
    Warning (13410): Pin "ADT7420_SCL" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 27
    Warning (13410): Pin "ADXL362_CS" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 30
    Warning (13410): Pin "ADXL362_MOSI" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 34
    Warning (13410): Pin "ADXL362_SCLK" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 35
    Warning (13410): Pin "ZDOE" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 57
    Warning (13410): Pin "AUDIO_L" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 67
    Warning (13410): Pin "AUDIO_R" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 68
    Warning (13410): Pin "QD_M1" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 71
    Warning (13410): Pin "QD_CLK" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 72
    Warning (13410): Pin "QD_RST" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 73
    Warning (13410): Pin "QD_S1" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 74
    Warning (13410): Pin "QD_RD" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 95
    Warning (13410): Pin "QD_IORQ" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 96
    Warning (13410): Pin "QD_CS" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 97
    Warning (13410): Pin "QD_S0" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 98
    Warning (13410): Pin "VGA_VSO" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 100
    Warning (13410): Pin "VGA_HSO" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 102
    Warning (13410): Pin "INT_x" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 169
    Warning (13410): Pin "DOPIO5" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 171
    Warning (13410): Pin "DOPIO4" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 172
    Warning (13410): Pin "DOEPIO" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 173
    Warning (13410): Pin "VGA_BO" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 174
    Warning (13410): Pin "VGA_GO" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 175
    Warning (13410): Pin "VGA_RO" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 176
    Warning (13410): Pin "SDRAM_A[0]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[1]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[2]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[3]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[4]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[5]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[6]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[7]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[8]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[9]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[10]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[11]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_A[12]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 179
    Warning (13410): Pin "SDRAM_BA[0]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 180
    Warning (13410): Pin "SDRAM_BA[1]" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 180
    Warning (13410): Pin "SDRAM_CASn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 181
    Warning (13410): Pin "SDRAM_CKE" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 182
    Warning (13410): Pin "SDRAM_CLK" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 183
    Warning (13410): Pin "SDRAM_CSn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 184
    Warning (13410): Pin "SDRAM_DQMH" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 185
    Warning (13410): Pin "SDRAM_DQML" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 186
    Warning (13410): Pin "SDRAM_RASn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 188
    Warning (13410): Pin "SDRAM_WEn" is stuck at GND File: D:/develop/kromcopy/kromcopy.vhd Line: 189
    Warning (13410): Pin "USER_LED[0]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[1]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[2]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[3]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[4]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[5]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[6]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
    Warning (13410): Pin "USER_LED[7]" is stuck at VCC File: D:/develop/kromcopy/kromcopy.vhd Line: 193
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll57:CKGEN0|altpll:altpll_component|pll57_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: D:/develop/kromcopy/db/pll57_altpll.v Line: 44
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AIN[0]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[1]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[2]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[3]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[4]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[5]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[6]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "AIN[7]" File: D:/develop/kromcopy/kromcopy.vhd Line: 17
    Warning (15610): No output dependent on input pin "ADT7420_CT" File: D:/develop/kromcopy/kromcopy.vhd Line: 25
    Warning (15610): No output dependent on input pin "ADT7420_INT" File: D:/develop/kromcopy/kromcopy.vhd Line: 26
    Warning (15610): No output dependent on input pin "ADXL362_INT1" File: D:/develop/kromcopy/kromcopy.vhd Line: 31
    Warning (15610): No output dependent on input pin "ADXL362_INT2" File: D:/develop/kromcopy/kromcopy.vhd Line: 32
    Warning (15610): No output dependent on input pin "ADXL362_MISO" File: D:/develop/kromcopy/kromcopy.vhd Line: 33
    Warning (15610): No output dependent on input pin "PCGSW" File: D:/develop/kromcopy/kromcopy.vhd Line: 59
    Warning (15610): No output dependent on input pin "MREQ_x" File: D:/develop/kromcopy/kromcopy.vhd Line: 60
    Warning (15610): No output dependent on input pin "M1_x" File: D:/develop/kromcopy/kromcopy.vhd Line: 64
    Warning (15610): No output dependent on input pin "RGB_VSI" File: D:/develop/kromcopy/kromcopy.vhd Line: 82
    Warning (15610): No output dependent on input pin "RGB_HSI" File: D:/develop/kromcopy/kromcopy.vhd Line: 84
    Warning (15610): No output dependent on input pin "RGB_BI" File: D:/develop/kromcopy/kromcopy.vhd Line: 88
    Warning (15610): No output dependent on input pin "RGB_GI" File: D:/develop/kromcopy/kromcopy.vhd Line: 90
    Warning (15610): No output dependent on input pin "RGB_RI" File: D:/develop/kromcopy/kromcopy.vhd Line: 92
    Warning (15610): No output dependent on input pin "PB[0]" File: D:/develop/kromcopy/kromcopy.vhd Line: 167
    Warning (15610): No output dependent on input pin "PB[1]" File: D:/develop/kromcopy/kromcopy.vhd Line: 167
    Warning (15610): No output dependent on input pin "PB[2]" File: D:/develop/kromcopy/kromcopy.vhd Line: 167
    Warning (15610): No output dependent on input pin "PB[3]" File: D:/develop/kromcopy/kromcopy.vhd Line: 167
    Warning (15610): No output dependent on input pin "USER_CLK" File: D:/develop/kromcopy/kromcopy.vhd Line: 192
Info (21057): Implemented 1455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 103 bidirectional pins
    Info (21061): Implemented 1198 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 880 megabytes
    Info: Processing ended: Sat Apr 09 15:02:07 2016
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:51


