Task "Create Project" successful.
Generated logfile: 
Generating Xilinx Vivado with IP Integrator project: <a href="matlab:downstream.tool.openTargetTool('C:\Xilinx\Vivado\2019.1\bin\vivado vivado_prj.xpr &','C:\Projects\ipcore_integration_v2\full_64_hdl\vivado_ip_prj\vivado_prj.xpr',0);">C:\Projects\ipcore_integration_v2\full_64_hdl\vivado_ip_prj\vivado_prj.xpr</a>
****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_create_prj.tcl -notrace
WARNING: [Project 1-153] The current project device 'xc7z020clg400-1' does not match with the device on the 'KRTKL.COM:SNICKERDOODLE_BLACK:PART0:1.0' board part. A device change to match the device on 'KRTKL.COM:SNICKERDOODLE_BLACK:PART0:1.0' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-3)
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
Wrote  : <C:\Projects\ipcore_integration_v2\full_64_hdl\vivado_ip_prj\src\design_1\design_1.bd> 
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
craftdrones:user:blink:1.0 xilinx.com:user:cameras_wrapper:1.0 xilinx.com:ip:fifo_generator:13.2 xilinx.com:user:line_buffer:1.0 xilinx.com:ip:processing_system7:5.5  .
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk1(clk) and /cameras_wrapper_0/cam_pclk1_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk(clk) and /cameras_wrapper_0/cam_pclk_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_xclk(clk) and /cameras_wrapper_0/cam_xclk_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_xclk1(clk) and /cameras_wrapper_0/cam_xclk_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /ps7_0_axi_periph/M01_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /line_buffer_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/M00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/S00_ARESETN(rst)
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/dout is being overridden by the user. This pin will not be connected as a part of interface connection FIFO_READ
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/din is being overridden by the user. This pin will not be connected as a part of interface connection FIFO_WRITE
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/rd_en is being overridden by the user. This pin will not be connected as a part of interface connection FIFO_READ
WARNING: [BD 41-1731] Type mismatch between connected pins: /fifo_generator_0/rst(undef) and /line_buffer_0/reset_fifo(rst)
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/wr_en is being overridden by the user. This pin will not be connected as a part of interface connection FIFO_WRITE
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/resetn_0(undef) and /processing_system7_0/FCLK_RESET0_N(rst)
Wrote  : <C:\Projects\ipcore_integration_v2\full_64_hdl\vivado_ip_prj\src\design_1\design_1.bd> 
Wrote  : <C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <design_1> may result in errors during validation.
INFO: [Common 17-206] Exiting Vivado at Wed May  3 00:57:55 2023...

Elapsed time is 14.5186 seconds.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_insert_ip.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-949] Unzipped './ipcore/Subsystem_ip_v1_0.zip' into repository 'c:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/ipcore'
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
Adding component instance block -- craftdrones:user:blink:1.0 - blink_0
Adding component instance block -- xilinx.com:user:cameras_wrapper:1.0 - cameras_wrapper_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:user:line_buffer:1.0 - line_buffer_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk1(clk) and /cameras_wrapper_0/cam_pclk1_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cam_pclk(clk) and /cameras_wrapper_0/cam_pclk_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/cam_xclk_0(undef) and /cam_xclk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/cam_xclk_0(undef) and /cam_xclk1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /processing_system7_0/IRQ_F2P(intr)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/irq_0(undef) and /ps7_0_axi_periph/M01_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /line_buffer_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/M00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /ps7_0_axi_periph/S00_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /line_buffer_0/reset_fifo(rst) and /fifo_generator_0/rst(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /cameras_wrapper_0/resetn_0(undef)
Successfully read diagram <design_1> from BD file <C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/design_1.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /Subsystem_ip_0/AXI4_Lite_ARESETN(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /cameras_wrapper_0/peripheral_aresetn_0(undef) and /Subsystem_ip_0/IPCORE_RESETN(rst)
WARNING: [BD 41-927] Following properties on pin /blink_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /cameras_wrapper_0/s_axi_aclk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /line_buffer_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Subsystem_ip_0/IPCORE_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /Subsystem_ip_0/AXI4_Lite_ACLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Projects\ipcore_integration_v2\full_64_hdl\vivado_ip_prj\src\design_1\design_1.bd> 
Wrote  : <C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/synth/design_1.vhd
VHDL Output written to : C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/sim/design_1.vhd
VHDL Output written to : C:/Projects/ipcore_integration_v2/full_64_hdl/vivado_ip_prj/src/design_1/hdl/design_1_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 516.410 ; gain = 190.215
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
INFO: [Common 17-206] Exiting Vivado at Wed May  3 00:58:12 2023...

Elapsed time is 16.9253 seconds.


