User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/WriteEDP/SRAM/256KB/256KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 256KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write energy-delay-product ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 14794 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Write Energy-Delay-Product
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 512 x 32 x 4
 - Row Activation   : 1 / 512 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.20239mm x 156.576um = 221314um^2
 |--- Mat Area      = 2.34843um x 4.89301um = 11.4909um^2   (78.7146%)
 |--- Subarray Area = 1.17421um x 1.94189um = 2.28019um^2   (99.1693%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 66.9605%
Timing:
 -  Read Latency = 276.415ps
 |--- TSV Latency    = 0.0342325ps
 |--- H-Tree Latency = 176.303ps
 |--- Mat Latency    = 100.077ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 78.1333ps
       |--- Row Decoder Latency = 18.8063ps
       |--- Bitline Latency     = 23.5755ps,1.47013e+10s,1.02814e+10s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 31.7636ps
       |--- Precharge Latency   = 9.19656ps
       |--- Read Pulse   = 0ps
 - Write Latency = 188.246ps
 |--- TSV Latency    = 0.0171162ps
 |--- H-Tree Latency = 88.1516ps
 |--- Mat Latency    = 100.077ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 78.1333ps
       |--- Row Decoder Latency = 18.8063ps
       |--- Charge Latency      = 1.47114ps
 - Read Bandwidth  = 233.496GB/s
 - Write Bandwidth = 204.778GB/s
Power:
 -  Read Dynamic Energy = 64.2576pJ
 |--- TSV Dynamic Energy    = 43.6001pJ
 |--- H-Tree Dynamic Energy = 19.8135pJ
 |--- Mat Dynamic Energy    = 0.0263772pJ per mat
    |--- Predecoder Dynamic Energy = 0.000235869pJ
    |--- Subarray Dynamic Energy   = 0.00653534pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Senseamp Dynamic Energy    = 0.000363496pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
       |--- Precharge Dynamic Energy   = 0.00308782pJ
 - Write Dynamic Energy = 63.7852pJ
 |--- TSV Dynamic Energy    = 43.6001pJ
 |--- H-Tree Dynamic Energy = 19.8135pJ
 |--- Mat Dynamic Energy    = 0.0116134pJ per mat
    |--- Predecoder Dynamic Energy = 0.000235869pJ
    |--- Subarray Dynamic Energy   = 0.00284437pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
 - Leakage Power = 107.916uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 1.64667nW per mat

Finished!
