Loading db file '/usr/cad/designkit/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db'
Loading db file '/home/ic_contest/F14071156/CPU/sim/SRAM/SRAM_WC.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -analysis_effort low
Design : top
Version: Q-2019.12
Date   : Fri Sep  1 10:15:04 2023
****************************************


Library(s) Used:

    SRAM_WC (File: /home/ic_contest/F14071156/CPU/sim/SRAM/SRAM_WC.db)
    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/designkit/CBDK018_UMC_Faraday_v1.1/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)


Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
top                    enG1000K          fsa0m_a_generic_core_ss1p62v125c
CPU                    enG30K            fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_1         enG500K           fsa0m_a_generic_core_ss1p62v125c
IF                     enG5K             fsa0m_a_generic_core_ss1p62v125c
ID                     enG30K            fsa0m_a_generic_core_ss1p62v125c
EX                     enG5K             fsa0m_a_generic_core_ss1p62v125c
MEM                    enG5K             fsa0m_a_generic_core_ss1p62v125c
WB                     enG5K             fsa0m_a_generic_core_ss1p62v125c
Forward_Hazard         enG5K             fsa0m_a_generic_core_ss1p62v125c
IF_DW01_add_J20_0      enG5K             fsa0m_a_generic_core_ss1p62v125c
EX_DW01_sub_J3_0       enG5K             fsa0m_a_generic_core_ss1p62v125c
EX_DW01_add_J4_0       enG5K             fsa0m_a_generic_core_ss1p62v125c
EX_DW01_cmp6_J5_0      enG5K             fsa0m_a_generic_core_ss1p62v125c
EX_DW01_add_J18_0      enG5K             fsa0m_a_generic_core_ss1p62v125c
EX_DW01_add_J19_0      enG5K             fsa0m_a_generic_core_ss1p62v125c
SRAM_wrapper_0         enG500K           fsa0m_a_generic_core_ss1p62v125c
EX_DW_cmp_1            enG5K             fsa0m_a_generic_core_ss1p62v125c


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 151.1277 mW   (99%)
  Net Switching Power  =   1.3523 mW    (1%)
                         ---------
Total Dynamic Power    = 152.4799 mW  (100%)

Cell Leakage Power     =   1.2313 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory           143.4275            0.1233        1.2171e+09          144.7679  (  94.18%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           7.2007        5.6935e-02        5.3694e+06            7.2630  (   4.73%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.4995            1.1722        8.8471e+06            1.6805  (   1.09%)
--------------------------------------------------------------------------------------------------
Total            151.1276 mW         1.3524 mW     1.2313e+09 pW       153.7114 mW
1
