#ifndef PORT_CFG_H
#define PORT_CFG_H

#define PORT_BASE_ADDRESS              (0xFFFF2000U)

#define PORT_A_REGISTER_OFFSET         (0x0000U)
#define PORT_B_REGISTER_OFFSET         (0x0200U)
#define PORT_C_REGISTER_OFFSET         (0x0400U)
#define PORT_D_REGISTER_OFFSET         (0x0600U)

#define PORT_GPER_REGISTER_OFFSET      (0x000U)
//#define PORT_GPERS_REGISTER_OFFSET     (0x004U)
//#define PORT_GPERC_REGISTER_OFFSET     (0x008U)
//#define PORT_GPERT_REGISTER_OFFSET     (0x00CU)
#define PORT_PMR0_REGISTER_OFFSET      (0x010U)
//#define PORT_PMR0S_REGISTER_OFFSET     (0x014U)
//#define PORT_PMR0C_REGISTER_OFFSET     (0x018U)
//#define PORT_PMR0T_REGISTER_OFFSET     (0x01CU)
#define PORT_PMR1_REGISTER_OFFSET      (0x020U)
//#define PORT_PMR1S_REGISTER_OFFSET     (0x024U)
//#define PORT_PMR1C_REGISTER_OFFSET     (0x028U)
//#define PORT_PMR1T_REGISTER_OFFSET     (0x02CU)
#define PORT_PMR2_REGISTER_OFFSET      (0x030U)
//#define PORT_PMR2S_REGISTER_OFFSET     (0x034U)
//#define PORT_PMR2C_REGISTER_OFFSET     (0x038U)
//#define PORT_PMR2T_REGISTER_OFFSET     (0x03CU)
/* TODO: move to Dio driver */
//#define PORT_ODER_REGISTER_OFFSET      (0x040U)
//#define PORT_ODERS_REGISTER_OFFSET     (0x044U)
//#define PORT_ODERC_REGISTER_OFFSET     (0x048U)
//#define PORT_ODERT_REGISTER_OFFSET     (0x04CU)
#define PORT_OVR_REGISTER_OFFSET       (0x050U)
//#define PORT_OVRS_REGISTER_OFFSET      (0x054U)
//#define PORT_OVRC_REGISTER_OFFSET      (0x058U)
//#define PORT_OVRT_REGISTER_OFFSET      (0x05CU)
/* TODO: move to Dio driver */
//#define PORT_PVR_REGISTER_OFFSET       (0x060U)
//#define PORT_PVRS_REGISTER_OFFSET      (0x064U)
//#define PORT_PVRC_REGISTER_OFFSET      (0x068U)
//#define PORT_PVRT_REGISTER_OFFSET      (0x06CU)
#define PORT_PUER_REGISTER_OFFSET      (0x070U)
//#define PORT_PUERS_REGISTER_OFFSET     (0x074U)
//#define PORT_PUERC_REGISTER_OFFSET     (0x078U)
//#define PORT_PUERT_REGISTER_OFFSET     (0x07CU)
#define PORT_PDER_REGISTER_OFFSET      (0x080U)
//#define PORT_PDERS_REGISTER_OFFSET     (0x084U)
//#define PORT_PDERC_REGISTER_OFFSET     (0x088U)
//#define PORT_PDERT_REGISTER_OFFSET     (0x08CU)
#define PORT_IER_REGISTER_OFFSET       (0x090U)
//#define PORT_IERS_REGISTER_OFFSET      (0x094U)
//#define PORT_IERC_REGISTER_OFFSET      (0x098U)
//#define PORT_IERT_REGISTER_OFFSET      (0x09CU)
#define PORT_IMR0_REGISTER_OFFSET      (0x0A0U)
//#define PORT_IMR0S_REGISTER_OFFSET     (0x0A4U)
//#define PORT_IMR0C_REGISTER_OFFSET     (0x0A8U)
//#define PORT_IMR0T_REGISTER_OFFSET     (0x0ACU)
#define PORT_IMR1_REGISTER_OFFSET      (0x0B0U)
//#define PORT_IMR1S_REGISTER_OFFSET     (0x0B4U)
//#define PORT_IMR1C_REGISTER_OFFSET     (0x0B8U)
//#define PORT_IMR1T_REGISTER_OFFSET     (0x0BCU)
#define PORT_GFER_REGISTER_OFFSET      (0x0C0U)
//#define PORT_GFERS_REGISTER_OFFSET     (0x0C4U)
//#define PORT_GFERC_REGISTER_OFFSET     (0x0C8U)
//#define PORT_GFERT_REGISTER_OFFSET     (0x0CCU)
#define PORT_IFR_REGISTER_OFFSET       (0x0D0U)
//#define PORT_IFRS_REGISTER_OFFSET      (0x0D4U)
//#define PORT_IFRC_REGISTER_OFFSET      (0x0D8U)
//#define PORT_IFRT_REGISTER_OFFSET      (0x0DCU)
#define PORT_0DCR0_REGISTER_OFFSET     (0x100U)
//#define PORT_0DCR0S_REGISTER_OFFSET    (0x104U)
//#define PORT_0DCR0C_REGISTER_OFFSET    (0x108U)
//#define PORT_0DCR0T_REGISTER_OFFSET    (0x10CU)
#define PORT_ODCR1_REGISTER_OFFSET     (0x110U)
//#define PORT_ODCR1S_REGISTER_OFFSET    (0x114U)
//#define PORT_ODCR1C_REGISTER_OFFSET    (0x118U)
//#define PORT_ODCR1T_REGISTER_OFFSET    (0x11CU)
#define PORT_LOCK_REGISTER_OFFSET      (0x1A0U)
//#define PORT_LOCKS_REGISTER_OFFSET     (0x1A4U)
//#define PORT_LOCKC_REGISTER_OFFSET     (0x1A8U)
//#define PORT_LOCKT_REGISTER_OFFSET     (0x1ACU)
#define PORT_UNLOCK_REGISTER_OFFSET    (0x1E0U)
#define PORT_ASR_REGISTER_OFFSET       (0x1E4U)
#define PORT_PARAMETER_REGISTER_OFFSET (0x1F8U)
#define PORT_VERSION_REGISTER_OFFSET   (0x1FCU)

#endif
