library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity contador is
  port ( clk    : in STD_LOGIC;											-- reset
         cnt_en : in STD_LOGIC;											-- clock
         q      : out STD_LOGIC_VECTOR (3 downto 0);				-- Saída contador de 4 bits
         cout   : out STD_LOGIC					-- 3 bits para selecionar a operação (5 operações)
       );
end contador;

architecture contador of contador is
signal saida : STD_LOGIC_VECTOR(3 downto 0) <= "1111";
begin
	process (clk)
	begin
		if rising_edge(clk)) then
			saida <= STD_LOGIC_VECTOR(unsigned(saida) + '1');
		end if;
		cout <= and saida;
	end process;	
	q <= saida;
end contador;
