<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="34" />
   <inputclock preferredWidth="149" />
   <name preferredWidth="263" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="383" />
   <clocksource preferredWidth="381" />
   <frequency preferredWidth="370" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Qsys Interconnect/Tri-State Components,Library/Qsys Interconnect,Library,Project" />
 <window width="1460" height="856" x="-9" y="20" />
 <hdlexample language="VHDL" />
</preferences>
