
<!--
This XML file (created on Wed Jun 21 12:40:33 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_178.xsd</schema>
<license>
	<host_id>0004615a8257</host_id>
	<nic_id>0004615a8257</nic_id>
	<cdrive_id>6c1257ae</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 178</build>
	<binary_type>32</binary_type>
	<module>quartus</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Jun 21 12:40:33 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1503</cpu_freq>
	</cpu>
	<ram units="MB">512</ram>
</machine>
<project>C:/altera/FPGA_course/ex13/ex13</project>
<revision>ex13</revision>
<gui_actions>
	<action time="Wed Jun 21 10:03:05 2006" type="project_open">C:/altera/FPGA_course/ex13/ex13</action>
	<action time="Wed Jun 21 10:03:06 2006" type="editor_open" clsid="AFC_CLSID_GED_BDF_DOC">C:/altera/FPGA_course/ex13/ex13.bdf</action>
	<action time="Wed Jun 21 10:03:06 2006" type="editor_open" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd</action>
	<action time="Wed Jun 21 10:03:06 2006" type="editor_open" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd</action>
	<action time="Wed Jun 21 10:03:06 2006" type="editor_open" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/FIR_core.vhd</action>
	<action time="Wed Jun 21 10:03:23 2006" type="editor_open" clsid="AFC_CLSID_RPW_DEFAULT_DOC">c:/altera/quartus60/win/Report_Window_01.qrpt</action>
	<action time="Wed Jun 21 10:05:05 2006" type="editor_open" clsid="AFC_CLSID_PGMW_CDF_DOC">C:/altera/FPGA_course/ex13/ex13.cdf</action>
	<action time="Wed Jun 21 10:05:49 2006" type="editor_open" clsid="AFC_CLSID_PGMW_COF_DOC">c:/altera/quartus60/win/Convert Programming Files.pgmwcof</action>
	<action time="Wed Jun 21 10:30:16 2006" type="editor_open" clsid="AFC_CLSID_TFW_DEFAULT_DOC">c:/altera/quartus60/win/Timing Analyzer Flow Window.tfw</action>
	<action time="Wed Jun 21 10:30:18 2006" type="editor_close" clsid="AFC_CLSID_TFW_DEFAULT_DOC">c:/altera/quartus60/win/Timing Analyzer Flow Window.tfw</action>
	<action time="Wed Jun 21 10:30:35 2006" type="editor_open" clsid="AFC_CLSID_OAW_DEFAULT_DOC">c:/altera/quartus60/common/advisors/oa_timing_table.xml</action>
	<action time="Wed Jun 21 10:30:45 2006" type="editor_open" clsid="AFC_CLSID_ASE_DEFAULT_DOC">c:/altera/quartus60/win/Assignment Editor.qase</action>
	<action time="Wed Jun 21 10:32:18 2006" type="editor_close" clsid="AFC_CLSID_ASE_DEFAULT_DOC">c:/altera/quartus60/win/Assignment Editor.qase</action>
	<action time="Wed Jun 21 11:01:32 2006" type="editor_open" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/PCM3006.vhd</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_GED_BDF_DOC">C:/altera/FPGA_course/ex13/ex13.bdf</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/FIR_core.vhd</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_TED_VHD_DOC">C:/altera/FPGA_course/ex13/PCM3006.vhd</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_RPW_DEFAULT_DOC">c:/altera/quartus60/win/Report_Window_01.qrpt</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_PGMW_CDF_DOC">C:/altera/FPGA_course/ex13/ex13.cdf</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_PGMW_COF_DOC">c:/altera/quartus60/win/Convert Programming Files.pgmwcof</action>
	<action time="Wed Jun 21 12:40:31 2006" type="editor_close" clsid="AFC_CLSID_OAW_DEFAULT_DOC">c:/altera/quartus60/common/advisors/oa_timing_table.xml</action>
	<action time="Wed Jun 21 12:40:33 2006" type="project_close">C:/altera/FPGA_course/ex13/ex13</action>
</gui_actions>
<gui_summary>
	<editor_count clsid="AFC_CLSID_ACV_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_ACV_FLED_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_APE_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_ASE_DEFAULT_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_ATC_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_CFW_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_ECUI_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_FLP_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_GED_BDF_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_GED_BSF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_GED_GDF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_GED_SYM_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_MED_HEX_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_MED_MIF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_MSW_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_OAW_DEFAULT_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_CDF_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_COF_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_FCF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_JAM_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_JCF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_PFL_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_POF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PGMW_SOF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_ARCHIVE">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_CSF">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_FSF">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_PROJECT">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_QPF">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJM_SSF">0</editor_count>
	<editor_count clsid="AFC_CLSID_PJN_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PPL_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_PTW_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_QIS_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RED_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_REQC_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_CHART_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_CMP_SUMMARY_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_DEFAULT_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_GAUGES_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_HTML_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_HTML_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_TABLE_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_TEXT_TYPE">0</editor_count>
	<editor_count clsid="AFC_CLSID_RPW_TXT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RSM_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RUI_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RUI_SIM_VIEWER_FAST_TIMING_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RUI_SIM_VIEWER_FUNCTIONAL_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RUI_SIM_VIEWER_TIMING_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_RUI_TECH_VIEWER_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_SED_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_SFW_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_SOPCW_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_DEFAULT_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_EDF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_PTF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_TCL_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_TDF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_TDF_INC_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_VERILOG_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TED_VHD_DOC">4</editor_count>
	<editor_count clsid="AFC_CLSID_TFW_ADVANCED_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_TFW_DEFAULT_DOC">1</editor_count>
	<editor_count clsid="AFC_CLSID_WED_RDX_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_SCF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_TBL_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_VCD_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_VCF_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_VEC_DOC">0</editor_count>
	<editor_count clsid="AFC_CLSID_WED_ZVCF_DOC">0</editor_count>
</gui_summary>
</talkback>
