Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: State_reg[2]/Q
    (Clocked by sysclk F)
Endpoint: out_reg[4]/D
    (Clocked by sysclk F)
Path Group: default
Data required time: 1966.8
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.2)
Data arrival time: 339.6
Slack: 1627.2
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1     0,   35                       
i_0_0_39/A->ZN           INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    36,   36  /PD_TOP        (1.10)
State_reg[2]/CK->Q       DFF_X1*                 rr    147.9    147.9    147.9      0.0      0.0      2.1     34.2      3    36,   36  /PD_TOP        (1.10)
i_0_0_38/A->ZN           INV_X8                  rf    157.1      9.2      9.2      0.0     15.3      2.0     11.7      3    36,   36  /PD_TOP        (1.10)
i_0_0_19/A1->ZN          NAND2_X4*               fr    184.8     27.7     27.7      0.0      4.3      1.4     29.5      2    36,   36  /PD_TOP        (1.10)
i_0_0_18/A->ZN           INV_X8                  rf    193.9      9.1      9.1      0.0     15.3      2.3     11.5      3    36,   36  /PD_TOP        (1.10)
i_0_0_17/B2->ZN          AOI221_X2               fr    287.1     93.2     93.2      0.0      4.3      1.6      7.1      2    36,   36  /PD_TOP        (1.10)
i_0_0_16/A3->ZN          NAND3_X4                rf    319.0     31.9     31.9      0.0     58.5      1.5      9.3      2    36,   36  /PD_TOP        (1.10)
i_0_0_8/A->ZN            OAI21_X2                fr    339.6     20.6     20.6      0.0     13.9      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
out_reg[4]/D             DFF_X1                   r    339.6      0.0               0.0     15.0                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[0]
    (Clocked by rtDefaultClock R)
Endpoint: display_reg[2]/D
    (Clocked by sysclk F)
Path Group: I2R
Data required time: 959.5
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.5)
Data arrival time: 926.7
Slack: 32.8
Logic depth: 4
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[0]                    {set_input_delay}        f    700.0    700.0    700.0                        4.6      6.9      1     0,   36                       
i_0_0_34/A3->ZN          AND3_X4                 ff    766.9     66.5     66.5      0.0    100.0      0.8      3.0      1    36,   36  /PD_TOP        (1.10)
i_0_0_33/A4->ZN          OR4_X4                  ff    872.2    105.3    105.3      0.0      5.8      0.8      4.7      1    36,   36  /PD_TOP        (1.10)
i_0_0_29/A4->ZN          NAND4_X4                fr    905.9     33.7     33.7      0.0     15.9      2.3     15.0      3    36,   36  /PD_TOP        (1.10)
i_0_0_20/A3->ZN          NAND3_X2                rf    926.7     20.8     20.8      0.0     20.8      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
display_reg[2]/D         DFF_X1                   f    926.7      0.4               0.4      9.3                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: out_reg[5]/Q
    (Clocked by sysclk F)
Endpoint: fdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 700.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 151.8
Slack: 548.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           f      0.0      0.0      0.0                        0.0      0.0      1     0,   35                       
i_0_0_39/A->ZN           INV_X1                  fr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     12    36,   36  /PD_TOP        (1.10)
out_reg[5]/CK->Q         DFF_X1*                 rr    151.4    151.4    151.4      0.0      0.0      5.4     40.9      2    36,   36  /PD_TOP        (1.10)
fdoor                                             r    151.8      0.4               0.4     15.3                             36,   73                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
