$date
	Sun Sep 12 22:52:01 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 9 ! outY [8:0] $end
$var reg 8 " inA [7:0] $end
$var reg 8 # inB [7:0] $end
$var integer 32 $ decA [31:0] $end
$var integer 32 % decB [31:0] $end
$var integer 32 & idx [31:0] $end
$scope module DUT $end
$var wire 8 ' in_a [7:0] $end
$var wire 8 ( in_b [7:0] $end
$var reg 9 ) out_y [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10100101 )
b10000001 (
b100100 '
b0 &
b11111111111111111111111110000001 %
b100100 $
b10000001 #
b100100 "
b10100101 !
$end
#5
b1101100 !
b1101100 )
b1100011 #
b1100011 (
b11111111111111111111111101100011 %
b1001 "
b1001 '
b11111111111111111111111100001001 $
b1 &
#10
b10011010 !
b10011010 )
b10001101 #
b10001101 (
b10001101 %
b1101 "
b1101 '
b1101 $
b10 &
#15
b1110111 !
b1110111 )
b10010 #
b10010 (
b11111111111111111111111100010010 %
b1100101 "
b1100101 '
b11111111111111111111111101100101 $
b11 &
#20
b1110 !
b1110 )
b1101 #
b1101 (
b1101 %
b1 "
b1 '
b1 $
b100 &
#25
b10110011 !
b10110011 )
b111101 #
b111101 (
b111101 %
b1110110 "
b1110110 '
b1110110 $
b101 &
#30
b101111001 !
b101111001 )
b10001100 #
b10001100 (
b10001100 %
b11101101 "
b11101101 '
b11101101 $
b110 &
#35
b110111111 !
b110111111 )
b11000110 #
b11000110 (
b11111111111111111111111111000110 %
b11111001 "
b11111001 '
b11111001 $
b111 &
#40
b101101111 !
b101101111 )
b10101010 #
b10101010 (
b11111111111111111111111110101010 %
b11000101 "
b11000101 '
b11111111111111111111111111000101 $
b1000 &
#45
b101011100 !
b101011100 )
b1110111 #
b1110111 (
b11111111111111111111111101110111 %
b11100101 "
b11100101 '
b11100101 $
b1001 &
#50
b1010 &
#55
