# Control

## TestBench result
```
# R Type:
#   ALUSrc: 0
#   MemToReg: 0
#   RegWrite: 1
#   MemRead: 0
#   MemWrite: 0
#   Branch: 0
#   ALUOp: 10
# ld:
#   ALUSrc: 1
#   MemToReg: 1
#   RegWrite: 1
#   MemRead: 1
#   MemWrite: 0
#   Branch: 0
#   ALUOp: 00
# sd:
#   ALUSrc: 1
#   MemToReg: x
#   RegWrite: 0
#   MemRead: 0
#   MemWrite: 1
#   Branch: 0
#   ALUOp: 00
# beq:
#   ALUSrc: 0
#   MemToReg: x
#   RegWrite: 0
#   MemRead: 0
#   MemWrite: 0
#   Branch: 1
#   ALUOp: 01
```