patrickdwpiwpiedu lazer writes specs fill page book highlights address space w data width integer registers floating point registers copyback capable caches set associative typical clocksinteger instruction clocks floating point multiply interesting aside multiply two floating point numbers less time multiply two integers multiple instruction dispatching figure clocks per instruction typical guess motorola guys pretty bright may less call motorola im typing im predicting lines reaching ends new experimental processors data pathways schedule instructions clock cycle sort trick cant really done cisc architectures finally saw details greatly impressed theyve finally done work fpu get speed otherwise going speedup get theyre using two integer units larger caches branch target buffer yes know theyre talking processors big whoop designing board difficult really expensive priced memory chips lately