#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 14:24:58 2018
# Process ID: 27006
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1
# Command line: vivado -log div.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source div.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/div.vds
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source div.tcl -notrace
Command: synth_design -top div -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27022 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.812 ; gain = 82.895 ; free physical = 1658 ; free virtual = 9472
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:95]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:98]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:101]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'div_ddiv_64ns_64nbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:11' bound to instance 'div_ddiv_64ns_64nbkb_U1' of component 'div_ddiv_64ns_64nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:124]
INFO: [Synth 8-638] synthesizing module 'div_ddiv_64ns_64nbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 59 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'div_ap_ddiv_57_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:59' bound to instance 'div_ap_ddiv_57_no_dsp_64_u' of component 'div_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'div_ap_ddiv_57_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'div_ap_ddiv_57_no_dsp_64' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.srcs/sources_1/ip/div_ap_ddiv_57_no_dsp_64/synth/div_ap_ddiv_57_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'div_ddiv_64ns_64nbkb' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div_ddiv_64ns_64nbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'div' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.vhd:25]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized3 has unconnected port B[10]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized65 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized59 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized41 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized39 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized37 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized27 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized21 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1658 ; free virtual = 9455
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1662 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.438 ; gain = 183.520 ; free physical = 1662 ; free virtual = 9461
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6017 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/div.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1740.883 ; gain = 5.000 ; free physical = 1179 ; free virtual = 9033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1308 ; free virtual = 9253
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1270 ; free virtual = 9244
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized27) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[0]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[1]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[2]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[3]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[4]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[5]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[6]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[7]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[8]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[9]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[10]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[11]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[12]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[13]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[14]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[15]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[16]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[17]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[18]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[19]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[20]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[21]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[22]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[23]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[24]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[25]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[26]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[27]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[28]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[29]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[30]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[31]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[32]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[33]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[34]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[35]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[36]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[37]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[38]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[39]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[40]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[41]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[42]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[43]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[44]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[45]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[46]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[47]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[48]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[49]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[50]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[51]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[62]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[52]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[53]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[54]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[55]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[56]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[57]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[58]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[59]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[60]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[61]' (FD) to 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[62]' (FD) to 'div_ddiv_64ns_64nbkb_U1/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\div_ddiv_64ns_64nbkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/ce_r_reg) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[63]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[62]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[61]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[60]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[59]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[58]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[57]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[56]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[55]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[54]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[53]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[52]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[51]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[50]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[49]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[48]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[47]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[46]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[45]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[44]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[43]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[42]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[41]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[40]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[39]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[38]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[37]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[36]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[35]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[34]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[33]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[32]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[31]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[30]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[29]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[28]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[27]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[26]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[25]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[24]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[23]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[22]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[21]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[20]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[19]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[18]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[17]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[16]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[15]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[14]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[13]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[12]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[11]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[10]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[9]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[8]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[7]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[6]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[5]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[4]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[3]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[2]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[1]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/dout_r_reg[0]) is unused and will be removed from module div.
WARNING: [Synth 8-3332] Sequential element (div_ddiv_64ns_64nbkb_U1/din1_buf1_reg[63]) is unused and will be removed from module div.
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u /U0/i_synth/\DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1274 ; free virtual = 9224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1155 ; free virtual = 9113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:02 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1117 ; free virtual = 9096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'div_ddiv_64ns_64nbkb_U1/div_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:06 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1122 ; free virtual = 9090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1114 ; free virtual = 9089
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:08 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1114 ; free virtual = 9089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:01:09 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     7|
|2     |LUT1    |     4|
|3     |LUT2    |   323|
|4     |LUT3    |  2813|
|5     |LUT4    |     4|
|6     |LUT5    |    11|
|7     |LUT6    |    46|
|8     |MUXCY   |  2981|
|9     |SRL16E  |    15|
|10    |SRLC32E |    92|
|11    |XORCY   |  3035|
|12    |FDE     |     1|
|13    |FDRE    |  6164|
|14    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.883 ; gain = 530.965 ; free physical = 1106 ; free virtual = 9079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1740.883 ; gain = 183.520 ; free physical = 1160 ; free virtual = 9133
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:10 . Memory (MB): peak = 1740.891 ; gain = 530.965 ; free physical = 1160 ; free virtual = 9132
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 789 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 788 instances
  FDE => FDRE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 166 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1758.883 ; gain = 560.523 ; free physical = 1150 ; free virtual = 9113
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/VIVADO_HLS/impl/vhdl/project.runs/synth_1/div.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file div_utilization_synth.rpt -pb div_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1758.883 ; gain = 0.000 ; free physical = 1148 ; free virtual = 9113
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 14:26:26 2018...
