{
  "module_name": "dcore0_mme_ctrl_lo_regs.h",
  "hash_id": "0fd9628bd1c2134dd9b0fd9517e0980493f1d9a9e8ceb92142b7b7da39adb783",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_mme_ctrl_lo_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_MME_CTRL_LO_REGS_H_\n#define ASIC_REG_DCORE0_MME_CTRL_LO_REGS_H_\n\n \n\n#define mmDCORE0_MME_CTRL_LO_ARCH_STATUS 0x40CB000\n\n#define mmDCORE0_MME_CTRL_LO_CMD 0x40CB004\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_DW0 0x40CB148\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_ADDR0 0x40CB14C\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_VAL0 0x40CB150\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_ADDR1 0x40CB154\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_SYNC_OBJ_VAL1 0x40CB158\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_A_SS 0x40CB224\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_B_SS 0x40CB228\n\n#define mmDCORE0_MME_CTRL_LO_ARCH_COUT_SS 0x40CB27C\n\n#define mmDCORE0_MME_CTRL_LO_QM_STALL 0x40CB400\n\n#define mmDCORE0_MME_CTRL_LO_LOG_SHADOW_LO 0x40CB404\n\n#define mmDCORE0_MME_CTRL_LO_LOG_SHADOW_HI 0x40CB408\n\n#define mmDCORE0_MME_CTRL_LO_SYNC_OBJECT_FIFO_TH 0x40CB40C\n\n#define mmDCORE0_MME_CTRL_LO_REDUN 0x40CB410\n\n#define mmDCORE0_MME_CTRL_LO_EUS_LOCAL_FIFO_TH 0x40CB414\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_DLY_DW0 0x40CB418\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_DLY_DW1 0x40CB41C\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_CD_PROT_F16 0x40CB420\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_CD_PROT_F8 0x40CB424\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_CD_PROT_FP32 0x40CB428\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_CD_PROT_FP32I 0x40CB42C\n\n#define mmDCORE0_MME_CTRL_LO_EUS_ROLLUP_CD_PROT_TF32 0x40CB430\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_DESC0 0x40CB434\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_TOKEN_UPDATE 0x40CB438\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_TH 0x40CB43C\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_MIN 0x40CB440\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_CTRL_EN 0x40CB444\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_HISTORY_LOG_SIZE 0x40CB448\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_BF16 0x40CB44C\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_BF16 0x40CB450\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_FP16 0x40CB454\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_FP16 0x40CB458\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_F8 0x40CB45C\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_FP32_ODD 0x40CB460\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_FP32_EVEN 0x40CB464\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_FP32_ODD 0x40CB468\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_FP32_EVEN 0x40CB46C\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_TF32_ODD 0x40CB470\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_A_TF32_EVEN 0x40CB474\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_TF32_ODD 0x40CB478\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DUMMY_B_TF32_EVEN 0x40CB47C\n\n#define mmDCORE0_MME_CTRL_LO_PROT 0x40CB480\n\n#define mmDCORE0_MME_CTRL_LO_EU 0x40CB484\n\n#define mmDCORE0_MME_CTRL_LO_SBTE 0x40CB488\n\n#define mmDCORE0_MME_CTRL_LO_AGU_SM_INFLIGHT_CNTR 0x40CB48C\n\n#define mmDCORE0_MME_CTRL_LO_AGU_SM_TOTAL_CNTR 0x40CB490\n\n#define mmDCORE0_MME_CTRL_LO_PCU_RL_SAT_SEC 0x40CB494\n\n#define mmDCORE0_MME_CTRL_LO_FMA_FUNC_REDUN_CLK_EN32 0x40CB498\n\n#define mmDCORE0_MME_CTRL_LO_FMA_FUNC_REDUN_CLK_EN33 0x40CB49C\n\n#define mmDCORE0_MME_CTRL_LO_EU_ISOLATION_DIS 0x40CB4A0\n\n#define mmDCORE0_MME_CTRL_LO_QM_SLV_CLK_EN 0x40CB4A4\n\n#define mmDCORE0_MME_CTRL_LO_HBW_CLK_ENABLER_DIS 0x40CB4A8\n\n#define mmDCORE0_MME_CTRL_LO_AGU 0x40CB4AC\n\n#define mmDCORE0_MME_CTRL_LO_QM 0x40CB4B0\n\n#define mmDCORE0_MME_CTRL_LO_EARLY_RELEASE_STATUS 0x40CB4B4\n\n#define mmDCORE0_MME_CTRL_LO_INTR_CAUSE 0x40CB4B8\n\n#define mmDCORE0_MME_CTRL_LO_INTR_MASK 0x40CB4BC\n\n#define mmDCORE0_MME_CTRL_LO_INTR_CLEAR 0x40CB4C0\n\n#define mmDCORE0_MME_CTRL_LO_REDUN_PSOC_SEL_SEC 0x40CB4C4\n\n#define mmDCORE0_MME_CTRL_LO_BIST 0x40CB4C8\n\n#define mmDCORE0_MME_CTRL_LO_EU_RL_ENABLE 0x40CB4CC\n\n#define mmDCORE0_MME_CTRL_LO_EU_RL_TOKEN_SEL 0x40CB4D0\n\n#define mmDCORE0_MME_CTRL_LO_EU_RL_CFG 0x40CB4D4\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DBG_DW0 0x40CB4D8\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DBG_DW1 0x40CB4DC\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DBG_DW2 0x40CB4E0\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DBG_DW3 0x40CB4E4\n\n#define mmDCORE0_MME_CTRL_LO_PCU_DBG_WKL_ID 0x40CB4E8\n\n#define mmDCORE0_MME_CTRL_LO_ETF_MEM_WRAP_RM 0x40CB4EC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}