<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4b158ec2e0c5bd31a6636bb96688c6ee"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5e3f50289c3eacf80d9fb9b9b6fd7d4c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a374a5d31ddf9e53628a7d650cca2b07f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a374a5d31ddf9e53628a7d650cca2b07f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3cd0e3c2fd05a4c793e5d2a84351e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a9c3cd0e3c2fd05a4c793e5d2a84351e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a9c3cd0e3c2fd05a4c793e5d2a84351e3">More...</a><br /></td></tr>
<tr class="separator:a9c3cd0e3c2fd05a4c793e5d2a84351e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940d9da36aa15c01caaa5b17ae7af20a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a940d9da36aa15c01caaa5b17ae7af20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a940d9da36aa15c01caaa5b17ae7af20a">More...</a><br /></td></tr>
<tr class="separator:a940d9da36aa15c01caaa5b17ae7af20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96061f51236a561c4213e32e565788d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a96061f51236a561c4213e32e565788d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a96061f51236a561c4213e32e565788d3">More...</a><br /></td></tr>
<tr class="separator:a96061f51236a561c4213e32e565788d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706cfa9bf6e45a0ae93fdc603dbcb4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a706cfa9bf6e45a0ae93fdc603dbcb4c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a706cfa9bf6e45a0ae93fdc603dbcb4c0">More...</a><br /></td></tr>
<tr class="separator:a706cfa9bf6e45a0ae93fdc603dbcb4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd658befde1be942cd0886b97ac6484"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a1cd658befde1be942cd0886b97ac6484"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a1cd658befde1be942cd0886b97ac6484">More...</a><br /></td></tr>
<tr class="separator:a1cd658befde1be942cd0886b97ac6484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3aac23e2c6bea6813d004426a2eb7c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ab3aac23e2c6bea6813d004426a2eb7c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#ab3aac23e2c6bea6813d004426a2eb7c4">More...</a><br /></td></tr>
<tr class="separator:ab3aac23e2c6bea6813d004426a2eb7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ec813bac32548a47106bcd34df6a64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ae8ec813bac32548a47106bcd34df6a64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#ae8ec813bac32548a47106bcd34df6a64">More...</a><br /></td></tr>
<tr class="separator:ae8ec813bac32548a47106bcd34df6a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff6bf41f71fcfbb680b720f3c5bdc71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:acff6bf41f71fcfbb680b720f3c5bdc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#acff6bf41f71fcfbb680b720f3c5bdc71">More...</a><br /></td></tr>
<tr class="separator:acff6bf41f71fcfbb680b720f3c5bdc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800a42a72d1383c8eb6031a4ee51f3c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a800a42a72d1383c8eb6031a4ee51f3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a800a42a72d1383c8eb6031a4ee51f3c8">More...</a><br /></td></tr>
<tr class="separator:a800a42a72d1383c8eb6031a4ee51f3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29afe36d22c2c8a7baa8fd5f63ecbc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:af29afe36d22c2c8a7baa8fd5f63ecbc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#af29afe36d22c2c8a7baa8fd5f63ecbc7">More...</a><br /></td></tr>
<tr class="separator:af29afe36d22c2c8a7baa8fd5f63ecbc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27323b5ce5c5b2d22a161fde35458293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a27323b5ce5c5b2d22a161fde35458293"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a27323b5ce5c5b2d22a161fde35458293">More...</a><br /></td></tr>
<tr class="separator:a27323b5ce5c5b2d22a161fde35458293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb570b09e22eb3e7d73bc000d0b09743"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:acb570b09e22eb3e7d73bc000d0b09743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#acb570b09e22eb3e7d73bc000d0b09743">More...</a><br /></td></tr>
<tr class="separator:acb570b09e22eb3e7d73bc000d0b09743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96457fb00c2e74cbc1a3bf8bf83c437f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a96457fb00c2e74cbc1a3bf8bf83c437f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a96457fb00c2e74cbc1a3bf8bf83c437f">More...</a><br /></td></tr>
<tr class="separator:a96457fb00c2e74cbc1a3bf8bf83c437f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696cd181963def50803faf3428635089"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a696cd181963def50803faf3428635089"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a696cd181963def50803faf3428635089">More...</a><br /></td></tr>
<tr class="separator:a696cd181963def50803faf3428635089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f61d5779b3d3fe95f6bf4bbce11ceac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a2f61d5779b3d3fe95f6bf4bbce11ceac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a2f61d5779b3d3fe95f6bf4bbce11ceac">More...</a><br /></td></tr>
<tr class="separator:a2f61d5779b3d3fe95f6bf4bbce11ceac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4944b35393cd52639018e2ce3967426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ac4944b35393cd52639018e2ce3967426"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#ac4944b35393cd52639018e2ce3967426">More...</a><br /></td></tr>
<tr class="separator:ac4944b35393cd52639018e2ce3967426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8111dff8d32ef654b566fa18abafdc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a0e8111dff8d32ef654b566fa18abafdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a0e8111dff8d32ef654b566fa18abafdc">More...</a><br /></td></tr>
<tr class="separator:a0e8111dff8d32ef654b566fa18abafdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a200c5f107d9979d6d405759e1419117f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a200c5f107d9979d6d405759e1419117f"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a200c5f107d9979d6d405759e1419117f">More...</a><br /></td></tr>
<tr class="separator:a200c5f107d9979d6d405759e1419117f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13685d4b524cc2f2e21b478b89c36d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a13685d4b524cc2f2e21b478b89c36d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a13685d4b524cc2f2e21b478b89c36d40">More...</a><br /></td></tr>
<tr class="separator:a13685d4b524cc2f2e21b478b89c36d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ed9bf9dfae74795d8eac5235d8559e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a49ed9bf9dfae74795d8eac5235d8559e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#a49ed9bf9dfae74795d8eac5235d8559e">More...</a><br /></td></tr>
<tr class="separator:a49ed9bf9dfae74795d8eac5235d8559e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa23e7ac9c8c535f7bea1bb9483de33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:afa23e7ac9c8c535f7bea1bb9483de33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d8/d92/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d309_1_1_0d318.html#afa23e7ac9c8c535f7bea1bb9483de33f">More...</a><br /></td></tr>
<tr class="separator:afa23e7ac9c8c535f7bea1bb9483de33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3f50289c3eacf80d9fb9b9b6fd7d4c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a5e3f50289c3eacf80d9fb9b9b6fd7d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b8695b8f594f82fa66f517977d2245"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ad4b8695b8f594f82fa66f517977d2245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b158ec2e0c5bd31a6636bb96688c6ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4b158ec2e0c5bd31a6636bb96688c6ee">EAX</a></td></tr>
<tr class="separator:a4b158ec2e0c5bd31a6636bb96688c6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2809fd42d9c67f407b191468baf4b8de"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a16a357a19f6137e52870e0d9acc48334"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a1a02d23b14e71752d4b4b26d834718d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a1a02d23b14e71752d4b4b26d834718d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../dd/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d312_1_1_0d339.html#a1a02d23b14e71752d4b4b26d834718d0">More...</a><br /></td></tr>
<tr class="separator:a1a02d23b14e71752d4b4b26d834718d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6707513fc27c87685671b6e69f2565"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:acb6707513fc27c87685671b6e69f2565"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d41/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d312_1_1_0d339.html#acb6707513fc27c87685671b6e69f2565">More...</a><br /></td></tr>
<tr class="separator:acb6707513fc27c87685671b6e69f2565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a357a19f6137e52870e0d9acc48334"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a16a357a19f6137e52870e0d9acc48334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2799430fa04500a23b5cc43c7fa50c80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a2799430fa04500a23b5cc43c7fa50c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2809fd42d9c67f407b191468baf4b8de"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2809fd42d9c67f407b191468baf4b8de">EBX</a></td></tr>
<tr class="separator:a2809fd42d9c67f407b191468baf4b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab70839eaa1aebd015a5eb5dbfcd7086"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acdf58a330f61af0a2b51de5ac4927903"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a972050345e496fe2160a10c5725adcc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a972050345e496fe2160a10c5725adcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d314_1_1_0d343.html#a972050345e496fe2160a10c5725adcc6">More...</a><br /></td></tr>
<tr class="separator:a972050345e496fe2160a10c5725adcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf58a330f61af0a2b51de5ac4927903"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acdf58a330f61af0a2b51de5ac4927903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0da094a80f278935971770dc2f8deb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a9f0da094a80f278935971770dc2f8deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab70839eaa1aebd015a5eb5dbfcd7086"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab70839eaa1aebd015a5eb5dbfcd7086">ECX</a></td></tr>
<tr class="separator:aab70839eaa1aebd015a5eb5dbfcd7086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ffda811b1f2f7e1b36169756320ba6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a46a6d311a95e92e73fc92bd097a368e2"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa18ba6cea28edaaf4321210a559e7935"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:aa18ba6cea28edaaf4321210a559e7935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#aa18ba6cea28edaaf4321210a559e7935">More...</a><br /></td></tr>
<tr class="separator:aa18ba6cea28edaaf4321210a559e7935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf82bcfe3c787fcdd8d6f40204211b85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:acf82bcfe3c787fcdd8d6f40204211b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#acf82bcfe3c787fcdd8d6f40204211b85">More...</a><br /></td></tr>
<tr class="separator:acf82bcfe3c787fcdd8d6f40204211b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae945d8738dba671a9424a2c12c21c8e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:ae945d8738dba671a9424a2c12c21c8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#ae945d8738dba671a9424a2c12c21c8e2">More...</a><br /></td></tr>
<tr class="separator:ae945d8738dba671a9424a2c12c21c8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab559323b53ac4cabcf711d767a4238f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:ab559323b53ac4cabcf711d767a4238f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#ab559323b53ac4cabcf711d767a4238f4">More...</a><br /></td></tr>
<tr class="separator:ab559323b53ac4cabcf711d767a4238f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdca4fd619077e973bbf12e56975dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:aafdca4fd619077e973bbf12e56975dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#aafdca4fd619077e973bbf12e56975dd5">More...</a><br /></td></tr>
<tr class="separator:aafdca4fd619077e973bbf12e56975dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa51e2eb7b418fc0fbda48dbdb105f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:afaa51e2eb7b418fc0fbda48dbdb105f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/d68/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d315_1_1_0d348.html#afaa51e2eb7b418fc0fbda48dbdb105f2">More...</a><br /></td></tr>
<tr class="separator:afaa51e2eb7b418fc0fbda48dbdb105f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a6d311a95e92e73fc92bd097a368e2"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a46a6d311a95e92e73fc92bd097a368e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1739fd03cc49424b913af336945b7687"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a1739fd03cc49424b913af336945b7687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ffda811b1f2f7e1b36169756320ba6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab7ffda811b1f2f7e1b36169756320ba6">EDX</a></td></tr>
<tr class="separator:ab7ffda811b1f2f7e1b36169756320ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4b158ec2e0c5bd31a6636bb96688c6ee">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2809fd42d9c67f407b191468baf4b8de">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab70839eaa1aebd015a5eb5dbfcd7086">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab7ffda811b1f2f7e1b36169756320ba6">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a2809fd42d9c67f407b191468baf4b8de"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2809fd42d9c67f407b191468baf4b8de">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@312 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a4b158ec2e0c5bd31a6636bb96688c6ee"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4b158ec2e0c5bd31a6636bb96688c6ee">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@309 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aab70839eaa1aebd015a5eb5dbfcd7086"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab70839eaa1aebd015a5eb5dbfcd7086">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@314 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab7ffda811b1f2f7e1b36169756320ba6"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab7ffda811b1f2f7e1b36169756320ba6">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@315 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a4b158ec2e0c5bd31a6636bb96688c6ee">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a2809fd42d9c67f407b191468baf4b8de">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aab70839eaa1aebd015a5eb5dbfcd7086">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab7ffda811b1f2f7e1b36169756320ba6">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a4b158ec2e0c5bd31a6636bb96688c6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b158ec2e0c5bd31a6636bb96688c6ee">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a2809fd42d9c67f407b191468baf4b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2809fd42d9c67f407b191468baf4b8de">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aab70839eaa1aebd015a5eb5dbfcd7086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab70839eaa1aebd015a5eb5dbfcd7086">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab7ffda811b1f2f7e1b36169756320ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ffda811b1f2f7e1b36169756320ba6">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
