{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1513094282856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513094282865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 16:58:02 2017 " "Processing started: Tue Dec 12 16:58:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513094282865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094282865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094282866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1513094283788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1513094283788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fallingedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FallingEdge-behave " "Found design unit 1: FallingEdge-behave" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308353 ""} { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behave " "Found design unit 1: Counter-behave" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308357 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.vhd 2 1 " "Using design file main.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-behave " "Found design unit 1: Main-behave" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513094308442 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1513094308444 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output1 main.vhd(41) " "VHDL Signal Declaration warning at main.vhd(41): used implicit default value for signal \"Output1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094308445 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output2 main.vhd(42) " "VHDL Signal Declaration warning at main.vhd(42): used implicit default value for signal \"Output2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094308445 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output3 main.vhd(43) " "VHDL Signal Declaration warning at main.vhd(43): used implicit default value for signal \"Output3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094308445 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Output4 main.vhd(44) " "VHDL Signal Declaration warning at main.vhd(44): used implicit default value for signal \"Output4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094308446 "|Main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountValueMainOut main.vhd(47) " "VHDL Signal Declaration warning at main.vhd(47): used implicit default value for signal \"CountValueMainOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094308446 "|Main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountValue main.vhd(63) " "Verilog HDL or VHDL warning at main.vhd(63): object \"CountValue\" assigned a value but never read" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1513094308446 "|Main"}
{ "Warning" "WSGN_SEARCH_FILE" "submain.vhd 2 1 " "Using design file submain.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubMain-behave " "Found design unit 1: SubMain-behave" {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308473 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubMain " "Found entity 1: SubMain" {  } { { "submain.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513094308473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubMain SubMain:SubMain_1 " "Elaborating entity \"SubMain\" for hierarchy \"SubMain:SubMain_1\"" {  } { { "main.vhd" "SubMain_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094308474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge SubMain:SubMain_1\|FallingEdge:FallingEdge_Min " "Elaborating entity \"FallingEdge\" for hierarchy \"SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\"" {  } { { "submain.vhd" "FallingEdge_Min" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094308867 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider.vhd 2 1 " "Using design file clockdivider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-behave " "Found design unit 1: ClockDivider-behave" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513094308893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider SubMain:SubMain_1\|ClockDivider:ClockDivider_1 " "Elaborating entity \"ClockDivider\" for hierarchy \"SubMain:SubMain_1\|ClockDivider:ClockDivider_1\"" {  } { { "submain.vhd" "ClockDivider_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094308894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statemachine.vhd 2 1 " "Using design file statemachine.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMachine-behave " "Found design unit 1: StateMachine-behave" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308917 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMachine " "Found entity 1: StateMachine" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1513094308917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1513094308917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine SubMain:SubMain_1\|StateMachine:StateMachine_1 " "Elaborating entity \"StateMachine\" for hierarchy \"SubMain:SubMain_1\|StateMachine:StateMachine_1\"" {  } { { "submain.vhd" "StateMachine_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094308917 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnMinF_i statemachine.vhd(88) " "VHDL Process Statement warning at statemachine.vhd(88): signal \"BtnMinF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308919 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnSecF_i statemachine.vhd(91) " "VHDL Process Statement warning at statemachine.vhd(91): signal \"BtnSecF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnSecF_i statemachine.vhd(109) " "VHDL Process Statement warning at statemachine.vhd(109): signal \"BtnSecF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BtnMinF_i statemachine.vhd(109) " "VHDL Process Statement warning at statemachine.vhd(109): signal \"BtnMinF_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockTelemet_i statemachine.vhd(119) " "VHDL Process Statement warning at statemachine.vhd(119): signal \"CountBlockTelemet_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(131) " "VHDL Process Statement warning at statemachine.vhd(131): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nxt_mode statemachine.vhd(80) " "VHDL Process Statement warning at statemachine.vhd(80): inferring latch(es) for signal or variable \"nxt_mode\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BuzzerCounter statemachine.vhd(187) " "VHDL Process Statement warning at statemachine.vhd(187): signal \"BuzzerCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308920 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DebugLED_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"DebugLED_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountBlockControl_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"CountBlockControl_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerEnable_o statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"BuzzerEnable_o\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BuzzerCounter statemachine.vhd(152) " "VHDL Process Statement warning at statemachine.vhd(152): inferring latch(es) for signal or variable \"BuzzerCounter\", which holds its previous value in one or more paths through the process" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[0\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[1\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[2\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[3\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[3\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[4\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[4\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[5\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[5\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[6\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[6\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[7\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[7\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[8\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[8\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308921 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerCounter\[9\] statemachine.vhd(152) " "Inferred latch for \"BuzzerCounter\[9\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BuzzerEnable_o statemachine.vhd(152) " "Inferred latch for \"BuzzerEnable_o\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[0\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[1\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[2\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[3\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[3\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[4\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[4\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountBlockControl_o\[5\] statemachine.vhd(152) " "Inferred latch for \"CountBlockControl_o\[5\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[0\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[0\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[1\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[1\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DebugLED_o\[2\] statemachine.vhd(152) " "Inferred latch for \"DebugLED_o\[2\]\" at statemachine.vhd(152)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_390 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_390\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_320 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_320\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_310 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_310\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308922 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_300 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_300\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_290 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_290\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_200 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_200\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_190 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_190\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_120 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_120\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_111 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_111\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_110 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_110\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_100 statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_100\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_mode.st_reset statemachine.vhd(80) " "Inferred latch for \"nxt_mode.st_reset\" at statemachine.vhd(80)" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308923 "|Main|SubMain:SubMain_1|StateMachine:StateMachine_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter SubMain:SubMain_1\|Counter:Counter_1 " "Elaborating entity \"Counter\" for hierarchy \"SubMain:SubMain_1\|Counter:Counter_1\"" {  } { { "submain.vhd" "Counter_1" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/submain.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094308924 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(56) " "VHDL Process Statement warning at Counter.vhd(56): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308925 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(60) " "VHDL Process Statement warning at Counter.vhd(60): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308925 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_deci_i Counter.vhd(61) " "VHDL Process Statement warning at Counter.vhd(61): signal \"clk_deci_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308925 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AlreadyIncremented Counter.vhd(61) " "VHDL Process Statement warning at Counter.vhd(61): signal \"AlreadyIncremented\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308925 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(61) " "VHDL Process Statement warning at Counter.vhd(61): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(62) " "VHDL Process Statement warning at Counter.vhd(62): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(65) " "VHDL Process Statement warning at Counter.vhd(65): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(66) " "VHDL Process Statement warning at Counter.vhd(66): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(67) " "VHDL Process Statement warning at Counter.vhd(67): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(69) " "VHDL Process Statement warning at Counter.vhd(69): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308926 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(70) " "VHDL Process Statement warning at Counter.vhd(70): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(71) " "VHDL Process Statement warning at Counter.vhd(71): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(73) " "VHDL Process Statement warning at Counter.vhd(73): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(74) " "VHDL Process Statement warning at Counter.vhd(74): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountBlockControl_i Counter.vhd(75) " "VHDL Process Statement warning at Counter.vhd(75): signal \"CountBlockControl_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValueSaved Counter.vhd(76) " "VHDL Process Statement warning at Counter.vhd(76): signal \"CountValueSaved\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308927 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_deci_i Counter.vhd(80) " "VHDL Process Statement warning at Counter.vhd(80): signal \"clk_deci_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308928 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(85) " "VHDL Process Statement warning at Counter.vhd(85): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308928 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CountValue Counter.vhd(87) " "VHDL Process Statement warning at Counter.vhd(87): signal \"CountValue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1513094308928 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValue Counter.vhd(53) " "VHDL Process Statement warning at Counter.vhd(53): inferring latch(es) for signal or variable \"CountValue\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308928 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CountValueSaved Counter.vhd(53) " "VHDL Process Statement warning at Counter.vhd(53): inferring latch(es) for signal or variable \"CountValueSaved\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308928 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AlreadyIncremented Counter.vhd(53) " "VHDL Process Statement warning at Counter.vhd(53): inferring latch(es) for signal or variable \"AlreadyIncremented\", which holds its previous value in one or more paths through the process" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1513094308929 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AlreadyIncremented Counter.vhd(53) " "Inferred latch for \"AlreadyIncremented\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308930 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[0\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[0\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308930 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[1\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[1\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308930 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[2\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[2\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308930 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[3\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[3\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308930 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[4\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[4\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308931 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[5\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[5\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308931 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[6\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[6\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308931 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[7\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[7\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308931 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[8\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[8\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[9\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[9\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[10\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[10\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[11\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[11\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValueSaved\[12\] Counter.vhd(53) " "Inferred latch for \"CountValueSaved\[12\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[0\] Counter.vhd(53) " "Inferred latch for \"CountValue\[0\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[1\] Counter.vhd(53) " "Inferred latch for \"CountValue\[1\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308932 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[2\] Counter.vhd(53) " "Inferred latch for \"CountValue\[2\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[3\] Counter.vhd(53) " "Inferred latch for \"CountValue\[3\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[4\] Counter.vhd(53) " "Inferred latch for \"CountValue\[4\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[5\] Counter.vhd(53) " "Inferred latch for \"CountValue\[5\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[6\] Counter.vhd(53) " "Inferred latch for \"CountValue\[6\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[7\] Counter.vhd(53) " "Inferred latch for \"CountValue\[7\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308933 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[8\] Counter.vhd(53) " "Inferred latch for \"CountValue\[8\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308934 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[9\] Counter.vhd(53) " "Inferred latch for \"CountValue\[9\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308934 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[10\] Counter.vhd(53) " "Inferred latch for \"CountValue\[10\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308934 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[11\] Counter.vhd(53) " "Inferred latch for \"CountValue\[11\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308934 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CountValue\[12\] Counter.vhd(53) " "Inferred latch for \"CountValue\[12\]\" at Counter.vhd(53)" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094308934 "|Main|SubMain:SubMain_1|Counter:Counter_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable_o " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerEnable_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309755 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_720 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_100_720 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309755 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_636 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_190_636 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309755 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309755 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_699 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_110_699 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309756 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_678 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_111_678 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309756 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_594 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_290_594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309756 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_573 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_300_573 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309756 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_552 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_310_552 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309756 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_741 " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|nxt_mode.st_reset_741 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|FallingOutput" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[2\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[1\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[0\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[4\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[5\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309757 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[6\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[7\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[8\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[9\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[3\] " "Latch SubMain:SubMain_1\|StateMachine:StateMachine_1\|BuzzerCounter\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[1\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309758 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[2\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309759 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[3\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309759 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[4\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309759 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[5\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309759 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[6\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309759 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[7\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[8\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[9\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[10\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[11\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\] " "Latch SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "Ports D and ENA on the latch are fed by the same signal SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309760 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309760 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SubMain:SubMain_1\|Counter:Counter_1\|AlreadyIncremented " "Latch SubMain:SubMain_1\|Counter:Counter_1\|AlreadyIncremented has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " "Ports ENA and CLR on the latch are fed by the same signal SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt" {  } { { "clockdivider.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/clockdivider.vhd" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1513094309761 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1513094309761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[0\] GND " "Pin \"Output1\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[1\] GND " "Pin \"Output1\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[2\] GND " "Pin \"Output1\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[3\] GND " "Pin \"Output1\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[4\] GND " "Pin \"Output1\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[5\] GND " "Pin \"Output1\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output1\[6\] GND " "Pin \"Output1\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[0\] GND " "Pin \"Output2\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[1\] GND " "Pin \"Output2\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[2\] GND " "Pin \"Output2\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[3\] GND " "Pin \"Output2\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[4\] GND " "Pin \"Output2\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[5\] GND " "Pin \"Output2\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output2\[6\] GND " "Pin \"Output2\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[0\] GND " "Pin \"Output3\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[1\] GND " "Pin \"Output3\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[2\] GND " "Pin \"Output3\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[3\] GND " "Pin \"Output3\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[4\] GND " "Pin \"Output3\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[5\] GND " "Pin \"Output3\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output3\[6\] GND " "Pin \"Output3\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[0\] GND " "Pin \"Output4\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[1\] GND " "Pin \"Output4\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[2\] GND " "Pin \"Output4\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[3\] GND " "Pin \"Output4\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[4\] GND " "Pin \"Output4\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[5\] GND " "Pin \"Output4\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output4\[6\] GND " "Pin \"Output4\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|Output4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[0\] GND " "Pin \"CountValueMainOut\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[1\] GND " "Pin \"CountValueMainOut\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[2\] GND " "Pin \"CountValueMainOut\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[3\] GND " "Pin \"CountValueMainOut\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[4\] GND " "Pin \"CountValueMainOut\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[5\] GND " "Pin \"CountValueMainOut\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[6\] GND " "Pin \"CountValueMainOut\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[7\] GND " "Pin \"CountValueMainOut\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[8\] GND " "Pin \"CountValueMainOut\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[9\] GND " "Pin \"CountValueMainOut\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[10\] GND " "Pin \"CountValueMainOut\[10\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[11\] GND " "Pin \"CountValueMainOut\[11\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CountValueMainOut\[12\] GND " "Pin \"CountValueMainOut\[12\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|CountValueMainOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DebugLED_Control\[5\] GND " "Pin \"DebugLED_Control\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1513094309836 "|Main|DebugLED_Control[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1513094309836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1513094309992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1513094310627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1513094310988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1513094310988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BuzzerOverride " "No output dependent on input pin \"BuzzerOverride\"" {  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1513094311124 "|Main|BuzzerOverride"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1513094311124 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "299 " "Implemented 299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1513094311124 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1513094311124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1513094311124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1513094311124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513094311186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 16:58:31 2017 " "Processing ended: Tue Dec 12 16:58:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513094311186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513094311186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513094311186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1513094311186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1513094313850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513094313860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 16:58:32 2017 " "Processing started: Tue Dec 12 16:58:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513094313860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1513094313860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1513094313860 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1513094314162 ""}
{ "Info" "0" "" "Project  = Eieruhr" {  } {  } 0 0 "Project  = Eieruhr" 0 0 "Fitter" 0 0 1513094314163 ""}
{ "Info" "0" "" "Revision = Main" {  } {  } 0 0 "Revision = Main" 0 0 "Fitter" 0 0 1513094314163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1513094314266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1513094314267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1513094314282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513094314402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1513094314402 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1513094315602 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1513094315618 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1513094315903 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1513094315903 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513094315907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513094315907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513094315907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513094315907 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1513094315907 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1513094315907 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1513094315909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1513094318201 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1513094318202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1513094318203 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1513094318211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1513094318213 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1513094318214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_reset" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_110" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_111" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_200" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_300" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_310" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320 " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_320" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Min\|SavedValue" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Clear\|SavedValue" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|SavedValue " "Destination node SubMain:SubMain_1\|FallingEdge:FallingEdge_Sec\|SavedValue" {  } { { "FallingEdge.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/FallingEdge.vhd" 40 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318251 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1513094318251 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513094318251 ""}  } { { "main.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/main.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318251 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|Counter:Counter_1\|CountValueSaved\[0\]~1  " "Automatically promoted node SubMain:SubMain_1\|Counter:Counter_1\|CountValueSaved\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318253 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318253 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector46~4  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|Selector46~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318254 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\]~8  " "Automatically promoted node SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\] " "Destination node SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\]" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513094318254 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr7  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318254 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[2\]~7  " "Automatically promoted node SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[2\]~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318254 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\]~8 " "Destination node SubMain:SubMain_1\|Counter:Counter_1\|CountValue\[12\]~8" {  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318254 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513094318254 ""}  } { { "Counter.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/Counter.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318254 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr13  " "Automatically promoted node SubMain:SubMain_1\|StateMachine:StateMachine_1\|WideOr13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1513094318256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[2\] " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[2\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[3\] " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[3\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318256 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[4\] " "Destination node SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[4\]" {  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1513094318256 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1513094318256 ""}  } { { "statemachine.vhd" "" { Text "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/statemachine.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1513094318256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1513094318959 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513094318960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1513094318961 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513094318964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1513094318969 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1513094318971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1513094318971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1513094318971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1513094319099 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1513094319101 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1513094319101 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513094319425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1513094319432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1513094330068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513094330497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1513094330601 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1513094348304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:18 " "Fitter placement operations ending: elapsed time is 00:00:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513094348304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1513094350992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 12 { 0 ""} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1513094364486 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1513094364486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1513094374922 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1513094374922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513094374929 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.52 " "Total time spent on timing analysis during the Fitter is 3.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1513094375263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513094375293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513094376062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1513094376062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1513094377075 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1513094378330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg " "Generated suppressed messages file D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/output_files/Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1513094380727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1319 " "Peak virtual memory: 1319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513094383686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 16:59:43 2017 " "Processing ended: Tue Dec 12 16:59:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513094383686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513094383686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513094383686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1513094383686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1513094386850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513094386882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 16:59:46 2017 " "Processing started: Tue Dec 12 16:59:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513094386882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1513094386882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1513094386883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1513094388842 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1513094398335 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1513094398716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513094399460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 16:59:59 2017 " "Processing ended: Tue Dec 12 16:59:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513094399460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513094399460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513094399460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1513094399460 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1513094400449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1513094403378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513094403400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:00:01 2017 " "Processing started: Tue Dec 12 17:00:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513094403400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094403400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Eieruhr -c Main " "Command: quartus_sta Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094403400 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1513094404817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094405441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094405441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094405644 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094405644 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "TimeQuest Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Main.sdc " "Synopsys Design Constraints File file not found: 'Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406937 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " "create_clock -period 1.000 -name SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " "create_clock -period 1.000 -name SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1513094406945 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406945 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406952 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094406964 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1513094406967 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513094407026 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513094408262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.507 " "Worst-case setup slack is -10.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.507            -173.343 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "  -10.507            -173.343 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.161            -146.918 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "  -10.161            -146.918 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.826             -76.506 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -9.826             -76.506 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.343             -57.573 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -9.343             -57.573 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.936             -52.854 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -4.936             -52.854 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.271            -112.631 clk  " "   -4.271            -112.631 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.461 " "Worst-case hold slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -0.461 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.461              -0.461 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -0.211              -0.211 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.075               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.303               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.545               0.000 clk  " "    0.545               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    1.513               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.030 " "Worst-case recovery slack is -5.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.030             -57.469 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -5.030             -57.469 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.932             -28.885 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -4.932             -28.885 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.405 " "Worst-case removal slack is -0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.405 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.405              -0.405 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.561               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 clk  " "   -3.000             -58.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.385             -62.612 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -1.385             -62.612 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.348               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.406               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.441               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.443               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094408314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408314 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513094408850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094408938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410463 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513094410549 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.906 " "Worst-case setup slack is -9.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.906            -161.634 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -9.906            -161.634 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.245             -71.062 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -9.245             -71.062 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.126            -133.871 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -9.126            -133.871 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.759             -53.697 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -8.759             -53.697 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.484             -47.807 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -4.484             -47.807 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718             -98.987 clk  " "   -3.718             -98.987 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.427 " "Worst-case hold slack is -0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.427              -0.427 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.427              -0.427 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.077 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -0.077              -0.077 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.196               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.206               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 clk  " "    0.497               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    1.346               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.582 " "Worst-case recovery slack is -4.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.582             -53.584 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -4.582             -53.584 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.500             -27.764 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -4.500             -27.764 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.317 " "Worst-case removal slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -0.317 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.317              -0.317 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.628               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094410711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094410711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.255 clk  " "   -3.000             -58.255 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.265             -54.529 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -1.265             -54.529 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.313               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.332               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.333               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.384               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094411737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094411737 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1513094413503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094413897 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1513094413918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094413918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.598 " "Worst-case setup slack is -5.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.598             -83.471 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -5.598             -83.471 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.055             -35.592 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "   -5.055             -35.592 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.998             -68.102 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -4.998             -68.102 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.888             -28.207 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "   -4.888             -28.207 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.368             -25.266 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "   -2.368             -25.266 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.653             -34.636 clk  " "   -1.653             -34.636 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094413950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094413950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113              -0.113 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -0.113              -0.113 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.090 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.090              -0.090 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.019               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.118               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 clk  " "    0.248               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.815               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.815               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094414050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.296 " "Worst-case recovery slack is -2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296             -15.526 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -2.296             -15.526 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237             -10.546 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "   -2.237             -10.546 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094414091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.350 " "Worst-case removal slack is -0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.350              -1.121 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.350              -1.121 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.323               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094414122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -48.291 clk  " "   -3.000             -48.291 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504             -18.220 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\]  " "   -0.504             -18.220 SubMain:SubMain_1\|StateMachine:StateMachine_1\|CountBlockControl_o\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100  " "    0.140               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_100 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt  " "    0.215               0.000 SubMain:SubMain_1\|ClockDivider:ClockDivider_1\|clk_out_alt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120  " "    0.243               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_120 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290  " "    0.263               0.000 SubMain:SubMain_1\|StateMachine:StateMachine_1\|mode.st_290 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1513094414151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094414151 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094417932 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094417933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513094418611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:00:18 2017 " "Processing ended: Tue Dec 12 17:00:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513094418611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513094418611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513094418611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094418611 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1513094421597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1513094421612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:00:21 2017 " "Processing started: Tue Dec 12 17:00:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1513094421612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513094421612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Eieruhr -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1513094421612 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1513094423249 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094423773 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_slow.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_slow.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094423968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_fast.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_fast.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094424139 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main.vho D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main.vho in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094424345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_85c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_85c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094424611 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_7_1200mv_0c_vhd_slow.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_7_1200mv_0c_vhd_slow.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094424769 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_min_1200mv_0c_vhd_fast.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_min_1200mv_0c_vhd_fast.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094424922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Main_vhd.sdo D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/ simulation " "Generated file Main_vhd.sdo in folder \"D:/OneDrive/Studium/Offenburg/Sem7/HDL/VHDL_Eieruhr/Code/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1513094425030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "560 " "Peak virtual memory: 560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1513094425152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:00:25 2017 " "Processing ended: Tue Dec 12 17:00:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1513094425152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1513094425152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1513094425152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513094425152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 167 s " "Quartus Prime Full Compilation was successful. 0 errors, 167 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1513094426031 ""}
