{
  "design": {
    "design_info": {
      "boundary_crc": "0x688197D34A15D7D0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../ili9341_controller.gen/sources_1/bd/sim_clk_12mhz",
      "name": "sim_clk_12mhz",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": ""
    },
    "ports": {
      "clk_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "sim_clk_12mhz_sim_clk_gen_0_0_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sync_rst_0": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "user_prop"
          }
        }
      }
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "sim_clk_12mhz_sim_clk_gen_0_0",
        "xci_path": "ip\\sim_clk_12mhz_sim_clk_gen_0_0\\sim_clk_12mhz_sim_clk_gen_0_0.xci",
        "inst_hier_path": "sim_clk_gen_0",
        "parameters": {
          "FREQ_HZ": {
            "value": "12000000"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "clk_0"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "sync_rst_0"
        ]
      }
    }
  }
}