$date
	Sat Nov  9 19:16:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module execute_unit_tb $end
$var wire 1 ! isbranchtaken $end
$var wire 16 " branchpc [15:0] $end
$var reg 16 # brachtarget [15:0] $end
$var reg 1 $ isBeq $end
$var reg 1 % isBgt $end
$var reg 1 & isunconditionalbranch $end
$var reg 128 ' regval [127:0] $end
$scope module uut $end
$var wire 16 ( brachtarget [15:0] $end
$var wire 16 ) branchpc [15:0] $end
$var wire 1 $ isBeq $end
$var wire 1 % isBgt $end
$var wire 1 & isunconditionalbranch $end
$var wire 128 * regval [127:0] $end
$var wire 1 ! isbranchtaken $end
$var reg 16 + branchpc_reg [15:0] $end
$var reg 16 , isbranchtaken_reg [15:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b0 +
b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *
b0 )
b1000000000000 (
b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 '
0&
0%
0$
b1000000000000 #
b0 "
0!
$end
#5
1!
b1 ,
b1000000000000 "
b1000000000000 )
b1000000000000 +
1&
#10
1$
0&
#15
1!
b1000 -
b1 ,
b1000000000000 "
b1000000000000 )
b1000000000000 +
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 '
b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 *
1%
0$
#20
0!
b1000 -
b0 ,
b0 "
b0 )
b0 +
b0 '
b0 *
0%
#25
b1000 -
b101 '
b101 *
#30
