; ModuleID = '/llk/IR_all_yes/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c_pt.bc'
source_filename = "../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c"
target datalayout = "E-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armebv6k-unknown-linux-gnueabi"

module asm ".syntax unified"

%struct.pptable_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.cmn2asic_mapping = type { i32, i32 }
%struct.pi_entry = type { ptr, ptr, ptr, i32, ptr, ptr }
%struct.atomic_t = type { i32 }
%struct.smu_temperature_range = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.i2c_algorithm = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.i2c_adapter_quirks = type { i64, i32, i16, i16, i16, i16 }
%struct.lock_class_key = type { %union.anon }
%union.anon = type { %struct.hlist_node }
%struct.hlist_node = type { ptr, ptr }
%struct.cmn2asic_msg_mapping = type { i32, i32, i32 }
%struct.smu_context = type { ptr, %struct.amdgpu_irq_src, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.mutex, %struct.mutex, i64, %struct.smu_table_context, %struct.smu_dpm_context, %struct.smu_power_context, %struct.smu_feature, ptr, %struct.smu_baco_context, %struct.smu_temperature_range, ptr, %struct.smu_umd_pstate_table, i32, i32, i8, i32, i32, i32, i32, i32, ptr, i8, i8, i32, i32, i8, i32, [7 x i32], [7 x i32], i32, i32, i8, i8, i32, i32, i32, i8, i8, %struct.work_struct, %struct.atomic64_t, %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i16, %struct.smu_user_dpm_profile, %struct.stb_context }
%struct.amdgpu_irq_src = type { i32, ptr, ptr }
%struct.mutex = type { %struct.atomic_t, %struct.raw_spinlock, %struct.optimistic_spin_queue, %struct.list_head, ptr, %struct.lockdep_map }
%struct.raw_spinlock = type { %struct.arch_spinlock_t, i32, i32, ptr, %struct.lockdep_map }
%struct.arch_spinlock_t = type { %union.anon.1 }
%union.anon.1 = type { i32 }
%struct.optimistic_spin_queue = type { %struct.atomic_t }
%struct.list_head = type { ptr, ptr }
%struct.lockdep_map = type { ptr, [2 x ptr], ptr, i8, i8, i8, i32, i32 }
%struct.smu_table_context = type { ptr, i32, ptr, i32, ptr, ptr, ptr, ptr, %struct.smu_bios_boot_up_values, ptr, ptr, [15 x %struct.smu_table], %struct.smu_table, %struct.smu_table, %struct.smu_table, i8, ptr, ptr, ptr, i32, ptr }
%struct.smu_bios_boot_up_values = type { i32, i32, i32, i32, i32, i32, i32, i32, i16, i16, i16, i16, i8, i32, i32, i32, i32, i32, i32 }
%struct.smu_table = type { i64, i32, i8, i64, ptr, ptr }
%struct.smu_dpm_context = type { i32, ptr, ptr, i8, i32, i32, i32, ptr, ptr, ptr }
%struct.smu_power_context = type { ptr, i32, %struct.smu_power_gate }
%struct.smu_power_gate = type { i8, i8, %struct.atomic_t, %struct.atomic_t, %struct.mutex, %struct.mutex }
%struct.smu_feature = type { i32, [2 x i32], [2 x i32], [2 x i32], %struct.mutex }
%struct.smu_baco_context = type { %struct.mutex, i32, i8 }
%struct.smu_umd_pstate_table = type { %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq, %struct.pstates_clk_freq }
%struct.pstates_clk_freq = type { i32, i32, i32, %struct.smu_freq_info, %struct.smu_freq_info }
%struct.smu_freq_info = type { i32, i32, i32 }
%struct.atomic64_t = type { i64 }
%struct.work_struct = type { %struct.atomic_t, %struct.list_head, ptr, %struct.lockdep_map }
%struct.smu_user_dpm_profile = type { i32, i32, i32, i32, i32, i32, [23 x i32], i32 }
%struct.stb_context = type { i32, i8, %struct.spinlock }
%struct.spinlock = type { %union.anon.0 }
%union.anon.0 = type { %struct.raw_spinlock }
%struct.amdgpu_device = type { ptr, ptr, %struct.drm_device, %struct.amdgpu_acp, ptr, i32, i32, i32, i32, i32, i32, i32, ptr, i8, i8, i8, %struct.notifier_block, [16 x ptr], %struct.debugfs_blob_wrapper, %struct.debugfs_blob_wrapper, %struct.mutex, %struct.mutex, %struct.dev_pm_domain, i8, i8, i8, ptr, i32, i32, [16 x i32], i32, i32, ptr, %struct.spinlock, %struct.amdgpu_mmio_remap, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, ptr, ptr, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.spinlock, ptr, ptr, %struct.amdgpu_doorbell, %struct.amdgpu_clock, %struct.amdgpu_gmc, %struct.amdgpu_gart, i32, %struct.amdgpu_vm_manager, [3 x %struct.amdgpu_vmhub], i32, %struct.amdgpu_mman, %struct.amdgpu_vram_scratch, %struct.amdgpu_wb, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, %struct.atomic_t, %struct.atomic_t, %struct.anon.95, i8, ptr, %struct.amdgpu_mode_info, %struct.work_struct, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i64, i32, [28 x ptr], i8, [3 x %struct.amdgpu_sa_manager], [9 x [3 x %struct.amdgpu_sched]], %struct.amdgpu_irq, %struct.amd_powerplay, i8, %struct.smu_context, %struct.amdgpu_pm, i32, i32, %struct.amdgpu_nbio, %struct.amdgpu_hdp, %struct.amdgpu_smuio, %struct.amdgpu_mmhub, %struct.amdgpu_gfxhub, %struct.amdgpu_gfx, %struct.amdgpu_sdma, %struct.amdgpu_uvd, %struct.amdgpu_vce, %struct.amdgpu_vcn, %struct.amdgpu_jpeg, %struct.amdgpu_firmware, %struct.psp_context, %struct.amdgpu_gds, %struct.amdgpu_kfd_dev, %struct.amdgpu_umc, %struct.amdgpu_display_manager, i8, %struct.amdgpu_mes, %struct.amdgpu_df, %struct.amdgpu_mca, [16 x %struct.amdgpu_ip_block], i32, i32, %struct.mutex, [128 x %struct.hlist_head], %struct.atomic64_t, %struct.atomic64_t, %struct.atomic64_t, [31 x [10 x ptr]], %struct.delayed_work, %struct.amdgpu_virt, %struct.list_head, %struct.mutex, i8, [64 x i8], i8, i8, i8, i8, %struct.atomic_t, i32, %struct.rw_semaphore, %struct.amdgpu_doorbell_index, %struct.mutex, i32, %struct.work_struct, %struct.list_head, i32, i32, i32, i32, i64, [4 x i64], i8, i8, i8, i8, i8, i8, [16 x i8], [64 x i8], [20 x i8], %struct.atomic_t, %struct.ratelimit_state, i32, i32, i8, ptr, i32, ptr, [31 x [10 x i32]], i8 }
%struct.drm_device = type { i32, %struct.kref, ptr, %struct.anon.78, ptr, ptr, ptr, ptr, i8, ptr, i32, i8, ptr, ptr, %struct.mutex, %struct.mutex, %struct.atomic_t, %struct.mutex, %struct.list_head, %struct.list_head, %struct.mutex, %struct.list_head, i8, ptr, %struct.spinlock, %struct.spinlock, i32, %struct.list_head, %struct.spinlock, i32, %struct.drm_mode_config, %struct.mutex, %struct.idr, ptr, ptr, i32, ptr, %struct.list_head, ptr, %struct.list_head, %struct.mutex, %struct.idr, %struct.list_head, %struct.drm_open_hash, %struct.list_head, ptr, i32, i32, %struct.spinlock, i32, %struct.atomic_t, %struct.anon.89, ptr, i32, ptr, i8, i32 }
%struct.kref = type { %struct.refcount_struct }
%struct.refcount_struct = type { %struct.atomic_t }
%struct.anon.78 = type { %struct.list_head, ptr, %struct.spinlock }
%struct.drm_mode_config = type { %struct.mutex, %struct.drm_modeset_lock, ptr, %struct.mutex, %struct.idr, %struct.idr, %struct.mutex, i32, %struct.list_head, %struct.spinlock, i32, %struct.ida, %struct.list_head, %struct.llist_head, %struct.work_struct, i32, %struct.list_head, i32, %struct.list_head, i32, %struct.list_head, %struct.list_head, %struct.list_head, i32, i32, i32, i32, ptr, i32, i8, i8, i8, %struct.delayed_work, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, i8, i8, i8, i8, i8, i8, ptr, i32, i32, ptr, ptr }
%struct.drm_modeset_lock = type { %struct.ww_mutex, %struct.list_head }
%struct.ww_mutex = type { %struct.mutex, ptr, ptr }
%struct.ida = type { %struct.xarray }
%struct.xarray = type { %struct.spinlock, i32, ptr }
%struct.llist_head = type { ptr }
%struct.idr = type { %struct.xarray, i32, i32 }
%struct.drm_open_hash = type { ptr, i8 }
%struct.anon.89 = type { i32, ptr }
%struct.amdgpu_acp = type { ptr, ptr, ptr, ptr, ptr, ptr }
%struct.notifier_block = type { ptr, ptr, i32 }
%struct.debugfs_blob_wrapper = type { ptr, i32 }
%struct.dev_pm_domain = type { %struct.dev_pm_ops, ptr, ptr, ptr, ptr, ptr }
%struct.dev_pm_ops = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.amdgpu_mmio_remap = type { i32, i32 }
%struct.amdgpu_doorbell = type { i32, i32, ptr, i32 }
%struct.amdgpu_clock = type { [3 x %struct.amdgpu_pll], %struct.amdgpu_pll, %struct.amdgpu_pll, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_pll = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_gmc = type { i32, i32, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i64, i32, i64, i32, i64, ptr, i32, %struct.amdgpu_irq_src, i32, i8, i32, i8, i32, i64, i64, i64, i64, %struct.spinlock, i8, ptr, %struct.atomic_t, [256 x %struct.amdgpu_gmc_fault], [256 x %struct.anon.94], i8, i8, ptr, %struct.amdgpu_xgmi, %struct.amdgpu_irq_src, i32, i32, i32, ptr, ptr }
%struct.amdgpu_gmc_fault = type { i56, %struct.atomic64_t }
%struct.anon.94 = type { i8, [7 x i8] }
%struct.amdgpu_xgmi = type { i64, i64, i64, i32, i32, %struct.list_head, i8, ptr, i8, i8, ptr }
%struct.amdgpu_gart = type { ptr, ptr, i32, i32, i32, i8, i64 }
%struct.amdgpu_vm_manager = type { [3 x %struct.amdgpu_vmid_mgr], i32, i8, i64, [28 x i32], i64, i32, i32, i32, i32, i64, ptr, [28 x ptr], i32, ptr, %struct.spinlock, %struct.atomic_t, i32, %struct.xarray }
%struct.amdgpu_vmid_mgr = type { %struct.mutex, i32, %struct.list_head, [16 x %struct.amdgpu_vmid], %struct.atomic_t }
%struct.amdgpu_vmid = type { %struct.list_head, %struct.amdgpu_sync, ptr, i64, i64, ptr, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_sync = type { [16 x %struct.hlist_head], ptr }
%struct.hlist_head = type { ptr }
%struct.amdgpu_vmhub = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr }
%struct.amdgpu_mman = type { %struct.ttm_device, i8, ptr, ptr, ptr, i8, %struct.mutex, %struct.drm_sched_entity, %struct.amdgpu_vram_mgr, %struct.amdgpu_gtt_mgr, %struct.amdgpu_preempt_mgr, i64, ptr, i64, ptr, i8, ptr, i64, i64, ptr, i32, ptr, i64, i64, ptr, ptr }
%struct.ttm_device = type { %struct.list_head, ptr, %struct.ttm_resource_manager, [8 x ptr], ptr, %struct.ttm_pool, %struct.spinlock, %struct.list_head, %struct.list_head, ptr, %struct.delayed_work }
%struct.ttm_resource_manager = type { i8, i8, i64, ptr, %struct.spinlock, [4 x %struct.list_head], ptr }
%struct.ttm_pool = type { ptr, i8, i8, [3 x %struct.anon.90] }
%struct.anon.90 = type { [12 x %struct.ttm_pool_type] }
%struct.ttm_pool_type = type { ptr, i32, i32, %struct.list_head, %struct.spinlock, %struct.list_head }
%struct.drm_sched_entity = type { %struct.list_head, ptr, ptr, i32, i32, %struct.spinlock, %struct.spsc_queue, %struct.atomic_t, i64, ptr, %struct.dma_fence_cb, ptr, ptr, ptr, i8, %struct.completion }
%struct.spsc_queue = type { ptr, %struct.atomic_t, %struct.atomic_t }
%struct.dma_fence_cb = type { %struct.list_head, ptr }
%struct.completion = type { i32, %struct.swait_queue_head }
%struct.swait_queue_head = type { %struct.raw_spinlock, %struct.list_head }
%struct.amdgpu_vram_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.list_head, %struct.list_head, %struct.atomic64_t, %struct.atomic64_t }
%struct.drm_mm = type { ptr, %struct.list_head, %struct.drm_mm_node, %struct.rb_root_cached, %struct.rb_root_cached, %struct.rb_root, i32 }
%struct.drm_mm_node = type { i32, i64, i64, ptr, %struct.list_head, %struct.list_head, %struct.rb_node, %struct.rb_node, %struct.rb_node, i64, i64, i64, i32, i32 }
%struct.rb_node = type { i32, ptr, ptr }
%struct.rb_root_cached = type { %struct.rb_root, ptr }
%struct.rb_root = type { ptr }
%struct.amdgpu_gtt_mgr = type { %struct.ttm_resource_manager, %struct.drm_mm, %struct.spinlock, %struct.atomic64_t }
%struct.amdgpu_preempt_mgr = type { %struct.ttm_resource_manager, %struct.atomic64_t }
%struct.amdgpu_vram_scratch = type { ptr, ptr, i64 }
%struct.amdgpu_wb = type { ptr, ptr, i64, i32, [8 x i32] }
%struct.anon.95 = type { %struct.spinlock, i64, i64, i64, i32 }
%struct.amdgpu_mode_info = type { ptr, ptr, i8, [6 x ptr], [6 x ptr], [9 x ptr], ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i32, i32, ptr, i8, %struct.amdgpu_audio, i32, i32, i32, i32, ptr, ptr }
%struct.amdgpu_audio = type { i8, [9 x %struct.amdgpu_audio_pin], i32 }
%struct.amdgpu_audio_pin = type { i32, i32, i32, i8, i8, i32, i8, i32 }
%struct.amdgpu_sa_manager = type { %struct.wait_queue_head, ptr, ptr, [32 x %struct.list_head], %struct.list_head, i32, i64, ptr, i32, i32 }
%struct.wait_queue_head = type { %struct.spinlock, %struct.list_head }
%struct.amdgpu_sched = type { i32, [8 x ptr] }
%struct.amdgpu_irq = type { i8, i32, %struct.spinlock, [32 x %struct.amdgpu_irq_client], i8, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, %struct.amdgpu_ih_ring, ptr, %struct.work_struct, %struct.work_struct, %struct.work_struct, %struct.amdgpu_irq_src, ptr, [256 x i32], i32 }
%struct.amdgpu_irq_client = type { ptr }
%struct.amdgpu_ih_ring = type { i32, i32, i32, i8, i8, ptr, ptr, i64, i64, ptr, i64, ptr, i8, i32, %struct.amdgpu_ih_regs, %struct.wait_queue_head, i64 }
%struct.amdgpu_ih_regs = type { i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amd_powerplay = type { ptr, ptr }
%struct.amdgpu_pm = type { %struct.mutex, i32, i32, i32, i32, ptr, i8, i32, ptr, i8, i8, i8, i8, i8, i8, %struct.amdgpu_dpm, ptr, i32, i32, i32, %struct.amd_pp_display_configuration, i32, ptr, i8, i32, %struct.i2c_adapter, %struct.mutex, %struct.list_head, [14 x %struct.atomic_t], i32 }
%struct.amdgpu_dpm = type { ptr, i32, ptr, ptr, ptr, ptr, i32, [6 x %struct.amd_vce_state], i32, i32, i32, i32, i32, i32, i32, i32, ptr, i32, i32, i32, i32, %struct.amdgpu_dpm_dynamic_state, %struct.amdgpu_dpm_fan, i32, i32, i32, i32, i32, i16, i32, i16, i8, i8, i8, i8, %struct.amdgpu_dpm_thermal, i32 }
%struct.amd_vce_state = type { i32, i32, i32, i32, i8, i8 }
%struct.amdgpu_dpm_dynamic_state = type { %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_uvd_clock_voltage_dependency_table, %struct.amdgpu_vce_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_voltage_dependency_table, %struct.amdgpu_clock_array, %struct.amdgpu_clock_array, %struct.amdgpu_clock_and_voltage_limits, %struct.amdgpu_clock_and_voltage_limits, i32, i32, i16, i16, %struct.amdgpu_cac_leakage_table, %struct.amdgpu_phase_shedding_limits_table, ptr, ptr }
%struct.amdgpu_uvd_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_vce_clock_voltage_dependency_table = type { i8, ptr }
%struct.amdgpu_clock_voltage_dependency_table = type { i32, ptr }
%struct.amdgpu_clock_array = type { i32, ptr }
%struct.amdgpu_clock_and_voltage_limits = type { i32, i32, i16, i16 }
%struct.amdgpu_cac_leakage_table = type { i32, ptr }
%struct.amdgpu_phase_shedding_limits_table = type { i32, ptr }
%struct.amdgpu_dpm_fan = type { i16, i16, i16, i16, i16, i16, i8, i32, i16, i8, i16, i16, i16, i8 }
%struct.amdgpu_dpm_thermal = type { %struct.work_struct, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, %struct.amdgpu_irq_src }
%struct.amd_pp_display_configuration = type { i8, i8, i8, i32, i32, i32, i32, i32, i32, i32, i32, [32 x %struct.single_display_configuration], i32, i32, i8, i32, i32, i8, i32, i32, i32, i32 }
%struct.single_display_configuration = type { i32, i32, i32, i32, i8, i8, i8, i8, i32, i32, i32, i32, i32, i32 }
%struct.i2c_adapter = type { ptr, i32, ptr, ptr, ptr, %struct.rt_mutex, %struct.rt_mutex, i32, i32, %struct.device, i32, i32, [48 x i8], %struct.completion, %struct.mutex, %struct.list_head, ptr, ptr, ptr, ptr }
%struct.rt_mutex = type { %struct.rt_mutex_base, %struct.lockdep_map }
%struct.rt_mutex_base = type { %struct.raw_spinlock, %struct.rb_root_cached, ptr }
%struct.device = type { %struct.kobject, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, %struct.mutex, %struct.mutex, %struct.dev_links_info, %struct.dev_pm_info, ptr, ptr, ptr, %struct.dev_msi_info, ptr, ptr, i64, i64, ptr, ptr, %struct.list_head, ptr, ptr, %struct.dev_archdata, ptr, ptr, i32, i32, %struct.spinlock, %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i8 }
%struct.kobject = type { ptr, %struct.list_head, ptr, ptr, ptr, ptr, %struct.kref, %struct.delayed_work, i8 }
%struct.dev_links_info = type { %struct.list_head, %struct.list_head, %struct.list_head, i32 }
%struct.dev_pm_info = type { %struct.pm_message, i16, i32, %struct.spinlock, %struct.list_head, %struct.completion, ptr, i8, %struct.hrtimer, i64, %struct.work_struct, %struct.wait_queue_head, ptr, %struct.atomic_t, %struct.atomic_t, i16, i32, i32, i32, i32, i32, i32, i64, i64, i64, i64, ptr, ptr, ptr }
%struct.pm_message = type { i32 }
%struct.hrtimer = type { %struct.timerqueue_node, i64, ptr, ptr, i8, i8, i8, i8 }
%struct.timerqueue_node = type { %struct.rb_node, i64 }
%struct.dev_msi_info = type { ptr, ptr }
%struct.dev_archdata = type { ptr, i8 }
%struct.amdgpu_nbio = type { ptr, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, ptr, ptr, ptr }
%struct.amdgpu_hdp = type { ptr, ptr, ptr }
%struct.amdgpu_smuio = type { ptr }
%struct.amdgpu_mmhub = type { ptr, ptr, ptr }
%struct.amdgpu_gfxhub = type { ptr }
%struct.amdgpu_gfx = type { %struct.mutex, %struct.amdgpu_gfx_config, %struct.amdgpu_rlc, %struct.amdgpu_pfp, %struct.amdgpu_ce, %struct.amdgpu_me, %struct.amdgpu_mec, %struct.amdgpu_kiq, %struct.amdgpu_scratch, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_ring], i32, [8 x %struct.amdgpu_ring], i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.sq_work, i32, i32, %struct.amdgpu_cu_info, ptr, i32, i32, i8, %struct.mutex, i32, %struct.delayed_work, %struct.mutex, [4 x i32], ptr, ptr }
%struct.amdgpu_gfx_config = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [32 x i32], [16 x i32], %struct.gb_addr_config, [4 x [2 x %struct.amdgpu_rb_config]], i32, i32, i32, i32, i32, i64 }
%struct.gb_addr_config = type { i16, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rb_config = type { i32, i32, i32, i32 }
%struct.amdgpu_rlc = type { ptr, i64, ptr, ptr, i32, ptr, i64, ptr, ptr, i32, ptr, i64, ptr, i32, i8, ptr, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, ptr, ptr, ptr, ptr, ptr, ptr, ptr, i8, ptr, i64, ptr, ptr, i64, ptr }
%struct.amdgpu_pfp = type { ptr, i64, ptr }
%struct.amdgpu_ce = type { ptr, i64, ptr }
%struct.amdgpu_me = type { ptr, i64, ptr, i32, i32, i32, [2 x ptr], [4 x i32] }
%struct.amdgpu_mec = type { ptr, i64, ptr, i64, i32, i32, i32, [9 x ptr], [4 x i32] }
%struct.amdgpu_kiq = type { i64, ptr, %struct.spinlock, %struct.amdgpu_ring, %struct.amdgpu_irq_src, ptr }
%struct.amdgpu_ring = type { ptr, ptr, %struct.amdgpu_fence_driver, %struct.drm_gpu_scheduler, ptr, ptr, i32, i64, i64, i32, i32, i32, i64, i64, i32, i32, i32, i32, i32, ptr, i64, ptr, i64, i32, i8, i8, i32, i32, i64, [16 x i8], i32, i32, i64, ptr, i32, i64, ptr, i32, ptr, i8, i8, i32 }
%struct.amdgpu_fence_driver = type { i64, ptr, i32, %struct.atomic_t, i8, ptr, i32, %struct.timer_list, i32, %struct.spinlock, ptr }
%struct.timer_list = type { %struct.hlist_node, i32, ptr, i32, %struct.lockdep_map }
%struct.drm_gpu_scheduler = type { ptr, i32, i32, ptr, [4 x %struct.drm_sched_rq], %struct.wait_queue_head, %struct.wait_queue_head, %struct.atomic_t, %struct.atomic64_t, ptr, %struct.delayed_work, ptr, %struct.list_head, %struct.spinlock, i32, ptr, %struct.atomic_t, i8, i8 }
%struct.drm_sched_rq = type { %struct.spinlock, ptr, %struct.list_head, ptr }
%struct.amdgpu_scratch = type { i32, i32, i32 }
%struct.sq_work = type { %struct.work_struct, i32 }
%struct.amdgpu_cu_info = type { i32, i32, i32, i32, i32, i32, i32, [4 x [4 x i32]], [4 x [4 x i32]] }
%struct.amdgpu_sdma = type { [8 x %struct.amdgpu_sdma_instance], %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, i32, i32, i8, ptr, ptr }
%struct.amdgpu_sdma_instance = type { ptr, i32, i32, %struct.amdgpu_ring, %struct.amdgpu_ring, i8 }
%struct.amdgpu_uvd = type { ptr, i32, i32, i32, i8, i8, i8, [2 x %struct.amdgpu_uvd_inst], [40 x ptr], [40 x %struct.atomic_t], %struct.drm_sched_entity, %struct.delayed_work, i32, i32, i32, ptr }
%struct.amdgpu_uvd_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [2 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32 }
%struct.amdgpu_vce = type { ptr, i64, ptr, ptr, i32, i32, [16 x %struct.atomic_t], [16 x ptr], [16 x i32], %struct.delayed_work, %struct.mutex, ptr, [3 x %struct.amdgpu_ring], %struct.amdgpu_irq_src, i32, %struct.drm_sched_entity, i32, i32 }
%struct.amdgpu_vcn = type { i32, %struct.delayed_work, ptr, i32, i32, i8, i8, [2 x %struct.amdgpu_vcn_inst], [2 x i8], %struct.amdgpu_vcn_reg, %struct.mutex, %struct.mutex, %struct.atomic_t, i32, ptr }
%struct.amdgpu_vcn_inst = type { ptr, ptr, i64, ptr, %struct.amdgpu_ring, [3 x %struct.amdgpu_ring], %struct.atomic_t, %struct.amdgpu_irq_src, %struct.amdgpu_vcn_reg, ptr, %struct.dpg_pause_state, ptr, i64, ptr, %struct.atomic_t, ptr, i64 }
%struct.dpg_pause_state = type { i32, i32 }
%struct.amdgpu_vcn_reg = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.amdgpu_jpeg = type { i8, [2 x %struct.amdgpu_jpeg_inst], %struct.amdgpu_jpeg_reg, i32, %struct.delayed_work, i32, %struct.mutex, %struct.atomic_t }
%struct.amdgpu_jpeg_inst = type { %struct.amdgpu_ring, %struct.amdgpu_irq_src, %struct.amdgpu_jpeg_reg }
%struct.amdgpu_jpeg_reg = type { i32 }
%struct.amdgpu_firmware = type { [35 x %struct.amdgpu_firmware_info], i32, ptr, i32, i32, ptr, ptr, %struct.mutex, ptr, ptr, i64 }
%struct.amdgpu_firmware_info = type { i32, ptr, i64, ptr, i32, i32, i32 }
%struct.psp_context = type { ptr, %struct.psp_ring, ptr, ptr, ptr, i64, ptr, ptr, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, %struct.psp_bin_desc, ptr, i64, ptr, ptr, ptr, i64, ptr, ptr, i64, ptr, %struct.atomic_t, i8, i8, ptr, i32, %struct.ta_context, %struct.psp_xgmi_context, %struct.psp_ras_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.ta_cp_context, %struct.mutex, %struct.psp_memory_training_context, i32 }
%struct.psp_ring = type { i32, ptr, i64, ptr, i32, i32 }
%struct.psp_bin_desc = type { i32, i32, i32, ptr }
%struct.ta_context = type { i8, i32, %struct.ta_mem_context, %struct.psp_bin_desc, i32 }
%struct.ta_mem_context = type { ptr, i64, ptr, i32 }
%struct.psp_xgmi_context = type { %struct.ta_context, %struct.psp_xgmi_topology_info, i8 }
%struct.psp_xgmi_topology_info = type { i32, [64 x %struct.psp_xgmi_node_info] }
%struct.psp_xgmi_node_info = type { i64, i8, i8, i32, i8 }
%struct.psp_ras_context = type { %struct.ta_context, ptr }
%struct.ta_cp_context = type { %struct.ta_context, %struct.mutex }
%struct.psp_memory_training_context = type { i64, ptr, i64, i64, ptr, i32, i32, i8 }
%struct.amdgpu_gds = type { i32, i32, i32, i32 }
%struct.amdgpu_kfd_dev = type { ptr, i64, i8 }
%struct.amdgpu_umc = type { i32, i32, i32, i32, ptr, ptr, ptr, ptr }
%struct.amdgpu_display_manager = type { ptr, ptr, ptr, [5 x ptr], [5 x i8], ptr, ptr, ptr, i64, ptr, i32, ptr, ptr, ptr, i16, %struct.drm_private_obj, %struct.mutex, %struct.mutex, ptr, i8, [99 x %struct.list_head], [99 x %struct.list_head], [7 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [6 x %struct.common_irq_params], [1 x %struct.common_irq_params], [1 x %struct.common_irq_params], %struct.spinlock, [2 x ptr], [2 x ptr], i8, [2 x %struct.amdgpu_dm_backlight_caps], ptr, ptr, ptr, ptr, %struct.dm_compressor_info, ptr, i32, ptr, ptr, [6 x %struct.amdgpu_encoder], i8, i8, i8, %struct.list_head, %struct.completion, ptr, [2 x i32] }
%struct.drm_private_obj = type { %struct.list_head, %struct.drm_modeset_lock, ptr, ptr }
%struct.common_irq_params = type { ptr, i32, %struct.atomic64_t }
%struct.amdgpu_dm_backlight_caps = type { ptr, i32, i32, i32, i32, i8, i8 }
%struct.dm_compressor_info = type { ptr, ptr, i64 }
%struct.amdgpu_encoder = type { %struct.drm_encoder, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %struct.drm_display_mode, ptr, i32, i8, i16 }
%struct.drm_encoder = type { ptr, %struct.list_head, %struct.drm_mode_object, ptr, i32, i32, i32, i32, ptr, %struct.list_head, ptr, ptr }
%struct.drm_mode_object = type { i32, i32, ptr, %struct.kref, ptr }
%struct.drm_display_mode = type { i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i32, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, %struct.list_head, [32 x i8], i32, i32 }
%struct.amdgpu_mes = type { ptr, i32, i32, i32, i64, i64, %struct.amdgpu_ring, ptr, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i64, ptr, i64, ptr, i32, i32, [8 x i32], [2 x i32], [2 x i32], [5 x i32], i32, i64, ptr, i32, i64, ptr, ptr }
%struct.amdgpu_df = type { %struct.amdgpu_df_hash_status, ptr }
%struct.amdgpu_df_hash_status = type { i8, i8, i8 }
%struct.amdgpu_mca = type { ptr, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras, %struct.amdgpu_mca_ras }
%struct.amdgpu_mca_ras = type { ptr, ptr }
%struct.amdgpu_ip_block = type { %struct.amdgpu_ip_block_status, ptr }
%struct.amdgpu_ip_block_status = type { i8, i8, i8, i8, i8 }
%struct.delayed_work = type { %struct.work_struct, %struct.timer_list, ptr, i32 }
%struct.amdgpu_virt = type { i32, ptr, ptr, i8, i32, %struct.amdgpu_irq_src, %struct.amdgpu_irq_src, %struct.work_struct, %struct.amdgpu_mm_table, ptr, %struct.amdgpu_vf_error_buffer, %struct.amdgpu_virt_fw_reserve, i32, i32, i32, i8, ptr, i8, i32, %struct.delayed_work, i32, i8, i32, i32, i32, i32 }
%struct.amdgpu_mm_table = type { ptr, ptr, i64 }
%struct.amdgpu_vf_error_buffer = type { %struct.mutex, i32, i32, [16 x i16], [16 x i16], [16 x i64] }
%struct.amdgpu_virt_fw_reserve = type { ptr, ptr, i32 }
%struct.rw_semaphore = type { %struct.atomic_t, %struct.atomic_t, %struct.optimistic_spin_queue, %struct.raw_spinlock, %struct.list_head, ptr, %struct.lockdep_map }
%struct.amdgpu_doorbell_index = type { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, [8 x i32], i32, i32, %union.anon.106, i32, i32, i32, i32 }
%union.anon.106 = type { %struct.anon.108 }
%struct.anon.108 = type { i32, i32, i32, i32, i32, i32, i32, i32 }
%struct.ratelimit_state = type { %struct.raw_spinlock, i32, i32, i32, i32, i32, i32 }
%struct.smu_11_0_dpm_table = type { i32, i32, i32, i8, [16 x %struct.smu_11_0_dpm_clk_level] }
%struct.smu_11_0_dpm_clk_level = type { i8, i32 }
%struct.smu_11_0_dpm_tables = type { %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_dpm_table, %struct.smu_11_0_pcie_table }
%struct.smu_11_0_pcie_table = type { [2 x i8], [2 x i8] }
%struct.DpmDescriptor_t = type { i8, i8, i8, i8, %struct.LinearInt_t, %struct.QuadraticInt_t, i16, i16 }
%struct.LinearInt_t = type { i32, i32 }
%struct.QuadraticInt_t = type { i32, i32, i32 }
%struct.smu_11_0_7_overdrive_table = type { i8, [3 x i8], i32, i32, [32 x i8], [64 x i32], [64 x i32], [32 x i16] }
%struct.OverDriveTable_t = type { i16, i16, %struct.QuadraticInt_t, i16, i16, i16, i16, i16, i16, i16, i16, [6 x i8], [6 x i8], i16, i16, i8, i8, i8, [1 x i8] }
%struct.DpmActivityMonitorCoeffIntExternal_t = type { %struct.DpmActivityMonitorCoeffInt_t, [8 x i32] }
%struct.DpmActivityMonitorCoeffInt_t = type { i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i8, i8, i8, i8, i8, i8, i16, i16, i16, i32, i32, i32, i32, i32, i32, i8, i8, i16 }
%struct.SmuMetrics_V2_t = type { [13 x i32], i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, [20 x i8], i8, i8, i16, [4 x i8], [4 x i8], [4 x i8], i32, i16, i16, i16, i16, i16, i8, i8, i16, i16 }
%struct.pp_display_clock_request = type { i32, i32 }
%struct.SmuMetrics_t = type { [13 x i32], i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i8, i8, i16, [4 x i8], [4 x i8], [4 x i8], i32, i16, i16, i16, i16, i16, i8, i8, i16, i16 }
%struct.pp_smu_wm_range_sets = type { i32, [4 x %struct.pp_smu_wm_set_range], i32, [4 x %struct.pp_smu_wm_set_range] }
%struct.pp_smu_wm_set_range = type { i16, i16, i16, i16, i8, i8 }
%struct.WatermarkRowGeneric_t = type { i16, i16, i16, i16, i8, i8, [2 x i8] }
%struct.smu_11_0_7_powerplay_table = type <{ %struct.atom_common_table_header, i8, i16, i32, i32, i16, i32, i8, i16, i16, i16, i16, [8 x i16], %struct.smu_11_0_7_power_saving_clock_table, %struct.smu_11_0_7_overdrive_table, %struct.PPTable_t }>
%struct.atom_common_table_header = type { i16, i8, i8 }
%struct.smu_11_0_7_power_saving_clock_table = type { i8, [3 x i8], i32, [16 x i32], [16 x i32] }
%struct.PPTable_t = type { i32, [2 x i32], [4 x i16], [4 x i16], [4 x i16], [4 x i16], [2 x i16], [2 x i16], [10 x i16], i32, i8, [3 x i8], i32, [2 x i16], [2 x i16], i32, [5 x i16], i16, i32, i32, i16, i16, i16, i16, i16, i16, i8, [3 x i8], i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, [13 x %struct.DpmDescriptor_t], [16 x i16], [8 x i16], [8 x i16], [8 x i16], [4 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], i32, [5 x %struct.DroopInt_t], [13 x i32], [4 x i8], i16, i16, [2 x i16], [2 x i16], [4 x i16], [4 x i16], i16, i16, i16, i8, i8, i8, i8, i8, [1 x i8], i32, [4 x i32], i16, i16, i16, i16, i16, i16, i32, i16, i16, [5 x i32], [16 x i16], i8, [3 x i8], [4 x i8], %struct.UclkDpmChangeRange_t, %struct.UclkDpmChangeRange_t, i16, i16, [2 x i8], [2 x i8], [2 x i16], i16, i16, [10 x i16], i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, [2 x i8], i8, i8, [2 x %struct.QuadraticInt_t], %struct.DroopInt_t, %struct.DroopInt_t, %struct.DroopInt_t, [2 x %struct.LinearInt_t], %struct.PiecewiseLinearDroopInt_t, [2 x %struct.QuadraticInt_t], [2 x i16], [2 x i8], [2 x i8], [2 x i16], [2 x i16], [2 x i16], [2 x i8], [2 x i8], i32, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, i8, i8, i16, i16, i16, i32, i32, i32, i32, i16, i16, [8 x i32], [6 x i32], [16 x %struct.I2cControllerConfig_t], i8, i8, i8, [1 x i8], i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, [2 x i8], i8, i8, i16, i8, i8, i16, i16, i16, i8, i8, i16, i32, i8, [3 x i8], i16, i16, [4 x i8], [4 x i8], [4 x i16], [4 x i16], i8, i8, [2 x i8], [16 x i8], [11 x i32], [8 x i32] }
%struct.UclkDpmChangeRange_t = type { i16, i16 }
%struct.DroopInt_t = type { i32, i32, i32 }
%struct.PiecewiseLinearDroopInt_t = type { [5 x i32], [5 x i32] }
%struct.I2cControllerConfig_t = type { i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.smu_11_0_max_sustainable_clocks = type { i32, i32, i32, i32, i32, i32 }
%struct.pci_dev = type <{ %struct.list_head, ptr, ptr, ptr, ptr, ptr, i32, i16, i16, i16, i16, i32, i8, i8, i16, ptr, ptr, ptr, i32, i8, i8, i8, i8, i8, i8, i16, ptr, ptr, i64, %struct.device_dma_parameters, i32, i8, i8, i24, [2 x i8], i32, i32, ptr, i8, i8, i16, i8, [3 x i8], i32, %struct.device, i32, i32, [17 x %struct.resource], i8, [5 x i8], i16, %struct.atomic_t, [16 x i32], %struct.hlist_head, i32, [17 x ptr], [17 x ptr], i8, i8, [2 x i8], ptr, %struct.raw_spinlock, %struct.pci_vpd, i16, i8, i8, %union.anon.88, i16, i8, i8, i16, [2 x i8], i32, i8, i8, i16, i16, i16, i32, i32, ptr, i32, [7 x i8], i8 }>
%struct.device_dma_parameters = type { i32, i32, i32 }
%struct.resource = type { i32, i32, ptr, i32, i32, ptr, ptr, ptr }
%struct.pci_vpd = type { %struct.mutex, i32, i8 }
%union.anon.88 = type { ptr }
%struct.atom_smc_dpm_info_v4_9 = type { %struct.atom_common_table_header, [16 x %struct.smudpm_i2c_controller_config_v3], i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, [2 x i8], i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, i32, i8, [3 x i8], i16, i16, [4 x i8], [4 x i8], [4 x i16], [4 x i16], [16 x i32] }
%struct.smudpm_i2c_controller_config_v3 = type { i8, i8, i8, i8, i8, i8, i8, i8 }
%struct.amdgpu_rlc_funcs = type { ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr, ptr }
%struct.SmuMetricsExternal_t = type { %union.anon.113, [1 x i32], [8 x i32] }
%union.anon.113 = type { %struct.SmuMetrics_V2_t }
%struct.gpu_metrics_v1_3 = type { %struct.metrics_table_header, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i64, i64, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i32, i16, i16, i16, i16, i32, i32, [4 x i16], i64, i16, i16, i16, i16, i64 }
%struct.metrics_table_header = type { i16, i8, i8 }
%struct.PPTable_beige_goby_t = type { i32, [2 x i32], [4 x i16], [4 x i16], [4 x i16], [4 x i16], [2 x i16], [2 x i16], [10 x i16], i32, i8, [3 x i8], i32, [2 x i16], [2 x i16], i32, [5 x i16], i16, i32, i32, i16, i16, i16, i16, i16, i16, i8, [3 x i8], i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, [13 x %struct.DpmDescriptor_t], [16 x i16], [8 x i16], [8 x i16], [8 x i16], [4 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], [8 x i16], i32, [5 x %struct.DroopInt_t], [13 x i32], [4 x i8], i16, i16, [2 x i16], [2 x i16], [4 x i16], [4 x i16], i16, i16, i16, i8, i8, i8, i8, i8, [1 x i8], i32, [4 x i32], i16, i16, i16, i16, i16, i16, i32, i16, i16, [5 x i32], [16 x i16], i8, [3 x i8], [4 x i8], %struct.UclkDpmChangeRange_t, %struct.UclkDpmChangeRange_t, i16, i16, [2 x i8], [2 x i8], [2 x i16], i16, i16, [10 x i16], i16, i16, i16, i16, i16, i16, i16, i16, i8, i8, i8, i8, i16, i16, i16, i16, [2 x i8], i8, i8, [2 x %struct.QuadraticInt_t], %struct.DroopInt_t, %struct.DroopInt_t, %struct.DroopInt_t, [2 x %struct.LinearInt_t], %struct.PiecewiseLinearDroopInt_t, [2 x %struct.QuadraticInt_t], [2 x i16], [2 x i8], [2 x i8], [2 x i16], [2 x i16], [2 x i16], [2 x i8], [2 x i8], i32, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, %struct.QuadraticInt_t, i8, i8, i16, i16, i16, i32, i32, i32, i32, i16, i16, [63 x i32], [6 x i32], [16 x %struct.I2cControllerConfig_t], i8, i8, i8, [1 x i8], i8, i8, i8, i8, i8, i8, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i16, i8, i8, i32, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, [2 x i8], i8, i8, i16, i8, i8, i16, i16, i16, i8, i8, i16, i32, i8, [3 x i8], i16, i16, [4 x i8], [4 x i8], [4 x i16], [4 x i16], i8, i8, [2 x i8], [16 x i8], [11 x i32], [8 x i32] }
%struct.SwI2cRequest_t = type { i8, i8, i8, i8, [24 x %struct.SwI2cCmd_t] }
%struct.SwI2cCmd_t = type { i8, i8 }
%struct.i2c_msg = type { i16, i16, i16, ptr }

@sienna_cichlid_ppt_funcs = internal constant { %struct.pptable_funcs, [124 x i8] } { %struct.pptable_funcs { ptr @sienna_cichlid_run_btc, ptr @sienna_cichlid_get_allowed_feature_mask, ptr null, ptr @sienna_cichlid_set_default_dpm_table, ptr null, ptr @sienna_cichlid_populate_umd_state_clk, ptr @sienna_cichlid_print_clk_levels, ptr @sienna_cichlid_force_clk_levels, ptr @sienna_cichlid_od_edit_dpm_table, ptr @smu_v11_0_restore_user_od_settings, ptr null, ptr null, ptr @sienna_cichlid_get_power_profile_mode, ptr @sienna_cichlid_set_power_profile_mode, ptr @sienna_cichlid_dpm_set_vcn_enable, ptr @sienna_cichlid_dpm_set_jpeg_enable, ptr @sienna_cichlid_read_sensor, ptr @sienna_cichlid_pre_display_config_changed, ptr @sienna_cichlid_display_config_changed, ptr null, ptr @sienna_cichlid_notify_smc_display_config, ptr @sienna_cichlid_is_dpm_running, ptr @smu_v11_0_get_fan_speed_pwm, ptr @sienna_cichlid_get_fan_speed_rpm, ptr @sienna_cichlid_set_watermarks_table, ptr @sienna_cichlid_get_thermal_temperature_range, ptr @sienna_cichlid_get_uclk_dpm_states, ptr @sienna_cichlid_set_default_od_settings, ptr @smu_v11_0_set_performance_level, ptr @sienna_cichlid_display_disable_memory_clock_switch, ptr @sienna_cichlid_dump_pptable, ptr @sienna_cichlid_get_power_limit, ptr null, ptr null, ptr null, ptr @sienna_cichlid_update_pcie_parameters, ptr @sienna_cichlid_i2c_control_init, ptr @sienna_cichlid_i2c_control_fini, ptr null, ptr null, ptr @smu_v11_0_init_microcode, ptr @smu_v11_0_load_microcode, ptr null, ptr @sienna_cichlid_init_smc_tables, ptr @smu_v11_0_fini_smc_tables, ptr @smu_v11_0_init_power, ptr @smu_v11_0_fini_power, ptr @smu_v11_0_check_fw_status, ptr @sienna_cichlid_set_mp1_state, ptr @sienna_cichlid_setup_pptable, ptr @smu_v11_0_get_vbios_bootup_values, ptr @smu_v11_0_check_fw_version, ptr null, ptr null, ptr @smu_cmn_write_pptable, ptr @smu_v11_0_set_driver_table_location, ptr @smu_v11_0_set_tool_table_location, ptr @smu_v11_0_notify_memory_pool_location, ptr @sienna_cichlid_system_features_control, ptr @smu_cmn_send_smc_msg_with_param, ptr @smu_cmn_send_smc_msg, ptr null, ptr @smu_v11_0_set_allowed_mask, ptr @smu_cmn_get_enabled_mask, ptr @smu_cmn_feature_is_enabled, ptr @smu_cmn_disable_all_features_with_exception, ptr null, ptr @smu_v11_0_set_power_limit, ptr @smu_v11_0_init_max_sustainable_clocks, ptr @smu_v11_0_enable_thermal_alert, ptr @smu_v11_0_disable_thermal_alert, ptr null, ptr @smu_v11_0_display_clock_voltage_request, ptr @smu_v11_0_get_fan_control_mode, ptr @smu_v11_0_set_fan_control_mode, ptr @smu_v11_0_set_fan_speed_pwm, ptr @smu_v11_0_set_fan_speed_rpm, ptr @smu_v11_0_set_xgmi_pstate, ptr @smu_v11_0_gfx_off_control, ptr null, ptr @smu_v11_0_register_irq_handler, ptr @smu_v11_0_set_azalia_d3_pme, ptr @smu_v11_0_get_max_sustainable_clocks_by_dc, ptr @smu_v11_0_baco_is_support, ptr @smu_v11_0_baco_get_state, ptr @smu_v11_0_baco_set_state, ptr @sienna_cichlid_baco_enter, ptr @sienna_cichlid_baco_exit, ptr @sienna_cichlid_is_mode1_reset_supported, ptr null, ptr @smu_v11_0_mode1_reset, ptr null, ptr @sienna_cichlid_get_dpm_ultimate_freq, ptr @smu_v11_0_set_soft_freq_limited_range, ptr @smu_v11_0_set_power_source, ptr null, ptr @smu_cmn_get_pp_feature_mask, ptr @smu_cmn_set_pp_feature_mask, ptr @sienna_cichlid_get_gpu_metrics, ptr @sienna_cichlid_enable_mgpu_fan_boost, ptr @smu_v11_0_gfx_ulv_control, ptr @smu_v11_0_deep_sleep_control, ptr @sienna_cichlid_get_fan_parameters, ptr null, ptr @smu_v11_0_interrupt_work, ptr @sienna_cichlid_gpo_control, ptr null, ptr null, ptr null, ptr null, ptr null, ptr null, ptr @sienna_cichlid_stb_get_data_direct }, [124 x i8] zeroinitializer }, align 32
@sienna_cichlid_table_map = internal global { [15 x %struct.cmn2asic_mapping], [40 x i8] } { [15 x %struct.cmn2asic_mapping] [%struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 1 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 2 }, %struct.cmn2asic_mapping { i32 1, i32 3 }, %struct.cmn2asic_mapping { i32 1, i32 4 }, %struct.cmn2asic_mapping { i32 1, i32 5 }, %struct.cmn2asic_mapping { i32 1, i32 6 }, %struct.cmn2asic_mapping { i32 1, i32 7 }, %struct.cmn2asic_mapping { i32 1, i32 8 }, %struct.cmn2asic_mapping { i32 1, i32 9 }, %struct.cmn2asic_mapping { i32 1, i32 10 }, %struct.cmn2asic_mapping zeroinitializer], [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_pwr_src_map = internal global { [2 x %struct.cmn2asic_mapping], [16 x i8] } { [2 x %struct.cmn2asic_mapping] [%struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 1 }], [16 x i8] zeroinitializer }, align 32
@sienna_cichlid_workload_map = internal global { [7 x %struct.cmn2asic_mapping], [40 x i8] } { [7 x %struct.cmn2asic_mapping] [%struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 1 }, %struct.cmn2asic_mapping { i32 1, i32 2 }, %struct.cmn2asic_mapping { i32 1, i32 3 }, %struct.cmn2asic_mapping { i32 1, i32 4 }, %struct.cmn2asic_mapping { i32 1, i32 5 }, %struct.cmn2asic_mapping { i32 1, i32 6 }], [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_run_btc._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str, ptr @.str.1, ptr @.str.2, i32 2187, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: RunDcBtc failed!\0A\00", [38 x i8] zeroinitializer }, align 32
@.str.1 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"sienna_cichlid_run_btc\00", [41 x i8] zeroinitializer }, align 32
@.str.2 = internal constant { [66 x i8], [62 x i8] } { [66 x i8] c"drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c\00", [62 x i8] zeroinitializer }, align 32
@.str.3 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\013\00", [29 x i8] zeroinitializer }, align 32
@.str.4 = internal constant { [8 x i8], [24 x i8] } { [8 x i8] c"%s %s: \00", [24 x i8] zeroinitializer }, align 32
@sienna_cichlid_run_btc._entry_ptr = internal global ptr @sienna_cichlid_run_btc._entry, section ".printk_index", align 4
@amdgpu_aspm = external dso_local local_unnamed_addr global i32, align 4
@.str.5 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"%d: %uMhz %s\0A\00", [18 x i8] zeroinitializer }, align 32
@.str.6 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c"*\00", [30 x i8] zeroinitializer }, align 32
@.str.7 = internal constant { [1 x i8], [31 x i8] } zeroinitializer, align 32
@.str.8 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"%d: %s %s %dMhz %s\0A\00", [44 x i8] zeroinitializer }, align 32
@.str.9 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"2.5GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.10 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"5.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.11 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"8.0GT/s,\00", [23 x i8] zeroinitializer }, align 32
@.str.12 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"16.0GT/s,\00", [22 x i8] zeroinitializer }, align 32
@.str.13 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x1\00", [29 x i8] zeroinitializer }, align 32
@.str.14 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x2\00", [29 x i8] zeroinitializer }, align 32
@.str.15 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x4\00", [29 x i8] zeroinitializer }, align 32
@.str.16 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"x8\00", [29 x i8] zeroinitializer }, align 32
@.str.17 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x12\00", [28 x i8] zeroinitializer }, align 32
@.str.18 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"x16\00", [28 x i8] zeroinitializer }, align 32
@.str.19 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"OD_SCLK:\0A\00", [22 x i8] zeroinitializer }, align 32
@.str.20 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"0: %uMhz\0A1: %uMhz\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.21 = internal constant { [10 x i8], [22 x i8] } { [10 x i8] c"OD_MCLK:\0A\00", [22 x i8] zeroinitializer }, align 32
@.str.22 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"0: %uMhz\0A1: %uMHz\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.23 = internal constant { [19 x i8], [45 x i8] } { [19 x i8] c"OD_VDDGFX_OFFSET:\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.24 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"%dmV\0A\00", [26 x i8] zeroinitializer }, align 32
@.str.25 = internal constant { [5 x i8], [27 x i8] } { [5 x i8] c"%s:\0A\00", [27 x i8] zeroinitializer }, align 32
@.str.26 = internal constant { [9 x i8], [23 x i8] } { [9 x i8] c"OD_RANGE\00", [23 x i8] zeroinitializer }, align 32
@.str.27 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"SCLK: %7uMhz %10uMhz\0A\00", [42 x i8] zeroinitializer }, align 32
@.str.28 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"MCLK: %7uMhz %10uMhz\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_force_clk_levels._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.29, ptr @.str.30, ptr @.str.2, i32 1246, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.29 = internal constant { [61 x i8], [35 x i8] } { [61 x i8] c"amdgpu: Setting DCEFCLK min/max dpm level is not supported!\0A\00", [35 x i8] zeroinitializer }, align 32
@.str.30 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"sienna_cichlid_force_clk_levels\00", [32 x i8] zeroinitializer }, align 32
@.str.31 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\016\00", [29 x i8] zeroinitializer }, align 32
@sienna_cichlid_force_clk_levels._entry_ptr = internal global ptr @sienna_cichlid_force_clk_levels._entry, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.32, ptr @.str.33, ptr @.str.2, i32 2011, ptr @.str.34, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.32 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: OverDrive is not enabled!\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.33 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"sienna_cichlid_od_edit_dpm_table\00", [63 x i8] zeroinitializer }, align 32
@.str.34 = internal constant { [3 x i8], [29 x i8] } { [3 x i8] c"\014\00", [29 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.35 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.36, ptr @.str.33, ptr @.str.2, i32 2016, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.36 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: OD board limits are not set!\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.37 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.35, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.38 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.39, ptr @.str.33, ptr @.str.2, i32 2021, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.39 = internal constant { [46 x i8], [50 x i8] } { [46 x i8] c"amdgpu: Overdrive table was not initialized!\0A\00", [50 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.40 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.38, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.41 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.42, ptr @.str.33, ptr @.str.2, i32 2029, ptr @.str.34, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.42 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: GFXCLK_LIMITS not supported!\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.43 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.41, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.44 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.45, ptr @.str.33, ptr @.str.2, i32 2035, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.45 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: invalid number of input parameters %d\0A\00", [49 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.46 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.44, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.47 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.48, ptr @.str.33, ptr @.str.2, i32 2043, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.48 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"amdgpu: GfxclkFmin (%ld) must be <= GfxclkFmax (%u)!\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.49 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.47, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.50 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.51, ptr @.str.33, ptr @.str.2, i32 2054, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.51 = internal constant { [54 x i8], [42 x i8] } { [54 x i8] c"amdgpu: GfxclkFmax (%ld) must be >= GfxclkFmin (%u)!\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.52 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.50, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.53 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.54, ptr @.str.33, ptr @.str.2, i32 2063, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.54 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"amdgpu: Invalid SCLK_VDDC_TABLE index: %ld\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.55 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.53, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.56 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.57, ptr @.str.33, ptr @.str.2, i32 2064, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.57 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: Supported indices: [0:min,1:max]\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.58 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.56, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.59 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.60, ptr @.str.33, ptr @.str.2, i32 2079, ptr @.str.34, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.60 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"amdgpu: UCLK_LIMITS not supported!\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.61 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.59, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.62 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.45, ptr @.str.33, ptr @.str.2, i32 2085, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.63 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.62, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.64 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.65, ptr @.str.33, ptr @.str.2, i32 2093, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.65 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"amdgpu: UclkFmin (%ld) must be <= UclkFmax (%u)!\0A\00", [46 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.66 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.64, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.67 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.68, ptr @.str.33, ptr @.str.2, i32 2104, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.68 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"amdgpu: UclkFmax (%ld) must be >= UclkFmin (%u)!\0A\00", [46 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.69 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.67, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.70 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.71, ptr @.str.33, ptr @.str.2, i32 2113, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.71 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"amdgpu: Invalid MCLK_VDDC_TABLE index: %ld\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.72 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.70, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.73 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.57, ptr @.str.33, ptr @.str.2, i32 2114, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.74 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.73, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.75 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.76, ptr @.str.33, ptr @.str.2, i32 2138, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.76 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: Failed to import overdrive table!\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.77 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.75, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.78 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.79, ptr @.str.33, ptr @.str.2, i32 2153, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.79 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: invalid number of parameters: %d\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.80 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.78, section ".printk_index", align 4
@sienna_cichlid_od_edit_dpm_table._entry.81 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.82, ptr @.str.33, ptr @.str.2, i32 2165, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.82 = internal constant { [101 x i8], [59 x i8] } { [101 x i8] c"amdgpu: OD GFX Voltage offset functionality is supported only by 58.41.0 and onwards SMU firmwares!\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_edit_dpm_table._entry_ptr.83 = internal global ptr @sienna_cichlid_od_edit_dpm_table._entry.81, section ".printk_index", align 4
@sienna_cichlid_od_setting_check_range._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.84, ptr @.str.85, ptr @.str.2, i32 1983, ptr @.str.34, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.84 = internal constant { [67 x i8], [61 x i8] } { [67 x i8] c"amdgpu: OD setting (%d, %d) is less than the minimum allowed (%d)\0A\00", [61 x i8] zeroinitializer }, align 32
@.str.85 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"sienna_cichlid_od_setting_check_range\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_setting_check_range._entry_ptr = internal global ptr @sienna_cichlid_od_setting_check_range._entry, section ".printk_index", align 4
@sienna_cichlid_od_setting_check_range._entry.86 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.87, ptr @.str.85, ptr @.str.2, i32 1988, ptr @.str.34, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.87 = internal constant { [70 x i8], [58 x i8] } { [70 x i8] c"amdgpu: OD setting (%d, %d) is greater than the maximum allowed (%d)\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_od_setting_check_range._entry_ptr.88 = internal global ptr @sienna_cichlid_od_setting_check_range._entry.86, section ".printk_index", align 4
@sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug344 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.89, ptr @.str.90, ptr @.str.2, ptr @.str.91, i8 1, i8 -29, i8 64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.89 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"amdgpu\00", [25 x i8] zeroinitializer }, align 32
@.str.90 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"sienna_cichlid_dump_od_table\00", [35 x i8] zeroinitializer }, align 32
@.str.91 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: OD: Gfxclk: (%d, %d)\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug345 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.89, ptr @.str.90, ptr @.str.2, ptr @.str.92, i8 1, i8 -29, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.92 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu: OD: Uclk: (%d, %d)\0A\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug346 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.89, ptr @.str.90, ptr @.str.2, ptr @.str.93, i8 1, i8 -27, i8 0, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.93 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: OD: VddGfxOffset: %d\0A\00", [34 x i8] zeroinitializer }, align 32
@.str.94 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"PROFILE_INDEX(NAME)\00", [44 x i8] zeroinitializer }, align 32
@.str.95 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"CLOCK_TYPE(NAME)\00", [47 x i8] zeroinitializer }, align 32
@.str.96 = internal constant { [4 x i8], [28 x i8] } { [4 x i8] c"FPS\00", [28 x i8] zeroinitializer }, align 32
@.str.97 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"MinFreqType\00", [20 x i8] zeroinitializer }, align 32
@.str.98 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"MinActiveFreqType\00", [46 x i8] zeroinitializer }, align 32
@.str.99 = internal constant { [14 x i8], [18 x i8] } { [14 x i8] c"MinActiveFreq\00", [18 x i8] zeroinitializer }, align 32
@.str.100 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"BoosterFreqType\00", [16 x i8] zeroinitializer }, align 32
@.str.101 = internal constant { [12 x i8], [20 x i8] } { [12 x i8] c"BoosterFreq\00", [20 x i8] zeroinitializer }, align 32
@.str.102 = internal constant { [16 x i8], [16 x i8] } { [16 x i8] c"PD_Data_limit_c\00", [16 x i8] zeroinitializer }, align 32
@.str.103 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"PD_Data_error_coeff\00", [44 x i8] zeroinitializer }, align 32
@.str.104 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"PD_Data_error_rate_coeff\00", [39 x i8] zeroinitializer }, align 32
@.str.105 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"%16s %s %s %s %s %s %s %s %s %s %s\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_get_power_profile_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.106, ptr @.str.107, ptr @.str.2, i32 1431, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.106 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"amdgpu: [%s] Failed to get activity monitor!\00", [51 x i8] zeroinitializer }, align 32
@.str.107 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"sienna_cichlid_get_power_profile_mode\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_get_power_profile_mode._entry_ptr = internal global ptr @sienna_cichlid_get_power_profile_mode._entry, section ".printk_index", align 4
@.str.108 = internal constant { [13 x i8], [19 x i8] } { [13 x i8] c"%2d %14s%s:\0A\00", [19 x i8] zeroinitializer }, align 32
@amdgpu_pp_profile_name = external dso_local local_unnamed_addr constant [7 x ptr], align 4
@.str.109 = internal constant { [2 x i8], [30 x i8] } { [2 x i8] c" \00", [30 x i8] zeroinitializer }, align 32
@.str.110 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"%19s %d(%13s) %7d %7d %7d %7d %7d %7d %7d %7d %7d\0A\00", [45 x i8] zeroinitializer }, align 32
@.str.111 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"GFXCLK\00", [25 x i8] zeroinitializer }, align 32
@.str.112 = internal constant { [7 x i8], [25 x i8] } { [7 x i8] c"SOCCLK\00", [25 x i8] zeroinitializer }, align 32
@.str.113 = internal constant { [6 x i8], [26 x i8] } { [6 x i8] c"MEMLK\00", [26 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_power_profile_mode._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.114, ptr @.str.115, ptr @.str.2, i32 1495, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.114 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: Invalid power profile mode %d\0A\00", [57 x i8] zeroinitializer }, align 32
@.str.115 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"sienna_cichlid_set_power_profile_mode\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_power_profile_mode._entry_ptr = internal global ptr @sienna_cichlid_set_power_profile_mode._entry, section ".printk_index", align 4
@sienna_cichlid_set_power_profile_mode._entry.116 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.106, ptr @.str.115, ptr @.str.2, i32 1505, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_power_profile_mode._entry_ptr.117 = internal global ptr @sienna_cichlid_set_power_profile_mode._entry.116, section ".printk_index", align 4
@sienna_cichlid_set_power_profile_mode._entry.118 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.119, ptr @.str.115, ptr @.str.2, i32 1549, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.119 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"amdgpu: [%s] Failed to set activity monitor!\00", [51 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_power_profile_mode._entry_ptr.120 = internal global ptr @sienna_cichlid_set_power_profile_mode._entry.118, section ".printk_index", align 4
@sienna_cichlid_notify_smc_display_config._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.121, ptr @.str.122, ptr @.str.2, i32 1588, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.121 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu: Attempt to set divider for DCEFCLK Failed!\00", [45 x i8] zeroinitializer }, align 32
@.str.122 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"sienna_cichlid_notify_smc_display_config\00", [55 x i8] zeroinitializer }, align 32
@sienna_cichlid_notify_smc_display_config._entry_ptr = internal global ptr @sienna_cichlid_notify_smc_display_config._entry, section ".printk_index", align 4
@sienna_cichlid_notify_smc_display_config._entry.123 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.124, ptr @.str.122, ptr @.str.2, i32 1593, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.124 = internal constant { [52 x i8], [44 x i8] } { [52 x i8] c"amdgpu: Attempt to set Hard Min for DCEFCLK Failed!\00", [44 x i8] zeroinitializer }, align 32
@sienna_cichlid_notify_smc_display_config._entry_ptr.125 = internal global ptr @sienna_cichlid_notify_smc_display_config._entry.123, section ".printk_index", align 4
@sienna_cichlid_notify_smc_display_config._entry.126 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.127, ptr @.str.122, ptr @.str.2, i32 1600, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.127 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: [%s] Set hard min uclk failed!\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_notify_smc_display_config._entry_ptr.128 = internal global ptr @sienna_cichlid_notify_smc_display_config._entry.126, section ".printk_index", align 4
@sienna_cichlid_set_watermarks_table._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.129, ptr @.str.130, ptr @.str.2, i32 1655, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.129 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: Failed to update WMTABLE!\00", [62 x i8] zeroinitializer }, align 32
@.str.130 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"sienna_cichlid_set_watermarks_table\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_watermarks_table._entry_ptr = internal global ptr @sienna_cichlid_set_watermarks_table._entry, section ".printk_index", align 4
@smu11_thermal_policy = internal constant { [2 x %struct.smu_temperature_range], [48 x i8] } { [2 x %struct.smu_temperature_range] [%struct.smu_temperature_range { i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000, i32 -273150, i32 99000, i32 99000, i32 0 }, %struct.smu_temperature_range { i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 120000, i32 0 }], [48 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_default_od_settings._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.131, ptr @.str.132, ptr @.str.2, i32 1964, ptr @.str.3, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.131 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: Failed to get overdrive table!\0A\00", [56 x i8] zeroinitializer }, align 32
@.str.132 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"sienna_cichlid_set_default_od_settings\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_set_default_od_settings._entry_ptr = internal global ptr @sienna_cichlid_set_default_od_settings._entry, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.133, ptr @.str.134, ptr @.str.2, i32 2877, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.133 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: Dumped PPTable:\0A\00", [39 x i8] zeroinitializer }, align 32
@.str.134 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"sienna_cichlid_dump_pptable\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr = internal global ptr @sienna_cichlid_dump_pptable._entry, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.135 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.136, ptr @.str.134, ptr @.str.2, i32 2879, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.136 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: Version = 0x%08x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.137 = internal global ptr @sienna_cichlid_dump_pptable._entry.135, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.138 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.139, ptr @.str.134, ptr @.str.2, i32 2880, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.139 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: FeaturesToRun[0] = 0x%08x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.140 = internal global ptr @sienna_cichlid_dump_pptable._entry.138, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.141 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.142, ptr @.str.134, ptr @.str.2, i32 2881, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.142 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: FeaturesToRun[1] = 0x%08x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.143 = internal global ptr @sienna_cichlid_dump_pptable._entry.141, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.144 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.145, ptr @.str.134, ptr @.str.2, i32 2884, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.145 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: SocketPowerLimitAc[%d] = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.146 = internal global ptr @sienna_cichlid_dump_pptable._entry.144, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.147 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.148, ptr @.str.134, ptr @.str.2, i32 2885, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.148 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: SocketPowerLimitAcTau[%d] = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.149 = internal global ptr @sienna_cichlid_dump_pptable._entry.147, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.150 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.151, ptr @.str.134, ptr @.str.2, i32 2886, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.151 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: SocketPowerLimitDc[%d] = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.152 = internal global ptr @sienna_cichlid_dump_pptable._entry.150, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.153 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.154, ptr @.str.134, ptr @.str.2, i32 2887, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.154 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: SocketPowerLimitDcTau[%d] = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.155 = internal global ptr @sienna_cichlid_dump_pptable._entry.153, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.156 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.157, ptr @.str.134, ptr @.str.2, i32 2891, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.157 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: TdcLimit[%d] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.158 = internal global ptr @sienna_cichlid_dump_pptable._entry.156, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.159 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.160, ptr @.str.134, ptr @.str.2, i32 2892, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.160 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: TdcLimitTau[%d] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.161 = internal global ptr @sienna_cichlid_dump_pptable._entry.159, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.162 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.163, ptr @.str.134, ptr @.str.2, i32 2896, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.163 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: TemperatureLimit[%d] = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.164 = internal global ptr @sienna_cichlid_dump_pptable._entry.162, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.165 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.166, ptr @.str.134, ptr @.str.2, i32 2899, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.166 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: FitLimit = 0x%x\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.167 = internal global ptr @sienna_cichlid_dump_pptable._entry.165, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.168 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.169, ptr @.str.134, ptr @.str.2, i32 2900, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.169 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: TotalPowerConfig = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.170 = internal global ptr @sienna_cichlid_dump_pptable._entry.168, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.171 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.172, ptr @.str.134, ptr @.str.2, i32 2901, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.172 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: TotalPowerPadding[0] = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.173 = internal global ptr @sienna_cichlid_dump_pptable._entry.171, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.174 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.175, ptr @.str.134, ptr @.str.2, i32 2902, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.175 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: TotalPowerPadding[1] = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.176 = internal global ptr @sienna_cichlid_dump_pptable._entry.174, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.177 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.178, ptr @.str.134, ptr @.str.2, i32 2903, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.178 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: TotalPowerPadding[2] = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.179 = internal global ptr @sienna_cichlid_dump_pptable._entry.177, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.180 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.181, ptr @.str.134, ptr @.str.2, i32 2905, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.181 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: ApccPlusResidencyLimit = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.182 = internal global ptr @sienna_cichlid_dump_pptable._entry.180, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.183 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.184, ptr @.str.134, ptr @.str.2, i32 2907, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.184 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: SmnclkDpmFreq[%d] = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.185 = internal global ptr @sienna_cichlid_dump_pptable._entry.183, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.186 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.187, ptr @.str.134, ptr @.str.2, i32 2908, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.187 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: SmnclkDpmVoltage[%d] = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.188 = internal global ptr @sienna_cichlid_dump_pptable._entry.186, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.189 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.190, ptr @.str.134, ptr @.str.2, i32 2910, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.190 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: ThrottlerControlMask = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.191 = internal global ptr @sienna_cichlid_dump_pptable._entry.189, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.192 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.193, ptr @.str.134, ptr @.str.2, i32 2912, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.193 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: FwDStateMask = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.194 = internal global ptr @sienna_cichlid_dump_pptable._entry.192, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.195 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.196, ptr @.str.134, ptr @.str.2, i32 2914, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.196 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"amdgpu: UlvVoltageOffsetSoc = 0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.197 = internal global ptr @sienna_cichlid_dump_pptable._entry.195, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.198 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.199, ptr @.str.134, ptr @.str.2, i32 2915, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.199 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"amdgpu: UlvVoltageOffsetGfx = 0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.200 = internal global ptr @sienna_cichlid_dump_pptable._entry.198, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.201 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.202, ptr @.str.134, ptr @.str.2, i32 2916, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.202 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: MinVoltageUlvGfx = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.203 = internal global ptr @sienna_cichlid_dump_pptable._entry.201, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.204 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.205, ptr @.str.134, ptr @.str.2, i32 2917, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.205 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: MinVoltageUlvSoc = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.206 = internal global ptr @sienna_cichlid_dump_pptable._entry.204, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.207 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.208, ptr @.str.134, ptr @.str.2, i32 2919, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.208 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: SocLIVmin = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.209 = internal global ptr @sienna_cichlid_dump_pptable._entry.207, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.210 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.211, ptr @.str.134, ptr @.str.2, i32 2920, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.211 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: PaddingLIVmin = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.212 = internal global ptr @sienna_cichlid_dump_pptable._entry.210, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.213 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.214, ptr @.str.134, ptr @.str.2, i32 2922, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.214 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"amdgpu: GceaLinkMgrIdleThreshold = 0x%x\0A\00", [55 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.215 = internal global ptr @sienna_cichlid_dump_pptable._entry.213, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.216 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.217, ptr @.str.134, ptr @.str.2, i32 2923, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.217 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: paddingRlcUlvParams[0] = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.218 = internal global ptr @sienna_cichlid_dump_pptable._entry.216, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.219 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.220, ptr @.str.134, ptr @.str.2, i32 2924, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.220 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: paddingRlcUlvParams[1] = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.221 = internal global ptr @sienna_cichlid_dump_pptable._entry.219, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.222 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.223, ptr @.str.134, ptr @.str.2, i32 2925, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.223 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: paddingRlcUlvParams[2] = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.224 = internal global ptr @sienna_cichlid_dump_pptable._entry.222, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.225 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.226, ptr @.str.134, ptr @.str.2, i32 2927, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.226 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: MinVoltageGfx = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.227 = internal global ptr @sienna_cichlid_dump_pptable._entry.225, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.228 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.229, ptr @.str.134, ptr @.str.2, i32 2928, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.229 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: MinVoltageSoc = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.230 = internal global ptr @sienna_cichlid_dump_pptable._entry.228, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.231 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.232, ptr @.str.134, ptr @.str.2, i32 2929, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.232 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: MaxVoltageGfx = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.233 = internal global ptr @sienna_cichlid_dump_pptable._entry.231, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.234 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.235, ptr @.str.134, ptr @.str.2, i32 2930, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.235 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: MaxVoltageSoc = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.236 = internal global ptr @sienna_cichlid_dump_pptable._entry.234, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.237 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.238, ptr @.str.134, ptr @.str.2, i32 2932, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.238 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: LoadLineResistanceGfx = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.239 = internal global ptr @sienna_cichlid_dump_pptable._entry.237, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.240 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.241, ptr @.str.134, ptr @.str.2, i32 2933, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.241 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: LoadLineResistanceSoc = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.242 = internal global ptr @sienna_cichlid_dump_pptable._entry.240, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.243 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.244, ptr @.str.134, ptr @.str.2, i32 2935, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.244 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: VDDGFX_TVmin = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.245 = internal global ptr @sienna_cichlid_dump_pptable._entry.243, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.246 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.247, ptr @.str.134, ptr @.str.2, i32 2936, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.247 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: VDDSOC_TVmin = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.248 = internal global ptr @sienna_cichlid_dump_pptable._entry.246, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.249 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.250, ptr @.str.134, ptr @.str.2, i32 2937, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.250 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: VDDGFX_Vmin_HiTemp = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.251 = internal global ptr @sienna_cichlid_dump_pptable._entry.249, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.252 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.253, ptr @.str.134, ptr @.str.2, i32 2938, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.253 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: VDDGFX_Vmin_LoTemp = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.254 = internal global ptr @sienna_cichlid_dump_pptable._entry.252, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.255 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.256, ptr @.str.134, ptr @.str.2, i32 2939, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.256 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: VDDSOC_Vmin_HiTemp = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.257 = internal global ptr @sienna_cichlid_dump_pptable._entry.255, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.258 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.259, ptr @.str.134, ptr @.str.2, i32 2940, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.259 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: VDDSOC_Vmin_LoTemp = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.260 = internal global ptr @sienna_cichlid_dump_pptable._entry.258, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.261 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.262, ptr @.str.134, ptr @.str.2, i32 2941, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.262 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: VDDGFX_TVminHystersis = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.263 = internal global ptr @sienna_cichlid_dump_pptable._entry.261, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.264 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.265, ptr @.str.134, ptr @.str.2, i32 2942, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.265 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: VDDSOC_TVminHystersis = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.266 = internal global ptr @sienna_cichlid_dump_pptable._entry.264, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.267 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.268, ptr @.str.134, ptr @.str.2, i32 2963, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.268 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_GFXCLK]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.269 = internal global ptr @sienna_cichlid_dump_pptable._entry.267, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.270 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.271, ptr @.str.134, ptr @.str.2, i32 2984, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.271 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_SOCCLK]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.272 = internal global ptr @sienna_cichlid_dump_pptable._entry.270, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.273 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.274, ptr @.str.134, ptr @.str.2, i32 3005, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.274 = internal constant { [323 x i8], [93 x i8] } { [323 x i8] c"amdgpu: [PPCLK_UCLK]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [93 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.275 = internal global ptr @sienna_cichlid_dump_pptable._entry.273, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.276 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.277, ptr @.str.134, ptr @.str.2, i32 3026, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.277 = internal constant { [323 x i8], [93 x i8] } { [323 x i8] c"amdgpu: [PPCLK_FCLK]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [93 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.278 = internal global ptr @sienna_cichlid_dump_pptable._entry.276, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.279 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.280, ptr @.str.134, ptr @.str.2, i32 3047, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.280 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_DCLK_0]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.281 = internal global ptr @sienna_cichlid_dump_pptable._entry.279, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.282 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.283, ptr @.str.134, ptr @.str.2, i32 3068, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.283 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_VCLK_0]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.284 = internal global ptr @sienna_cichlid_dump_pptable._entry.282, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.285 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.286, ptr @.str.134, ptr @.str.2, i32 3089, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.286 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_DCLK_1]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.287 = internal global ptr @sienna_cichlid_dump_pptable._entry.285, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.288 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.289, ptr @.str.134, ptr @.str.2, i32 3110, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.289 = internal constant { [325 x i8], [91 x i8] } { [325 x i8] c"amdgpu: [PPCLK_VCLK_1]\0A  .VoltageMode          = 0x%02x\0A  .SnapToDiscrete       = 0x%02x\0A  .NumDiscreteLevels    = 0x%02x\0A  .padding              = 0x%02x\0A  .ConversionToAvfsClk{m = 0x%08x b = 0x%08x}\0A  .SsCurve            {a = 0x%08x b = 0x%08x c = 0x%08x}\0A  .SsFmin               = 0x%04x\0A  .Padding_16           = 0x%04x\0A\00", [91 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.290 = internal global ptr @sienna_cichlid_dump_pptable._entry.288, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.291 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.292, ptr @.str.134, ptr @.str.2, i32 3112, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.292 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"amdgpu: FreqTableGfx\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.293 = internal global ptr @sienna_cichlid_dump_pptable._entry.291, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.294 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3114, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.295 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu:   .[%02d] = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.296 = internal global ptr @sienna_cichlid_dump_pptable._entry.294, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.297 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.298, ptr @.str.134, ptr @.str.2, i32 3116, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.298 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: FreqTableVclk\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.299 = internal global ptr @sienna_cichlid_dump_pptable._entry.297, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.300 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3118, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.301 = internal global ptr @sienna_cichlid_dump_pptable._entry.300, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.302 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.303, ptr @.str.134, ptr @.str.2, i32 3120, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.303 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: FreqTableDclk\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.304 = internal global ptr @sienna_cichlid_dump_pptable._entry.302, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.305 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3122, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.306 = internal global ptr @sienna_cichlid_dump_pptable._entry.305, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.307 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.308, ptr @.str.134, ptr @.str.2, i32 3124, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.308 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: FreqTableSocclk\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.309 = internal global ptr @sienna_cichlid_dump_pptable._entry.307, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.310 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3126, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.311 = internal global ptr @sienna_cichlid_dump_pptable._entry.310, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.312 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.313, ptr @.str.134, ptr @.str.2, i32 3128, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.313 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: FreqTableUclk\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.314 = internal global ptr @sienna_cichlid_dump_pptable._entry.312, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.315 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3130, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.316 = internal global ptr @sienna_cichlid_dump_pptable._entry.315, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.317 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.318, ptr @.str.134, ptr @.str.2, i32 3132, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.318 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: FreqTableFclk\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.319 = internal global ptr @sienna_cichlid_dump_pptable._entry.317, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.320 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.134, ptr @.str.2, i32 3134, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.321 = internal global ptr @sienna_cichlid_dump_pptable._entry.320, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.322 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.323, ptr @.str.134, ptr @.str.2, i32 3136, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.323 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: DcModeMaxFreq\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.324 = internal global ptr @sienna_cichlid_dump_pptable._entry.322, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.325 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.326, ptr @.str.134, ptr @.str.2, i32 3137, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.326 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_GFXCLK = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.327 = internal global ptr @sienna_cichlid_dump_pptable._entry.325, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.328 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.329, ptr @.str.134, ptr @.str.2, i32 3138, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.329 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_SOCCLK = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.330 = internal global ptr @sienna_cichlid_dump_pptable._entry.328, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.331 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.332, ptr @.str.134, ptr @.str.2, i32 3139, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.332 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_UCLK   = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.333 = internal global ptr @sienna_cichlid_dump_pptable._entry.331, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.334 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.335, ptr @.str.134, ptr @.str.2, i32 3140, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.335 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_FCLK   = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.336 = internal global ptr @sienna_cichlid_dump_pptable._entry.334, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.337 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.338, ptr @.str.134, ptr @.str.2, i32 3141, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.338 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_DCLK_0 = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.339 = internal global ptr @sienna_cichlid_dump_pptable._entry.337, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.340 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.341, ptr @.str.134, ptr @.str.2, i32 3142, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.341 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_VCLK_0 = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.342 = internal global ptr @sienna_cichlid_dump_pptable._entry.340, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.343 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.344, ptr @.str.134, ptr @.str.2, i32 3143, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.344 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_DCLK_1 = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.345 = internal global ptr @sienna_cichlid_dump_pptable._entry.343, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.346 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.347, ptr @.str.134, ptr @.str.2, i32 3144, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.347 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu:   .PPCLK_VCLK_1 = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.348 = internal global ptr @sienna_cichlid_dump_pptable._entry.346, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.349 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.350, ptr @.str.134, ptr @.str.2, i32 3146, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.350 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: FreqTableUclkDiv\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.351 = internal global ptr @sienna_cichlid_dump_pptable._entry.349, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.352 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3148, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.353 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu:   .[%d] = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.354 = internal global ptr @sienna_cichlid_dump_pptable._entry.352, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.355 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.356, ptr @.str.134, ptr @.str.2, i32 3150, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.356 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: FclkBoostFreq = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.357 = internal global ptr @sienna_cichlid_dump_pptable._entry.355, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.358 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.359, ptr @.str.134, ptr @.str.2, i32 3151, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.359 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: FclkParamPadding = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.360 = internal global ptr @sienna_cichlid_dump_pptable._entry.358, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.361 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.362, ptr @.str.134, ptr @.str.2, i32 3153, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.362 = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"amdgpu: Mp0clkFreq\0A\00", [44 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.363 = internal global ptr @sienna_cichlid_dump_pptable._entry.361, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.364 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3155, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.365 = internal global ptr @sienna_cichlid_dump_pptable._entry.364, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.366 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.367, ptr @.str.134, ptr @.str.2, i32 3157, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.367 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: Mp0DpmVoltage\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.368 = internal global ptr @sienna_cichlid_dump_pptable._entry.366, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.369 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3159, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.370 = internal global ptr @sienna_cichlid_dump_pptable._entry.369, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.371 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.372, ptr @.str.134, ptr @.str.2, i32 3161, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.372 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: MemVddciVoltage\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.373 = internal global ptr @sienna_cichlid_dump_pptable._entry.371, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.374 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3163, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.375 = internal global ptr @sienna_cichlid_dump_pptable._entry.374, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.376 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.377, ptr @.str.134, ptr @.str.2, i32 3165, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.377 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: MemMvddVoltage\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.378 = internal global ptr @sienna_cichlid_dump_pptable._entry.376, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.379 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3167, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.380 = internal global ptr @sienna_cichlid_dump_pptable._entry.379, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.381 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.382, ptr @.str.134, ptr @.str.2, i32 3169, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.382 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: GfxclkFgfxoffEntry = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.383 = internal global ptr @sienna_cichlid_dump_pptable._entry.381, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.384 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.385, ptr @.str.134, ptr @.str.2, i32 3170, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.385 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu: GfxclkFinit = 0x%x\0A\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.386 = internal global ptr @sienna_cichlid_dump_pptable._entry.384, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.387 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.388, ptr @.str.134, ptr @.str.2, i32 3171, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.388 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu: GfxclkFidle = 0x%x\0A\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.389 = internal global ptr @sienna_cichlid_dump_pptable._entry.387, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.390 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.391, ptr @.str.134, ptr @.str.2, i32 3172, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.391 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GfxclkSource = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.392 = internal global ptr @sienna_cichlid_dump_pptable._entry.390, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.393 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.394, ptr @.str.134, ptr @.str.2, i32 3173, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.394 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: GfxclkPadding = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.395 = internal global ptr @sienna_cichlid_dump_pptable._entry.393, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.396 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.397, ptr @.str.134, ptr @.str.2, i32 3175, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.397 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: GfxGpoSubFeatureMask = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.398 = internal global ptr @sienna_cichlid_dump_pptable._entry.396, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.399 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.400, ptr @.str.134, ptr @.str.2, i32 3177, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.400 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"amdgpu: GfxGpoEnabledWorkPolicyMask = 0x%x\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.401 = internal global ptr @sienna_cichlid_dump_pptable._entry.399, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.402 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.403, ptr @.str.134, ptr @.str.2, i32 3178, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.403 = internal constant { [45 x i8], [51 x i8] } { [45 x i8] c"amdgpu: GfxGpoDisabledWorkPolicyMask = 0x%x\0A\00", [51 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.404 = internal global ptr @sienna_cichlid_dump_pptable._entry.402, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.405 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.406, ptr @.str.134, ptr @.str.2, i32 3179, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.406 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: GfxGpoPadding[0] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.407 = internal global ptr @sienna_cichlid_dump_pptable._entry.405, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.408 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.409, ptr @.str.134, ptr @.str.2, i32 3180, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.409 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: GfxGpoVotingAllow = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.410 = internal global ptr @sienna_cichlid_dump_pptable._entry.408, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.411 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.412, ptr @.str.134, ptr @.str.2, i32 3181, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.412 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: GfxGpoPadding32[0] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.413 = internal global ptr @sienna_cichlid_dump_pptable._entry.411, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.414 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.415, ptr @.str.134, ptr @.str.2, i32 3182, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.415 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: GfxGpoPadding32[1] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.416 = internal global ptr @sienna_cichlid_dump_pptable._entry.414, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.417 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.418, ptr @.str.134, ptr @.str.2, i32 3183, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.418 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: GfxGpoPadding32[2] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.419 = internal global ptr @sienna_cichlid_dump_pptable._entry.417, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.420 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.421, ptr @.str.134, ptr @.str.2, i32 3184, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.421 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: GfxGpoPadding32[3] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.422 = internal global ptr @sienna_cichlid_dump_pptable._entry.420, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.423 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.424, ptr @.str.134, ptr @.str.2, i32 3185, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.424 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: GfxDcsFopt = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.425 = internal global ptr @sienna_cichlid_dump_pptable._entry.423, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.426 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.427, ptr @.str.134, ptr @.str.2, i32 3186, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.427 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: GfxDcsFclkFopt = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.428 = internal global ptr @sienna_cichlid_dump_pptable._entry.426, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.429 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.430, ptr @.str.134, ptr @.str.2, i32 3187, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.430 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: GfxDcsUclkFopt = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.431 = internal global ptr @sienna_cichlid_dump_pptable._entry.429, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.432 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.433, ptr @.str.134, ptr @.str.2, i32 3189, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.433 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: DcsGfxOffVoltage = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.434 = internal global ptr @sienna_cichlid_dump_pptable._entry.432, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.435 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.436, ptr @.str.134, ptr @.str.2, i32 3190, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.436 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: DcsMinGfxOffTime = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.437 = internal global ptr @sienna_cichlid_dump_pptable._entry.435, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.438 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.439, ptr @.str.134, ptr @.str.2, i32 3191, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.439 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: DcsMaxGfxOffTime = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.440 = internal global ptr @sienna_cichlid_dump_pptable._entry.438, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.441 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.442, ptr @.str.134, ptr @.str.2, i32 3192, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.442 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: DcsMinCreditAccum = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.443 = internal global ptr @sienna_cichlid_dump_pptable._entry.441, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.444 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.445, ptr @.str.134, ptr @.str.2, i32 3193, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.445 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: DcsExitHysteresis = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.446 = internal global ptr @sienna_cichlid_dump_pptable._entry.444, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.447 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.448, ptr @.str.134, ptr @.str.2, i32 3194, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.448 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: DcsTimeout = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.449 = internal global ptr @sienna_cichlid_dump_pptable._entry.447, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.450 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.451, ptr @.str.134, ptr @.str.2, i32 3196, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.451 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: DcsParamPadding[0] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.452 = internal global ptr @sienna_cichlid_dump_pptable._entry.450, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.453 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.454, ptr @.str.134, ptr @.str.2, i32 3197, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.454 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: DcsParamPadding[1] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.455 = internal global ptr @sienna_cichlid_dump_pptable._entry.453, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.456 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.457, ptr @.str.134, ptr @.str.2, i32 3198, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.457 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: DcsParamPadding[2] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.458 = internal global ptr @sienna_cichlid_dump_pptable._entry.456, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.459 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.460, ptr @.str.134, ptr @.str.2, i32 3199, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.460 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: DcsParamPadding[3] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.461 = internal global ptr @sienna_cichlid_dump_pptable._entry.459, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.462 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.463, ptr @.str.134, ptr @.str.2, i32 3200, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.463 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: DcsParamPadding[4] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.464 = internal global ptr @sienna_cichlid_dump_pptable._entry.462, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.465 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.466, ptr @.str.134, ptr @.str.2, i32 3202, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.466 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: FlopsPerByteTable\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.467 = internal global ptr @sienna_cichlid_dump_pptable._entry.465, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.468 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3204, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.469 = internal global ptr @sienna_cichlid_dump_pptable._entry.468, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.470 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.471, ptr @.str.134, ptr @.str.2, i32 3206, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.471 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"amdgpu: LowestUclkReservedForUlv = 0x%x\0A\00", [55 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.472 = internal global ptr @sienna_cichlid_dump_pptable._entry.470, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.473 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.474, ptr @.str.134, ptr @.str.2, i32 3207, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.474 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: vddingMem[0] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.475 = internal global ptr @sienna_cichlid_dump_pptable._entry.473, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.476 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.477, ptr @.str.134, ptr @.str.2, i32 3208, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.477 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: vddingMem[1] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.478 = internal global ptr @sienna_cichlid_dump_pptable._entry.476, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.479 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.480, ptr @.str.134, ptr @.str.2, i32 3209, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.480 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: vddingMem[2] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.481 = internal global ptr @sienna_cichlid_dump_pptable._entry.479, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.482 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.483, ptr @.str.134, ptr @.str.2, i32 3211, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.483 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: UclkDpmPstates\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.484 = internal global ptr @sienna_cichlid_dump_pptable._entry.482, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.485 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3213, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.486 = internal global ptr @sienna_cichlid_dump_pptable._entry.485, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.487 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.488, ptr @.str.134, ptr @.str.2, i32 3215, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.488 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: UclkDpmSrcFreqRange\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.489 = internal global ptr @sienna_cichlid_dump_pptable._entry.487, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.490 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.491, ptr @.str.134, ptr @.str.2, i32 3217, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.491 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu:   .Fmin = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.492 = internal global ptr @sienna_cichlid_dump_pptable._entry.490, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.493 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.494, ptr @.str.134, ptr @.str.2, i32 3219, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.494 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu:   .Fmax = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.495 = internal global ptr @sienna_cichlid_dump_pptable._entry.493, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.496 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.497, ptr @.str.134, ptr @.str.2, i32 3220, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.497 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: UclkDpmTargFreqRange\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.498 = internal global ptr @sienna_cichlid_dump_pptable._entry.496, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.499 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.491, ptr @.str.134, ptr @.str.2, i32 3222, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.500 = internal global ptr @sienna_cichlid_dump_pptable._entry.499, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.501 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.494, ptr @.str.134, ptr @.str.2, i32 3224, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.502 = internal global ptr @sienna_cichlid_dump_pptable._entry.501, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.503 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.504, ptr @.str.134, ptr @.str.2, i32 3225, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.504 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: UclkDpmMidstepFreq = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.505 = internal global ptr @sienna_cichlid_dump_pptable._entry.503, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.506 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.507, ptr @.str.134, ptr @.str.2, i32 3226, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.507 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: UclkMidstepPadding = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.508 = internal global ptr @sienna_cichlid_dump_pptable._entry.506, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.509 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.510, ptr @.str.134, ptr @.str.2, i32 3228, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.510 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"amdgpu: PcieGenSpeed\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.511 = internal global ptr @sienna_cichlid_dump_pptable._entry.509, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.512 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3230, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.513 = internal global ptr @sienna_cichlid_dump_pptable._entry.512, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.514 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.515, ptr @.str.134, ptr @.str.2, i32 3232, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.515 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: PcieLaneCount\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.516 = internal global ptr @sienna_cichlid_dump_pptable._entry.514, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.517 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3234, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.518 = internal global ptr @sienna_cichlid_dump_pptable._entry.517, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.519 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.520, ptr @.str.134, ptr @.str.2, i32 3236, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.520 = internal constant { [18 x i8], [46 x i8] } { [18 x i8] c"amdgpu: LclkFreq\0A\00", [46 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.521 = internal global ptr @sienna_cichlid_dump_pptable._entry.519, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.522 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3238, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.523 = internal global ptr @sienna_cichlid_dump_pptable._entry.522, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.524 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.525, ptr @.str.134, ptr @.str.2, i32 3240, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.525 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu: FanStopTemp = 0x%x\0A\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.526 = internal global ptr @sienna_cichlid_dump_pptable._entry.524, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.527 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.528, ptr @.str.134, ptr @.str.2, i32 3241, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.528 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: FanStartTemp = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.529 = internal global ptr @sienna_cichlid_dump_pptable._entry.527, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.530 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.531, ptr @.str.134, ptr @.str.2, i32 3243, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.531 = internal constant { [17 x i8], [47 x i8] } { [17 x i8] c"amdgpu: FanGain\0A\00", [47 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.532 = internal global ptr @sienna_cichlid_dump_pptable._entry.530, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.533 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3245, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.534 = internal global ptr @sienna_cichlid_dump_pptable._entry.533, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.535 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.536, ptr @.str.134, ptr @.str.2, i32 3247, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.536 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: FanPwmMin = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.537 = internal global ptr @sienna_cichlid_dump_pptable._entry.535, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.538 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.539, ptr @.str.134, ptr @.str.2, i32 3248, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.539 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"amdgpu: FanAcousticLimitRpm = 0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.540 = internal global ptr @sienna_cichlid_dump_pptable._entry.538, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.541 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.542, ptr @.str.134, ptr @.str.2, i32 3249, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.542 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: FanThrottlingRpm = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.543 = internal global ptr @sienna_cichlid_dump_pptable._entry.541, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.544 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.545, ptr @.str.134, ptr @.str.2, i32 3250, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.545 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: FanMaximumRpm = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.546 = internal global ptr @sienna_cichlid_dump_pptable._entry.544, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.547 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.548, ptr @.str.134, ptr @.str.2, i32 3251, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.548 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: MGpuFanBoostLimitRpm = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.549 = internal global ptr @sienna_cichlid_dump_pptable._entry.547, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.550 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.551, ptr @.str.134, ptr @.str.2, i32 3252, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.551 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: FanTargetTemperature = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.552 = internal global ptr @sienna_cichlid_dump_pptable._entry.550, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.553 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.554, ptr @.str.134, ptr @.str.2, i32 3253, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.554 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: FanTargetGfxclk = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.555 = internal global ptr @sienna_cichlid_dump_pptable._entry.553, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.556 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.557, ptr @.str.134, ptr @.str.2, i32 3254, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.557 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: FanPadding16 = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.558 = internal global ptr @sienna_cichlid_dump_pptable._entry.556, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.559 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.560, ptr @.str.134, ptr @.str.2, i32 3255, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.560 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: FanTempInputSelect = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.561 = internal global ptr @sienna_cichlid_dump_pptable._entry.559, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.562 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.563, ptr @.str.134, ptr @.str.2, i32 3256, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.563 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: FanPadding = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.564 = internal global ptr @sienna_cichlid_dump_pptable._entry.562, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.565 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.566, ptr @.str.134, ptr @.str.2, i32 3257, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.566 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: FanZeroRpmEnable = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.567 = internal global ptr @sienna_cichlid_dump_pptable._entry.565, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.568 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.569, ptr @.str.134, ptr @.str.2, i32 3258, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.569 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: FanTachEdgePerRev = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.570 = internal global ptr @sienna_cichlid_dump_pptable._entry.568, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.571 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.572, ptr @.str.134, ptr @.str.2, i32 3260, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.572 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: FuzzyFan_ErrorSetDelta = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.573 = internal global ptr @sienna_cichlid_dump_pptable._entry.571, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.574 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.575, ptr @.str.134, ptr @.str.2, i32 3261, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.575 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: FuzzyFan_ErrorRateSetDelta = 0x%x\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.576 = internal global ptr @sienna_cichlid_dump_pptable._entry.574, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.577 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.578, ptr @.str.134, ptr @.str.2, i32 3262, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.578 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: FuzzyFan_PwmSetDelta = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.579 = internal global ptr @sienna_cichlid_dump_pptable._entry.577, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.580 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.581, ptr @.str.134, ptr @.str.2, i32 3263, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.581 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: FuzzyFan_Reserved = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.582 = internal global ptr @sienna_cichlid_dump_pptable._entry.580, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.583 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.584, ptr @.str.134, ptr @.str.2, i32 3265, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.584 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"amdgpu: OverrideAvfsGb[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [47 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.585 = internal global ptr @sienna_cichlid_dump_pptable._entry.583, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.586 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.587, ptr @.str.134, ptr @.str.2, i32 3266, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.587 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"amdgpu: OverrideAvfsGb[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [47 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.588 = internal global ptr @sienna_cichlid_dump_pptable._entry.586, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.589 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.590, ptr @.str.134, ptr @.str.2, i32 3267, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.590 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"amdgpu: dBtcGbGfxDfllModelSelect = 0x%x\0A\00", [55 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.591 = internal global ptr @sienna_cichlid_dump_pptable._entry.589, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.592 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.593, ptr @.str.134, ptr @.str.2, i32 3268, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.593 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: Padding8_Avfs = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.594 = internal global ptr @sienna_cichlid_dump_pptable._entry.592, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.595 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.596, ptr @.str.134, ptr @.str.2, i32 3273, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.596 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"amdgpu: qAvfsGb[AVFS_VOLTAGE_GFX]{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.597 = internal global ptr @sienna_cichlid_dump_pptable._entry.595, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.598 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.599, ptr @.str.134, ptr @.str.2, i32 3277, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.599 = internal constant { [63 x i8], [33 x i8] } { [63 x i8] c"amdgpu: qAvfsGb[AVFS_VOLTAGE_SOC]{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.600 = internal global ptr @sienna_cichlid_dump_pptable._entry.598, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.601 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.602, ptr @.str.134, ptr @.str.2, i32 3281, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.602 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"amdgpu: dBtcGbGfxPll{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [46 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.603 = internal global ptr @sienna_cichlid_dump_pptable._entry.601, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.604 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.605, ptr @.str.134, ptr @.str.2, i32 3285, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.605 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu: dBtcGbGfxAfll{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [45 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.606 = internal global ptr @sienna_cichlid_dump_pptable._entry.604, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.607 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.608, ptr @.str.134, ptr @.str.2, i32 3289, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.608 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: dBtcGbSoc{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [49 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.609 = internal global ptr @sienna_cichlid_dump_pptable._entry.607, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.610 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.611, ptr @.str.134, ptr @.str.2, i32 3292, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.611 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: qAgingGb[AVFS_VOLTAGE_GFX]{m = 0x%x b = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.612 = internal global ptr @sienna_cichlid_dump_pptable._entry.610, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.613 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.614, ptr @.str.134, ptr @.str.2, i32 3295, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.614 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: qAgingGb[AVFS_VOLTAGE_SOC]{m = 0x%x b = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.615 = internal global ptr @sienna_cichlid_dump_pptable._entry.613, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.616 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.617, ptr @.str.134, ptr @.str.2, i32 3297, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.617 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: PiecewiseLinearDroopIntGfxDfll\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.618 = internal global ptr @sienna_cichlid_dump_pptable._entry.616, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.619 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.620, ptr @.str.134, ptr @.str.2, i32 3300, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.620 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: \09\09Fset[%d] = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.621 = internal global ptr @sienna_cichlid_dump_pptable._entry.619, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.622 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.623, ptr @.str.134, ptr @.str.2, i32 3302, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.623 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: \09\09Vdroop[%d] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.624 = internal global ptr @sienna_cichlid_dump_pptable._entry.622, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.625 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.626, ptr @.str.134, ptr @.str.2, i32 3308, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.626 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"amdgpu: qStaticVoltageOffset[AVFS_VOLTAGE_GFX]{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.627 = internal global ptr @sienna_cichlid_dump_pptable._entry.625, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.628 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.629, ptr @.str.134, ptr @.str.2, i32 3312, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.629 = internal constant { [76 x i8], [52 x i8] } { [76 x i8] c"amdgpu: qStaticVoltageOffset[AVFS_VOLTAGE_SOC]{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.630 = internal global ptr @sienna_cichlid_dump_pptable._entry.628, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.631 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.632, ptr @.str.134, ptr @.str.2, i32 3314, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.632 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: DcTol[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.633 = internal global ptr @sienna_cichlid_dump_pptable._entry.631, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.634 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.635, ptr @.str.134, ptr @.str.2, i32 3315, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.635 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: DcTol[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.636 = internal global ptr @sienna_cichlid_dump_pptable._entry.634, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.637 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.638, ptr @.str.134, ptr @.str.2, i32 3317, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.638 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: DcBtcEnabled[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [49 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.639 = internal global ptr @sienna_cichlid_dump_pptable._entry.637, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.640 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.641, ptr @.str.134, ptr @.str.2, i32 3318, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.641 = internal constant { [47 x i8], [49 x i8] } { [47 x i8] c"amdgpu: DcBtcEnabled[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [49 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.642 = internal global ptr @sienna_cichlid_dump_pptable._entry.640, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.643 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.644, ptr @.str.134, ptr @.str.2, i32 3319, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.644 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: Padding8_GfxBtc[0] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.645 = internal global ptr @sienna_cichlid_dump_pptable._entry.643, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.646 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.647, ptr @.str.134, ptr @.str.2, i32 3320, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.647 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: Padding8_GfxBtc[1] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.648 = internal global ptr @sienna_cichlid_dump_pptable._entry.646, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.649 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.650, ptr @.str.134, ptr @.str.2, i32 3322, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.650 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: DcBtcMin[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.651 = internal global ptr @sienna_cichlid_dump_pptable._entry.649, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.652 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.653, ptr @.str.134, ptr @.str.2, i32 3323, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.653 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: DcBtcMin[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.654 = internal global ptr @sienna_cichlid_dump_pptable._entry.652, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.655 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.656, ptr @.str.134, ptr @.str.2, i32 3324, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.656 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: DcBtcMax[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.657 = internal global ptr @sienna_cichlid_dump_pptable._entry.655, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.658 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.659, ptr @.str.134, ptr @.str.2, i32 3325, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.659 = internal constant { [43 x i8], [53 x i8] } { [43 x i8] c"amdgpu: DcBtcMax[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [53 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.660 = internal global ptr @sienna_cichlid_dump_pptable._entry.658, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.661 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.662, ptr @.str.134, ptr @.str.2, i32 3327, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.662 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: DcBtcGb[AVFS_VOLTAGE_GFX] = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.663 = internal global ptr @sienna_cichlid_dump_pptable._entry.661, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.664 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.665, ptr @.str.134, ptr @.str.2, i32 3328, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.665 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: DcBtcGb[AVFS_VOLTAGE_SOC] = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.666 = internal global ptr @sienna_cichlid_dump_pptable._entry.664, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.667 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.668, ptr @.str.134, ptr @.str.2, i32 3330, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.668 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: XgmiDpmPstates\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.669 = internal global ptr @sienna_cichlid_dump_pptable._entry.667, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.670 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3332, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.671 = internal global ptr @sienna_cichlid_dump_pptable._entry.670, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.672 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.673, ptr @.str.134, ptr @.str.2, i32 3333, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.673 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: XgmiDpmSpare[0] = 0x%02x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.674 = internal global ptr @sienna_cichlid_dump_pptable._entry.672, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.675 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.676, ptr @.str.134, ptr @.str.2, i32 3334, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.676 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: XgmiDpmSpare[1] = 0x%02x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.677 = internal global ptr @sienna_cichlid_dump_pptable._entry.675, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.678 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.679, ptr @.str.134, ptr @.str.2, i32 3336, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.679 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: DebugOverrides = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.680 = internal global ptr @sienna_cichlid_dump_pptable._entry.678, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.681 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.682, ptr @.str.134, ptr @.str.2, i32 3340, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.682 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: ReservedEquation0{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.683 = internal global ptr @sienna_cichlid_dump_pptable._entry.681, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.684 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.685, ptr @.str.134, ptr @.str.2, i32 3344, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.685 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: ReservedEquation1{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.686 = internal global ptr @sienna_cichlid_dump_pptable._entry.684, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.687 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.688, ptr @.str.134, ptr @.str.2, i32 3348, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.688 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: ReservedEquation2{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.689 = internal global ptr @sienna_cichlid_dump_pptable._entry.687, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.690 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.691, ptr @.str.134, ptr @.str.2, i32 3352, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.691 = internal constant { [55 x i8], [41 x i8] } { [55 x i8] c"amdgpu: ReservedEquation3{a = 0x%x b = 0x%x c = 0x%x}\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.692 = internal global ptr @sienna_cichlid_dump_pptable._entry.690, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.693 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.694, ptr @.str.134, ptr @.str.2, i32 3354, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.694 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[0] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.695 = internal global ptr @sienna_cichlid_dump_pptable._entry.693, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.696 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.697, ptr @.str.134, ptr @.str.2, i32 3355, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.697 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[1] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.698 = internal global ptr @sienna_cichlid_dump_pptable._entry.696, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.699 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.700, ptr @.str.134, ptr @.str.2, i32 3356, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.700 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[2] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.701 = internal global ptr @sienna_cichlid_dump_pptable._entry.699, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.702 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.703, ptr @.str.134, ptr @.str.2, i32 3357, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.703 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[3] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.704 = internal global ptr @sienna_cichlid_dump_pptable._entry.702, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.705 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.706, ptr @.str.134, ptr @.str.2, i32 3358, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.706 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[4] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.707 = internal global ptr @sienna_cichlid_dump_pptable._entry.705, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.708 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.709, ptr @.str.134, ptr @.str.2, i32 3359, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.709 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[5] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.710 = internal global ptr @sienna_cichlid_dump_pptable._entry.708, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.711 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.712, ptr @.str.134, ptr @.str.2, i32 3360, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.712 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[6] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.713 = internal global ptr @sienna_cichlid_dump_pptable._entry.711, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.714 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.715, ptr @.str.134, ptr @.str.2, i32 3361, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.715 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: SkuReserved[7] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.716 = internal global ptr @sienna_cichlid_dump_pptable._entry.714, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.717 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.718, ptr @.str.134, ptr @.str.2, i32 3363, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.718 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[0] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.719 = internal global ptr @sienna_cichlid_dump_pptable._entry.717, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.720 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.721, ptr @.str.134, ptr @.str.2, i32 3364, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.721 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[1] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.722 = internal global ptr @sienna_cichlid_dump_pptable._entry.720, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.723 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.724, ptr @.str.134, ptr @.str.2, i32 3365, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.724 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[2] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.725 = internal global ptr @sienna_cichlid_dump_pptable._entry.723, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.726 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.727, ptr @.str.134, ptr @.str.2, i32 3366, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.727 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[3] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.728 = internal global ptr @sienna_cichlid_dump_pptable._entry.726, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.729 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.730, ptr @.str.134, ptr @.str.2, i32 3367, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.730 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[4] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.731 = internal global ptr @sienna_cichlid_dump_pptable._entry.729, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.732 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.733, ptr @.str.134, ptr @.str.2, i32 3368, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.733 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GamingClk[5] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.734 = internal global ptr @sienna_cichlid_dump_pptable._entry.732, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.735 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.736, ptr @.str.134, ptr @.str.2, i32 3371, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.736 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: I2cControllers[%d]:\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.737 = internal global ptr @sienna_cichlid_dump_pptable._entry.735, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.738 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.739, ptr @.str.134, ptr @.str.2, i32 3373, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.739 = internal constant { [44 x i8], [52 x i8] } { [44 x i8] c"amdgpu:                    .Enabled = 0x%x\0A\00", [52 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.740 = internal global ptr @sienna_cichlid_dump_pptable._entry.738, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.741 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.742, ptr @.str.134, ptr @.str.2, i32 3375, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.742 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu:                    .Speed = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.743 = internal global ptr @sienna_cichlid_dump_pptable._entry.741, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.744 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.745, ptr @.str.134, ptr @.str.2, i32 3377, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.745 = internal constant { [49 x i8], [47 x i8] } { [49 x i8] c"amdgpu:                    .SlaveAddress = 0x%x\0A\00", [47 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.746 = internal global ptr @sienna_cichlid_dump_pptable._entry.744, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.747 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.748, ptr @.str.134, ptr @.str.2, i32 3379, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.748 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu:                    .ControllerPort = 0x%x\0A\00", [45 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.749 = internal global ptr @sienna_cichlid_dump_pptable._entry.747, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.750 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.751, ptr @.str.134, ptr @.str.2, i32 3381, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.751 = internal constant { [51 x i8], [45 x i8] } { [51 x i8] c"amdgpu:                    .ControllerName = 0x%x\0A\00", [45 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.752 = internal global ptr @sienna_cichlid_dump_pptable._entry.750, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.753 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.754, ptr @.str.134, ptr @.str.2, i32 3383, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.754 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"amdgpu:                    .ThermalThrottler = 0x%x\0A\00", [43 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.755 = internal global ptr @sienna_cichlid_dump_pptable._entry.753, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.756 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.757, ptr @.str.134, ptr @.str.2, i32 3385, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.757 = internal constant { [48 x i8], [48 x i8] } { [48 x i8] c"amdgpu:                    .I2cProtocol = 0x%x\0A\00", [48 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.758 = internal global ptr @sienna_cichlid_dump_pptable._entry.756, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.759 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.760, ptr @.str.134, ptr @.str.2, i32 3387, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.760 = internal constant { [50 x i8], [46 x i8] } { [50 x i8] c"amdgpu:                    .PaddingConfig = 0x%x\0A\00", [46 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.761 = internal global ptr @sienna_cichlid_dump_pptable._entry.759, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.762 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.763, ptr @.str.134, ptr @.str.2, i32 3390, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.763 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: GpioScl = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.764 = internal global ptr @sienna_cichlid_dump_pptable._entry.762, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.765 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.766, ptr @.str.134, ptr @.str.2, i32 3391, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.766 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: GpioSda = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.767 = internal global ptr @sienna_cichlid_dump_pptable._entry.765, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.768 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.769, ptr @.str.134, ptr @.str.2, i32 3392, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.769 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: FchUsbPdSlaveAddr = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.770 = internal global ptr @sienna_cichlid_dump_pptable._entry.768, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.771 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.772, ptr @.str.134, ptr @.str.2, i32 3393, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.772 = internal constant { [28 x i8], [36 x i8] } { [28 x i8] c"amdgpu: I2cSpare[0] = 0x%x\0A\00", [36 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.773 = internal global ptr @sienna_cichlid_dump_pptable._entry.771, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.774 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.775, ptr @.str.134, ptr @.str.2, i32 3395, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.775 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: Board Parameters:\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.776 = internal global ptr @sienna_cichlid_dump_pptable._entry.774, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.777 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.778, ptr @.str.134, ptr @.str.2, i32 3396, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.778 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: VddGfxVrMapping = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.779 = internal global ptr @sienna_cichlid_dump_pptable._entry.777, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.780 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.781, ptr @.str.134, ptr @.str.2, i32 3397, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.781 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: VddSocVrMapping = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.782 = internal global ptr @sienna_cichlid_dump_pptable._entry.780, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.783 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.784, ptr @.str.134, ptr @.str.2, i32 3398, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.784 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: VddMem0VrMapping = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.785 = internal global ptr @sienna_cichlid_dump_pptable._entry.783, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.786 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.787, ptr @.str.134, ptr @.str.2, i32 3399, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.787 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: VddMem1VrMapping = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.788 = internal global ptr @sienna_cichlid_dump_pptable._entry.786, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.789 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.790, ptr @.str.134, ptr @.str.2, i32 3400, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.790 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: GfxUlvPhaseSheddingMask = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.791 = internal global ptr @sienna_cichlid_dump_pptable._entry.789, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.792 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.793, ptr @.str.134, ptr @.str.2, i32 3401, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.793 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: SocUlvPhaseSheddingMask = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.794 = internal global ptr @sienna_cichlid_dump_pptable._entry.792, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.795 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.796, ptr @.str.134, ptr @.str.2, i32 3402, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.796 = internal constant { [42 x i8], [54 x i8] } { [42 x i8] c"amdgpu: VddciUlvPhaseSheddingMask = 0x%x\0A\00", [54 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.797 = internal global ptr @sienna_cichlid_dump_pptable._entry.795, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.798 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.799, ptr @.str.134, ptr @.str.2, i32 3403, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.799 = internal constant { [41 x i8], [55 x i8] } { [41 x i8] c"amdgpu: MvddUlvPhaseSheddingMask = 0x%x\0A\00", [55 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.800 = internal global ptr @sienna_cichlid_dump_pptable._entry.798, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.801 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.802, ptr @.str.134, ptr @.str.2, i32 3405, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.802 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: GfxMaxCurrent = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.803 = internal global ptr @sienna_cichlid_dump_pptable._entry.801, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.804 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.805, ptr @.str.134, ptr @.str.2, i32 3406, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.805 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: GfxOffset = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.806 = internal global ptr @sienna_cichlid_dump_pptable._entry.804, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.807 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.808, ptr @.str.134, ptr @.str.2, i32 3407, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.808 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: Padding_TelemetryGfx = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.809 = internal global ptr @sienna_cichlid_dump_pptable._entry.807, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.810 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.811, ptr @.str.134, ptr @.str.2, i32 3409, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.811 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: SocMaxCurrent = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.812 = internal global ptr @sienna_cichlid_dump_pptable._entry.810, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.813 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.814, ptr @.str.134, ptr @.str.2, i32 3410, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.814 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: SocOffset = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.815 = internal global ptr @sienna_cichlid_dump_pptable._entry.813, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.816 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.817, ptr @.str.134, ptr @.str.2, i32 3411, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.817 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: Padding_TelemetrySoc = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.818 = internal global ptr @sienna_cichlid_dump_pptable._entry.816, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.819 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.820, ptr @.str.134, ptr @.str.2, i32 3413, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.820 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: Mem0MaxCurrent = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.821 = internal global ptr @sienna_cichlid_dump_pptable._entry.819, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.822 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.823, ptr @.str.134, ptr @.str.2, i32 3414, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.823 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: Mem0Offset = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.824 = internal global ptr @sienna_cichlid_dump_pptable._entry.822, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.825 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.826, ptr @.str.134, ptr @.str.2, i32 3415, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.826 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: Padding_TelemetryMem0 = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.827 = internal global ptr @sienna_cichlid_dump_pptable._entry.825, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.828 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.829, ptr @.str.134, ptr @.str.2, i32 3417, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.829 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: Mem1MaxCurrent = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.830 = internal global ptr @sienna_cichlid_dump_pptable._entry.828, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.831 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.832, ptr @.str.134, ptr @.str.2, i32 3418, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.832 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: Mem1Offset = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.833 = internal global ptr @sienna_cichlid_dump_pptable._entry.831, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.834 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.835, ptr @.str.134, ptr @.str.2, i32 3419, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.835 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: Padding_TelemetryMem1 = 0x%x\0A\00", [58 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.836 = internal global ptr @sienna_cichlid_dump_pptable._entry.834, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.837 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.838, ptr @.str.134, ptr @.str.2, i32 3421, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.838 = internal constant { [26 x i8], [38 x i8] } { [26 x i8] c"amdgpu: MvddRatio = 0x%x\0A\00", [38 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.839 = internal global ptr @sienna_cichlid_dump_pptable._entry.837, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.840 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.841, ptr @.str.134, ptr @.str.2, i32 3423, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.841 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: AcDcGpio = 0x%x\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.842 = internal global ptr @sienna_cichlid_dump_pptable._entry.840, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.843 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.844, ptr @.str.134, ptr @.str.2, i32 3424, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.844 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: AcDcPolarity = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.845 = internal global ptr @sienna_cichlid_dump_pptable._entry.843, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.846 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.847, ptr @.str.134, ptr @.str.2, i32 3425, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.847 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: VR0HotGpio = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.848 = internal global ptr @sienna_cichlid_dump_pptable._entry.846, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.849 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.850, ptr @.str.134, ptr @.str.2, i32 3426, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.850 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: VR0HotPolarity = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.851 = internal global ptr @sienna_cichlid_dump_pptable._entry.849, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.852 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.853, ptr @.str.134, ptr @.str.2, i32 3427, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.853 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: VR1HotGpio = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.854 = internal global ptr @sienna_cichlid_dump_pptable._entry.852, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.855 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.856, ptr @.str.134, ptr @.str.2, i32 3428, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.856 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: VR1HotPolarity = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.857 = internal global ptr @sienna_cichlid_dump_pptable._entry.855, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.858 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.859, ptr @.str.134, ptr @.str.2, i32 3429, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.859 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: GthrGpio = 0x%x\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.860 = internal global ptr @sienna_cichlid_dump_pptable._entry.858, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.861 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.862, ptr @.str.134, ptr @.str.2, i32 3430, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.862 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: GthrPolarity = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.863 = internal global ptr @sienna_cichlid_dump_pptable._entry.861, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.864 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.865, ptr @.str.134, ptr @.str.2, i32 3431, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.865 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: LedPin0 = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.866 = internal global ptr @sienna_cichlid_dump_pptable._entry.864, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.867 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.868, ptr @.str.134, ptr @.str.2, i32 3432, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.868 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: LedPin1 = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.869 = internal global ptr @sienna_cichlid_dump_pptable._entry.867, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.870 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.871, ptr @.str.134, ptr @.str.2, i32 3433, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.871 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: LedPin2 = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.872 = internal global ptr @sienna_cichlid_dump_pptable._entry.870, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.873 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.874, ptr @.str.134, ptr @.str.2, i32 3434, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.874 = internal constant { [30 x i8], [34 x i8] } { [30 x i8] c"amdgpu: LedEnableMask = 0x%x\0A\00", [34 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.875 = internal global ptr @sienna_cichlid_dump_pptable._entry.873, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.876 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.877, ptr @.str.134, ptr @.str.2, i32 3435, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.877 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: LedPcie = 0x%x\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.878 = internal global ptr @sienna_cichlid_dump_pptable._entry.876, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.879 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.880, ptr @.str.134, ptr @.str.2, i32 3436, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.880 = internal constant { [25 x i8], [39 x i8] } { [25 x i8] c"amdgpu: LedError = 0x%x\0A\00", [39 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.881 = internal global ptr @sienna_cichlid_dump_pptable._entry.879, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.882 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.883, ptr @.str.134, ptr @.str.2, i32 3437, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.883 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: LedSpare1[0] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.884 = internal global ptr @sienna_cichlid_dump_pptable._entry.882, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.885 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.886, ptr @.str.134, ptr @.str.2, i32 3438, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.886 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: LedSpare1[1] = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.887 = internal global ptr @sienna_cichlid_dump_pptable._entry.885, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.888 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.889, ptr @.str.134, ptr @.str.2, i32 3440, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.889 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: PllGfxclkSpreadEnabled = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.890 = internal global ptr @sienna_cichlid_dump_pptable._entry.888, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.891 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.892, ptr @.str.134, ptr @.str.2, i32 3441, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.892 = internal constant { [39 x i8], [57 x i8] } { [39 x i8] c"amdgpu: PllGfxclkSpreadPercent = 0x%x\0A\00", [57 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.893 = internal global ptr @sienna_cichlid_dump_pptable._entry.891, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.894 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.895, ptr @.str.134, ptr @.str.2, i32 3442, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.895 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"amdgpu: PllGfxclkSpreadFreq = 0x%x\0A\00", [60 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.896 = internal global ptr @sienna_cichlid_dump_pptable._entry.894, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.897 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.898, ptr @.str.134, ptr @.str.2, i32 3444, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.898 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: DfllGfxclkSpreadEnabled = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.899 = internal global ptr @sienna_cichlid_dump_pptable._entry.897, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.900 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.901, ptr @.str.134, ptr @.str.2, i32 3445, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.901 = internal constant { [40 x i8], [56 x i8] } { [40 x i8] c"amdgpu: DfllGfxclkSpreadPercent = 0x%x\0A\00", [56 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.902 = internal global ptr @sienna_cichlid_dump_pptable._entry.900, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.903 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.904, ptr @.str.134, ptr @.str.2, i32 3446, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.904 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: DfllGfxclkSpreadFreq = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.905 = internal global ptr @sienna_cichlid_dump_pptable._entry.903, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.906 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.907, ptr @.str.134, ptr @.str.2, i32 3448, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.907 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: UclkSpreadPadding = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.908 = internal global ptr @sienna_cichlid_dump_pptable._entry.906, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.909 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.910, ptr @.str.134, ptr @.str.2, i32 3449, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.910 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: UclkSpreadFreq = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.911 = internal global ptr @sienna_cichlid_dump_pptable._entry.909, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.912 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.913, ptr @.str.134, ptr @.str.2, i32 3451, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.913 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: FclkSpreadEnabled = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.914 = internal global ptr @sienna_cichlid_dump_pptable._entry.912, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.915 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.916, ptr @.str.134, ptr @.str.2, i32 3452, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.916 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: FclkSpreadPercent = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.917 = internal global ptr @sienna_cichlid_dump_pptable._entry.915, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.918 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.919, ptr @.str.134, ptr @.str.2, i32 3453, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.919 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: FclkSpreadFreq = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.920 = internal global ptr @sienna_cichlid_dump_pptable._entry.918, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.921 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.922, ptr @.str.134, ptr @.str.2, i32 3455, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.922 = internal constant { [37 x i8], [59 x i8] } { [37 x i8] c"amdgpu: MemoryChannelEnabled = 0x%x\0A\00", [59 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.923 = internal global ptr @sienna_cichlid_dump_pptable._entry.921, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.924 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.925, ptr @.str.134, ptr @.str.2, i32 3456, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.925 = internal constant { [29 x i8], [35 x i8] } { [29 x i8] c"amdgpu: DramBitWidth = 0x%x\0A\00", [35 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.926 = internal global ptr @sienna_cichlid_dump_pptable._entry.924, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.927 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.928, ptr @.str.134, ptr @.str.2, i32 3457, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.928 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: PaddingMem1[0] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.929 = internal global ptr @sienna_cichlid_dump_pptable._entry.927, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.930 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.931, ptr @.str.134, ptr @.str.2, i32 3458, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.931 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: PaddingMem1[1] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.932 = internal global ptr @sienna_cichlid_dump_pptable._entry.930, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.933 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.934, ptr @.str.134, ptr @.str.2, i32 3459, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.934 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: PaddingMem1[2] = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.935 = internal global ptr @sienna_cichlid_dump_pptable._entry.933, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.936 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.937, ptr @.str.134, ptr @.str.2, i32 3461, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.937 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: TotalBoardPower = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.938 = internal global ptr @sienna_cichlid_dump_pptable._entry.936, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.939 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.940, ptr @.str.134, ptr @.str.2, i32 3462, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.940 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: BoardPowerPadding = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.941 = internal global ptr @sienna_cichlid_dump_pptable._entry.939, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.942 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.943, ptr @.str.134, ptr @.str.2, i32 3464, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.943 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: XgmiLinkSpeed\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.944 = internal global ptr @sienna_cichlid_dump_pptable._entry.942, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.945 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3466, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.946 = internal global ptr @sienna_cichlid_dump_pptable._entry.945, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.947 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.948, ptr @.str.134, ptr @.str.2, i32 3467, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.948 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"amdgpu: XgmiLinkWidth\0A\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.949 = internal global ptr @sienna_cichlid_dump_pptable._entry.947, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.950 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3469, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.951 = internal global ptr @sienna_cichlid_dump_pptable._entry.950, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.952 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.953, ptr @.str.134, ptr @.str.2, i32 3470, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.953 = internal constant { [22 x i8], [42 x i8] } { [22 x i8] c"amdgpu: XgmiFclkFreq\0A\00", [42 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.954 = internal global ptr @sienna_cichlid_dump_pptable._entry.952, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.955 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3472, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.956 = internal global ptr @sienna_cichlid_dump_pptable._entry.955, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.957 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.958, ptr @.str.134, ptr @.str.2, i32 3473, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.958 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"amdgpu: XgmiSocVoltage\0A\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.959 = internal global ptr @sienna_cichlid_dump_pptable._entry.957, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.960 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.134, ptr @.str.2, i32 3475, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.961 = internal global ptr @sienna_cichlid_dump_pptable._entry.960, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.962 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.963, ptr @.str.134, ptr @.str.2, i32 3477, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.963 = internal constant { [27 x i8], [37 x i8] } { [27 x i8] c"amdgpu: HsrEnabled = 0x%x\0A\00", [37 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.964 = internal global ptr @sienna_cichlid_dump_pptable._entry.962, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.965 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.966, ptr @.str.134, ptr @.str.2, i32 3478, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.966 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"amdgpu: VddqOffEnabled = 0x%x\0A\00", [33 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.967 = internal global ptr @sienna_cichlid_dump_pptable._entry.965, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.968 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.969, ptr @.str.134, ptr @.str.2, i32 3479, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.969 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: PaddingUmcFlags[0] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.970 = internal global ptr @sienna_cichlid_dump_pptable._entry.968, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.971 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.972, ptr @.str.134, ptr @.str.2, i32 3480, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.972 = internal constant { [35 x i8], [61 x i8] } { [35 x i8] c"amdgpu: PaddingUmcFlags[1] = 0x%x\0A\00", [61 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.973 = internal global ptr @sienna_cichlid_dump_pptable._entry.971, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.974 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.975, ptr @.str.134, ptr @.str.2, i32 3482, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.975 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[0] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.976 = internal global ptr @sienna_cichlid_dump_pptable._entry.974, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.977 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.978, ptr @.str.134, ptr @.str.2, i32 3483, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.978 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[1] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.979 = internal global ptr @sienna_cichlid_dump_pptable._entry.977, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.980 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.981, ptr @.str.134, ptr @.str.2, i32 3484, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.981 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[2] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.982 = internal global ptr @sienna_cichlid_dump_pptable._entry.980, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.983 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.984, ptr @.str.134, ptr @.str.2, i32 3485, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.984 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[3] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.985 = internal global ptr @sienna_cichlid_dump_pptable._entry.983, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.986 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.987, ptr @.str.134, ptr @.str.2, i32 3486, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.987 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[4] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.988 = internal global ptr @sienna_cichlid_dump_pptable._entry.986, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.989 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.990, ptr @.str.134, ptr @.str.2, i32 3487, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.990 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[5] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.991 = internal global ptr @sienna_cichlid_dump_pptable._entry.989, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.992 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.993, ptr @.str.134, ptr @.str.2, i32 3488, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.993 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[6] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.994 = internal global ptr @sienna_cichlid_dump_pptable._entry.992, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.995 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.996, ptr @.str.134, ptr @.str.2, i32 3489, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.996 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[7] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.997 = internal global ptr @sienna_cichlid_dump_pptable._entry.995, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.998 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.999, ptr @.str.134, ptr @.str.2, i32 3490, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.999 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[8] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1000 = internal global ptr @sienna_cichlid_dump_pptable._entry.998, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1001 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1002, ptr @.str.134, ptr @.str.2, i32 3491, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1002 = internal constant { [33 x i8], [63 x i8] } { [33 x i8] c"amdgpu: BoardReserved[9] = 0x%x\0A\00", [63 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1003 = internal global ptr @sienna_cichlid_dump_pptable._entry.1001, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1004 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1005, ptr @.str.134, ptr @.str.2, i32 3492, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1005 = internal constant { [34 x i8], [62 x i8] } { [34 x i8] c"amdgpu: BoardReserved[10] = 0x%x\0A\00", [62 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1006 = internal global ptr @sienna_cichlid_dump_pptable._entry.1004, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1007 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1008, ptr @.str.134, ptr @.str.2, i32 3494, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1008 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[0] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1009 = internal global ptr @sienna_cichlid_dump_pptable._entry.1007, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1010 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1011, ptr @.str.134, ptr @.str.2, i32 3495, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1011 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[1] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1012 = internal global ptr @sienna_cichlid_dump_pptable._entry.1010, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1013 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1014, ptr @.str.134, ptr @.str.2, i32 3496, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1014 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[2] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1015 = internal global ptr @sienna_cichlid_dump_pptable._entry.1013, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1016 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1017, ptr @.str.134, ptr @.str.2, i32 3497, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1017 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[3] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1018 = internal global ptr @sienna_cichlid_dump_pptable._entry.1016, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1019 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1020, ptr @.str.134, ptr @.str.2, i32 3498, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1020 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[4] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1021 = internal global ptr @sienna_cichlid_dump_pptable._entry.1019, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1022 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1023, ptr @.str.134, ptr @.str.2, i32 3499, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1023 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[5] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1024 = internal global ptr @sienna_cichlid_dump_pptable._entry.1022, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1025 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1026, ptr @.str.134, ptr @.str.2, i32 3500, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1026 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[6] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1027 = internal global ptr @sienna_cichlid_dump_pptable._entry.1025, section ".printk_index", align 4
@sienna_cichlid_dump_pptable._entry.1028 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1029, ptr @.str.134, ptr @.str.2, i32 3501, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1029 = internal constant { [32 x i8], [32 x i8] } { [32 x i8] c"amdgpu: MmHubPadding[7] = 0x%x\0A\00", [32 x i8] zeroinitializer }, align 32
@sienna_cichlid_dump_pptable._entry_ptr.1030 = internal global ptr @sienna_cichlid_dump_pptable._entry.1028, section ".printk_index", align 4
@beige_goby_dump_pptable._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.133, ptr @.str.1031, ptr @.str.2, i32 2243, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1031 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"beige_goby_dump_pptable\00", [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr = internal global ptr @beige_goby_dump_pptable._entry, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1032 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.136, ptr @.str.1031, ptr @.str.2, i32 2245, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1033 = internal global ptr @beige_goby_dump_pptable._entry.1032, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1034 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.139, ptr @.str.1031, ptr @.str.2, i32 2246, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1035 = internal global ptr @beige_goby_dump_pptable._entry.1034, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1036 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.142, ptr @.str.1031, ptr @.str.2, i32 2247, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1037 = internal global ptr @beige_goby_dump_pptable._entry.1036, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1038 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.145, ptr @.str.1031, ptr @.str.2, i32 2250, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1039 = internal global ptr @beige_goby_dump_pptable._entry.1038, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1040 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.148, ptr @.str.1031, ptr @.str.2, i32 2251, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1041 = internal global ptr @beige_goby_dump_pptable._entry.1040, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1042 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.151, ptr @.str.1031, ptr @.str.2, i32 2252, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1043 = internal global ptr @beige_goby_dump_pptable._entry.1042, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1044 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.154, ptr @.str.1031, ptr @.str.2, i32 2253, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1045 = internal global ptr @beige_goby_dump_pptable._entry.1044, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1046 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.157, ptr @.str.1031, ptr @.str.2, i32 2257, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1047 = internal global ptr @beige_goby_dump_pptable._entry.1046, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1048 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.160, ptr @.str.1031, ptr @.str.2, i32 2258, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1049 = internal global ptr @beige_goby_dump_pptable._entry.1048, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1050 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.163, ptr @.str.1031, ptr @.str.2, i32 2262, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1051 = internal global ptr @beige_goby_dump_pptable._entry.1050, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1052 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.166, ptr @.str.1031, ptr @.str.2, i32 2265, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1053 = internal global ptr @beige_goby_dump_pptable._entry.1052, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1054 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.169, ptr @.str.1031, ptr @.str.2, i32 2266, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1055 = internal global ptr @beige_goby_dump_pptable._entry.1054, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1056 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.172, ptr @.str.1031, ptr @.str.2, i32 2267, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1057 = internal global ptr @beige_goby_dump_pptable._entry.1056, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1058 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.175, ptr @.str.1031, ptr @.str.2, i32 2268, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1059 = internal global ptr @beige_goby_dump_pptable._entry.1058, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1060 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.178, ptr @.str.1031, ptr @.str.2, i32 2269, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1061 = internal global ptr @beige_goby_dump_pptable._entry.1060, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1062 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.181, ptr @.str.1031, ptr @.str.2, i32 2271, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1063 = internal global ptr @beige_goby_dump_pptable._entry.1062, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1064 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.184, ptr @.str.1031, ptr @.str.2, i32 2273, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1065 = internal global ptr @beige_goby_dump_pptable._entry.1064, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1066 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.187, ptr @.str.1031, ptr @.str.2, i32 2274, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1067 = internal global ptr @beige_goby_dump_pptable._entry.1066, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1068 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.190, ptr @.str.1031, ptr @.str.2, i32 2276, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1069 = internal global ptr @beige_goby_dump_pptable._entry.1068, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1070 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.193, ptr @.str.1031, ptr @.str.2, i32 2278, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1071 = internal global ptr @beige_goby_dump_pptable._entry.1070, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1072 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.196, ptr @.str.1031, ptr @.str.2, i32 2280, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1073 = internal global ptr @beige_goby_dump_pptable._entry.1072, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1074 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.199, ptr @.str.1031, ptr @.str.2, i32 2281, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1075 = internal global ptr @beige_goby_dump_pptable._entry.1074, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1076 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.202, ptr @.str.1031, ptr @.str.2, i32 2282, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1077 = internal global ptr @beige_goby_dump_pptable._entry.1076, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1078 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.205, ptr @.str.1031, ptr @.str.2, i32 2283, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1079 = internal global ptr @beige_goby_dump_pptable._entry.1078, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1080 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.208, ptr @.str.1031, ptr @.str.2, i32 2285, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1081 = internal global ptr @beige_goby_dump_pptable._entry.1080, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1082 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.214, ptr @.str.1031, ptr @.str.2, i32 2287, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1083 = internal global ptr @beige_goby_dump_pptable._entry.1082, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1084 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.226, ptr @.str.1031, ptr @.str.2, i32 2289, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1085 = internal global ptr @beige_goby_dump_pptable._entry.1084, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1086 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.229, ptr @.str.1031, ptr @.str.2, i32 2290, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1087 = internal global ptr @beige_goby_dump_pptable._entry.1086, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1088 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.232, ptr @.str.1031, ptr @.str.2, i32 2291, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1089 = internal global ptr @beige_goby_dump_pptable._entry.1088, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1090 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.235, ptr @.str.1031, ptr @.str.2, i32 2292, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1091 = internal global ptr @beige_goby_dump_pptable._entry.1090, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1092 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.238, ptr @.str.1031, ptr @.str.2, i32 2294, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1093 = internal global ptr @beige_goby_dump_pptable._entry.1092, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1094 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.241, ptr @.str.1031, ptr @.str.2, i32 2295, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1095 = internal global ptr @beige_goby_dump_pptable._entry.1094, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1096 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.244, ptr @.str.1031, ptr @.str.2, i32 2297, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1097 = internal global ptr @beige_goby_dump_pptable._entry.1096, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1098 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.247, ptr @.str.1031, ptr @.str.2, i32 2298, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1099 = internal global ptr @beige_goby_dump_pptable._entry.1098, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1100 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.250, ptr @.str.1031, ptr @.str.2, i32 2299, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1101 = internal global ptr @beige_goby_dump_pptable._entry.1100, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1102 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.253, ptr @.str.1031, ptr @.str.2, i32 2300, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1103 = internal global ptr @beige_goby_dump_pptable._entry.1102, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1104 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.256, ptr @.str.1031, ptr @.str.2, i32 2301, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1105 = internal global ptr @beige_goby_dump_pptable._entry.1104, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1106 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.259, ptr @.str.1031, ptr @.str.2, i32 2302, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1107 = internal global ptr @beige_goby_dump_pptable._entry.1106, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1108 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.262, ptr @.str.1031, ptr @.str.2, i32 2303, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1109 = internal global ptr @beige_goby_dump_pptable._entry.1108, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1110 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.265, ptr @.str.1031, ptr @.str.2, i32 2304, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1111 = internal global ptr @beige_goby_dump_pptable._entry.1110, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1112 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.268, ptr @.str.1031, ptr @.str.2, i32 2325, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1113 = internal global ptr @beige_goby_dump_pptable._entry.1112, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1114 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.271, ptr @.str.1031, ptr @.str.2, i32 2346, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1115 = internal global ptr @beige_goby_dump_pptable._entry.1114, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1116 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.274, ptr @.str.1031, ptr @.str.2, i32 2367, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1117 = internal global ptr @beige_goby_dump_pptable._entry.1116, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1118 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.277, ptr @.str.1031, ptr @.str.2, i32 2388, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1119 = internal global ptr @beige_goby_dump_pptable._entry.1118, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1120 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.280, ptr @.str.1031, ptr @.str.2, i32 2409, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1121 = internal global ptr @beige_goby_dump_pptable._entry.1120, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1122 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.283, ptr @.str.1031, ptr @.str.2, i32 2430, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1123 = internal global ptr @beige_goby_dump_pptable._entry.1122, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1124 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.286, ptr @.str.1031, ptr @.str.2, i32 2451, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1125 = internal global ptr @beige_goby_dump_pptable._entry.1124, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1126 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.289, ptr @.str.1031, ptr @.str.2, i32 2472, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1127 = internal global ptr @beige_goby_dump_pptable._entry.1126, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1128 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.292, ptr @.str.1031, ptr @.str.2, i32 2474, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1129 = internal global ptr @beige_goby_dump_pptable._entry.1128, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1130 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2476, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1131 = internal global ptr @beige_goby_dump_pptable._entry.1130, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1132 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.298, ptr @.str.1031, ptr @.str.2, i32 2478, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1133 = internal global ptr @beige_goby_dump_pptable._entry.1132, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1134 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2480, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1135 = internal global ptr @beige_goby_dump_pptable._entry.1134, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1136 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.303, ptr @.str.1031, ptr @.str.2, i32 2482, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1137 = internal global ptr @beige_goby_dump_pptable._entry.1136, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1138 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2484, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1139 = internal global ptr @beige_goby_dump_pptable._entry.1138, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1140 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.308, ptr @.str.1031, ptr @.str.2, i32 2486, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1141 = internal global ptr @beige_goby_dump_pptable._entry.1140, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1142 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2488, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1143 = internal global ptr @beige_goby_dump_pptable._entry.1142, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1144 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.313, ptr @.str.1031, ptr @.str.2, i32 2490, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1145 = internal global ptr @beige_goby_dump_pptable._entry.1144, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1146 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2492, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1147 = internal global ptr @beige_goby_dump_pptable._entry.1146, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1148 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.318, ptr @.str.1031, ptr @.str.2, i32 2494, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1149 = internal global ptr @beige_goby_dump_pptable._entry.1148, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1150 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.295, ptr @.str.1031, ptr @.str.2, i32 2496, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1151 = internal global ptr @beige_goby_dump_pptable._entry.1150, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1152 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.323, ptr @.str.1031, ptr @.str.2, i32 2498, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1153 = internal global ptr @beige_goby_dump_pptable._entry.1152, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1154 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.326, ptr @.str.1031, ptr @.str.2, i32 2499, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1155 = internal global ptr @beige_goby_dump_pptable._entry.1154, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1156 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.329, ptr @.str.1031, ptr @.str.2, i32 2500, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1157 = internal global ptr @beige_goby_dump_pptable._entry.1156, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1158 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.332, ptr @.str.1031, ptr @.str.2, i32 2501, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1159 = internal global ptr @beige_goby_dump_pptable._entry.1158, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1160 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.335, ptr @.str.1031, ptr @.str.2, i32 2502, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1161 = internal global ptr @beige_goby_dump_pptable._entry.1160, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1162 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.338, ptr @.str.1031, ptr @.str.2, i32 2503, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1163 = internal global ptr @beige_goby_dump_pptable._entry.1162, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1164 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.341, ptr @.str.1031, ptr @.str.2, i32 2504, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1165 = internal global ptr @beige_goby_dump_pptable._entry.1164, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1166 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.344, ptr @.str.1031, ptr @.str.2, i32 2505, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1167 = internal global ptr @beige_goby_dump_pptable._entry.1166, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1168 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.347, ptr @.str.1031, ptr @.str.2, i32 2506, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1169 = internal global ptr @beige_goby_dump_pptable._entry.1168, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1170 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.350, ptr @.str.1031, ptr @.str.2, i32 2508, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1171 = internal global ptr @beige_goby_dump_pptable._entry.1170, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1172 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2510, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1173 = internal global ptr @beige_goby_dump_pptable._entry.1172, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1174 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.356, ptr @.str.1031, ptr @.str.2, i32 2512, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1175 = internal global ptr @beige_goby_dump_pptable._entry.1174, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1176 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.359, ptr @.str.1031, ptr @.str.2, i32 2513, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1177 = internal global ptr @beige_goby_dump_pptable._entry.1176, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1178 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.362, ptr @.str.1031, ptr @.str.2, i32 2515, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1179 = internal global ptr @beige_goby_dump_pptable._entry.1178, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1180 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2517, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1181 = internal global ptr @beige_goby_dump_pptable._entry.1180, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1182 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.367, ptr @.str.1031, ptr @.str.2, i32 2519, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1183 = internal global ptr @beige_goby_dump_pptable._entry.1182, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1184 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2521, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1185 = internal global ptr @beige_goby_dump_pptable._entry.1184, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1186 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.372, ptr @.str.1031, ptr @.str.2, i32 2523, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1187 = internal global ptr @beige_goby_dump_pptable._entry.1186, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1188 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2525, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1189 = internal global ptr @beige_goby_dump_pptable._entry.1188, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1190 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.377, ptr @.str.1031, ptr @.str.2, i32 2527, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1191 = internal global ptr @beige_goby_dump_pptable._entry.1190, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1192 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2529, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1193 = internal global ptr @beige_goby_dump_pptable._entry.1192, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1194 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.382, ptr @.str.1031, ptr @.str.2, i32 2531, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1195 = internal global ptr @beige_goby_dump_pptable._entry.1194, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1196 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.385, ptr @.str.1031, ptr @.str.2, i32 2532, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1197 = internal global ptr @beige_goby_dump_pptable._entry.1196, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1198 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.388, ptr @.str.1031, ptr @.str.2, i32 2533, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1199 = internal global ptr @beige_goby_dump_pptable._entry.1198, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1200 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.391, ptr @.str.1031, ptr @.str.2, i32 2534, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1201 = internal global ptr @beige_goby_dump_pptable._entry.1200, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1202 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.394, ptr @.str.1031, ptr @.str.2, i32 2535, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1203 = internal global ptr @beige_goby_dump_pptable._entry.1202, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1204 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.397, ptr @.str.1031, ptr @.str.2, i32 2537, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1205 = internal global ptr @beige_goby_dump_pptable._entry.1204, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1206 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.400, ptr @.str.1031, ptr @.str.2, i32 2539, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1207 = internal global ptr @beige_goby_dump_pptable._entry.1206, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1208 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.403, ptr @.str.1031, ptr @.str.2, i32 2540, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1209 = internal global ptr @beige_goby_dump_pptable._entry.1208, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1210 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.406, ptr @.str.1031, ptr @.str.2, i32 2541, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1211 = internal global ptr @beige_goby_dump_pptable._entry.1210, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1212 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.409, ptr @.str.1031, ptr @.str.2, i32 2542, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1213 = internal global ptr @beige_goby_dump_pptable._entry.1212, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1214 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.412, ptr @.str.1031, ptr @.str.2, i32 2543, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1215 = internal global ptr @beige_goby_dump_pptable._entry.1214, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1216 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.415, ptr @.str.1031, ptr @.str.2, i32 2544, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1217 = internal global ptr @beige_goby_dump_pptable._entry.1216, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1218 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.418, ptr @.str.1031, ptr @.str.2, i32 2545, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1219 = internal global ptr @beige_goby_dump_pptable._entry.1218, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1220 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.421, ptr @.str.1031, ptr @.str.2, i32 2546, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1221 = internal global ptr @beige_goby_dump_pptable._entry.1220, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1222 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.424, ptr @.str.1031, ptr @.str.2, i32 2547, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1223 = internal global ptr @beige_goby_dump_pptable._entry.1222, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1224 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.427, ptr @.str.1031, ptr @.str.2, i32 2548, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1225 = internal global ptr @beige_goby_dump_pptable._entry.1224, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1226 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.430, ptr @.str.1031, ptr @.str.2, i32 2549, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1227 = internal global ptr @beige_goby_dump_pptable._entry.1226, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1228 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.433, ptr @.str.1031, ptr @.str.2, i32 2551, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1229 = internal global ptr @beige_goby_dump_pptable._entry.1228, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1230 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.436, ptr @.str.1031, ptr @.str.2, i32 2552, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1231 = internal global ptr @beige_goby_dump_pptable._entry.1230, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1232 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.439, ptr @.str.1031, ptr @.str.2, i32 2553, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1233 = internal global ptr @beige_goby_dump_pptable._entry.1232, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1234 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.442, ptr @.str.1031, ptr @.str.2, i32 2554, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1235 = internal global ptr @beige_goby_dump_pptable._entry.1234, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1236 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.445, ptr @.str.1031, ptr @.str.2, i32 2555, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1237 = internal global ptr @beige_goby_dump_pptable._entry.1236, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1238 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.448, ptr @.str.1031, ptr @.str.2, i32 2556, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1239 = internal global ptr @beige_goby_dump_pptable._entry.1238, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1240 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.451, ptr @.str.1031, ptr @.str.2, i32 2558, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1241 = internal global ptr @beige_goby_dump_pptable._entry.1240, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1242 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.454, ptr @.str.1031, ptr @.str.2, i32 2559, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1243 = internal global ptr @beige_goby_dump_pptable._entry.1242, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1244 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.457, ptr @.str.1031, ptr @.str.2, i32 2560, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1245 = internal global ptr @beige_goby_dump_pptable._entry.1244, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1246 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.460, ptr @.str.1031, ptr @.str.2, i32 2561, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1247 = internal global ptr @beige_goby_dump_pptable._entry.1246, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1248 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.463, ptr @.str.1031, ptr @.str.2, i32 2562, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1249 = internal global ptr @beige_goby_dump_pptable._entry.1248, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1250 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.466, ptr @.str.1031, ptr @.str.2, i32 2564, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1251 = internal global ptr @beige_goby_dump_pptable._entry.1250, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1252 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2566, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1253 = internal global ptr @beige_goby_dump_pptable._entry.1252, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1254 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.471, ptr @.str.1031, ptr @.str.2, i32 2568, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1255 = internal global ptr @beige_goby_dump_pptable._entry.1254, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1256 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.474, ptr @.str.1031, ptr @.str.2, i32 2569, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1257 = internal global ptr @beige_goby_dump_pptable._entry.1256, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1258 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.477, ptr @.str.1031, ptr @.str.2, i32 2570, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1259 = internal global ptr @beige_goby_dump_pptable._entry.1258, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1260 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.480, ptr @.str.1031, ptr @.str.2, i32 2571, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1261 = internal global ptr @beige_goby_dump_pptable._entry.1260, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1262 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.483, ptr @.str.1031, ptr @.str.2, i32 2573, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1263 = internal global ptr @beige_goby_dump_pptable._entry.1262, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1264 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2575, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1265 = internal global ptr @beige_goby_dump_pptable._entry.1264, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1266 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.488, ptr @.str.1031, ptr @.str.2, i32 2577, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1267 = internal global ptr @beige_goby_dump_pptable._entry.1266, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1268 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.491, ptr @.str.1031, ptr @.str.2, i32 2579, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1269 = internal global ptr @beige_goby_dump_pptable._entry.1268, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1270 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.494, ptr @.str.1031, ptr @.str.2, i32 2581, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1271 = internal global ptr @beige_goby_dump_pptable._entry.1270, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1272 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.497, ptr @.str.1031, ptr @.str.2, i32 2582, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1273 = internal global ptr @beige_goby_dump_pptable._entry.1272, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1274 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.491, ptr @.str.1031, ptr @.str.2, i32 2584, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1275 = internal global ptr @beige_goby_dump_pptable._entry.1274, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1276 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.494, ptr @.str.1031, ptr @.str.2, i32 2586, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1277 = internal global ptr @beige_goby_dump_pptable._entry.1276, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1278 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.504, ptr @.str.1031, ptr @.str.2, i32 2587, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1279 = internal global ptr @beige_goby_dump_pptable._entry.1278, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1280 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.507, ptr @.str.1031, ptr @.str.2, i32 2588, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1281 = internal global ptr @beige_goby_dump_pptable._entry.1280, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1282 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.510, ptr @.str.1031, ptr @.str.2, i32 2590, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1283 = internal global ptr @beige_goby_dump_pptable._entry.1282, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1284 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2592, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1285 = internal global ptr @beige_goby_dump_pptable._entry.1284, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1286 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.515, ptr @.str.1031, ptr @.str.2, i32 2594, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1287 = internal global ptr @beige_goby_dump_pptable._entry.1286, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1288 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2596, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1289 = internal global ptr @beige_goby_dump_pptable._entry.1288, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1290 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.520, ptr @.str.1031, ptr @.str.2, i32 2598, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1291 = internal global ptr @beige_goby_dump_pptable._entry.1290, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1292 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2600, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1293 = internal global ptr @beige_goby_dump_pptable._entry.1292, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1294 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.525, ptr @.str.1031, ptr @.str.2, i32 2602, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1295 = internal global ptr @beige_goby_dump_pptable._entry.1294, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1296 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.528, ptr @.str.1031, ptr @.str.2, i32 2603, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1297 = internal global ptr @beige_goby_dump_pptable._entry.1296, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1298 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.531, ptr @.str.1031, ptr @.str.2, i32 2605, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1299 = internal global ptr @beige_goby_dump_pptable._entry.1298, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1300 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2607, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1301 = internal global ptr @beige_goby_dump_pptable._entry.1300, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1302 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.536, ptr @.str.1031, ptr @.str.2, i32 2609, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1303 = internal global ptr @beige_goby_dump_pptable._entry.1302, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1304 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.539, ptr @.str.1031, ptr @.str.2, i32 2610, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1305 = internal global ptr @beige_goby_dump_pptable._entry.1304, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1306 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.542, ptr @.str.1031, ptr @.str.2, i32 2611, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1307 = internal global ptr @beige_goby_dump_pptable._entry.1306, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1308 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.545, ptr @.str.1031, ptr @.str.2, i32 2612, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1309 = internal global ptr @beige_goby_dump_pptable._entry.1308, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1310 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.548, ptr @.str.1031, ptr @.str.2, i32 2613, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1311 = internal global ptr @beige_goby_dump_pptable._entry.1310, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1312 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.551, ptr @.str.1031, ptr @.str.2, i32 2614, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1313 = internal global ptr @beige_goby_dump_pptable._entry.1312, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1314 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.554, ptr @.str.1031, ptr @.str.2, i32 2615, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1315 = internal global ptr @beige_goby_dump_pptable._entry.1314, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1316 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.557, ptr @.str.1031, ptr @.str.2, i32 2616, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1317 = internal global ptr @beige_goby_dump_pptable._entry.1316, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1318 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.560, ptr @.str.1031, ptr @.str.2, i32 2617, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1319 = internal global ptr @beige_goby_dump_pptable._entry.1318, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1320 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.563, ptr @.str.1031, ptr @.str.2, i32 2618, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1321 = internal global ptr @beige_goby_dump_pptable._entry.1320, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1322 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.566, ptr @.str.1031, ptr @.str.2, i32 2619, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1323 = internal global ptr @beige_goby_dump_pptable._entry.1322, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1324 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.569, ptr @.str.1031, ptr @.str.2, i32 2620, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1325 = internal global ptr @beige_goby_dump_pptable._entry.1324, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1326 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.572, ptr @.str.1031, ptr @.str.2, i32 2622, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1327 = internal global ptr @beige_goby_dump_pptable._entry.1326, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1328 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.575, ptr @.str.1031, ptr @.str.2, i32 2623, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1329 = internal global ptr @beige_goby_dump_pptable._entry.1328, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1330 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.578, ptr @.str.1031, ptr @.str.2, i32 2624, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1331 = internal global ptr @beige_goby_dump_pptable._entry.1330, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1332 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.581, ptr @.str.1031, ptr @.str.2, i32 2625, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1333 = internal global ptr @beige_goby_dump_pptable._entry.1332, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1334 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.584, ptr @.str.1031, ptr @.str.2, i32 2627, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1335 = internal global ptr @beige_goby_dump_pptable._entry.1334, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1336 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.587, ptr @.str.1031, ptr @.str.2, i32 2628, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1337 = internal global ptr @beige_goby_dump_pptable._entry.1336, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1338 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.590, ptr @.str.1031, ptr @.str.2, i32 2629, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1339 = internal global ptr @beige_goby_dump_pptable._entry.1338, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1340 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.593, ptr @.str.1031, ptr @.str.2, i32 2630, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1341 = internal global ptr @beige_goby_dump_pptable._entry.1340, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1342 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.596, ptr @.str.1031, ptr @.str.2, i32 2635, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1343 = internal global ptr @beige_goby_dump_pptable._entry.1342, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1344 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.599, ptr @.str.1031, ptr @.str.2, i32 2639, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1345 = internal global ptr @beige_goby_dump_pptable._entry.1344, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1346 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.602, ptr @.str.1031, ptr @.str.2, i32 2643, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1347 = internal global ptr @beige_goby_dump_pptable._entry.1346, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1348 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.605, ptr @.str.1031, ptr @.str.2, i32 2647, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1349 = internal global ptr @beige_goby_dump_pptable._entry.1348, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1350 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.608, ptr @.str.1031, ptr @.str.2, i32 2651, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1351 = internal global ptr @beige_goby_dump_pptable._entry.1350, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1352 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.611, ptr @.str.1031, ptr @.str.2, i32 2654, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1353 = internal global ptr @beige_goby_dump_pptable._entry.1352, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1354 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.614, ptr @.str.1031, ptr @.str.2, i32 2657, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1355 = internal global ptr @beige_goby_dump_pptable._entry.1354, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1356 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.617, ptr @.str.1031, ptr @.str.2, i32 2659, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1357 = internal global ptr @beige_goby_dump_pptable._entry.1356, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1358 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.620, ptr @.str.1031, ptr @.str.2, i32 2662, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1359 = internal global ptr @beige_goby_dump_pptable._entry.1358, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1360 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.623, ptr @.str.1031, ptr @.str.2, i32 2664, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1361 = internal global ptr @beige_goby_dump_pptable._entry.1360, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1362 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.626, ptr @.str.1031, ptr @.str.2, i32 2670, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1363 = internal global ptr @beige_goby_dump_pptable._entry.1362, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1364 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.629, ptr @.str.1031, ptr @.str.2, i32 2674, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1365 = internal global ptr @beige_goby_dump_pptable._entry.1364, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1366 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.632, ptr @.str.1031, ptr @.str.2, i32 2676, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1367 = internal global ptr @beige_goby_dump_pptable._entry.1366, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1368 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.635, ptr @.str.1031, ptr @.str.2, i32 2677, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1369 = internal global ptr @beige_goby_dump_pptable._entry.1368, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1370 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.638, ptr @.str.1031, ptr @.str.2, i32 2679, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1371 = internal global ptr @beige_goby_dump_pptable._entry.1370, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1372 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.641, ptr @.str.1031, ptr @.str.2, i32 2680, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1373 = internal global ptr @beige_goby_dump_pptable._entry.1372, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1374 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.644, ptr @.str.1031, ptr @.str.2, i32 2681, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1375 = internal global ptr @beige_goby_dump_pptable._entry.1374, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1376 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.647, ptr @.str.1031, ptr @.str.2, i32 2682, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1377 = internal global ptr @beige_goby_dump_pptable._entry.1376, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1378 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.650, ptr @.str.1031, ptr @.str.2, i32 2684, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1379 = internal global ptr @beige_goby_dump_pptable._entry.1378, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1380 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.653, ptr @.str.1031, ptr @.str.2, i32 2685, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1381 = internal global ptr @beige_goby_dump_pptable._entry.1380, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1382 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.656, ptr @.str.1031, ptr @.str.2, i32 2686, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1383 = internal global ptr @beige_goby_dump_pptable._entry.1382, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1384 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.659, ptr @.str.1031, ptr @.str.2, i32 2687, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1385 = internal global ptr @beige_goby_dump_pptable._entry.1384, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1386 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.662, ptr @.str.1031, ptr @.str.2, i32 2689, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1387 = internal global ptr @beige_goby_dump_pptable._entry.1386, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1388 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.665, ptr @.str.1031, ptr @.str.2, i32 2690, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1389 = internal global ptr @beige_goby_dump_pptable._entry.1388, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1390 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.668, ptr @.str.1031, ptr @.str.2, i32 2692, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1391 = internal global ptr @beige_goby_dump_pptable._entry.1390, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1392 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2694, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1393 = internal global ptr @beige_goby_dump_pptable._entry.1392, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1394 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.673, ptr @.str.1031, ptr @.str.2, i32 2695, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1395 = internal global ptr @beige_goby_dump_pptable._entry.1394, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1396 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.676, ptr @.str.1031, ptr @.str.2, i32 2696, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1397 = internal global ptr @beige_goby_dump_pptable._entry.1396, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1398 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.679, ptr @.str.1031, ptr @.str.2, i32 2698, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1399 = internal global ptr @beige_goby_dump_pptable._entry.1398, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1400 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.682, ptr @.str.1031, ptr @.str.2, i32 2702, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1401 = internal global ptr @beige_goby_dump_pptable._entry.1400, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1402 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.685, ptr @.str.1031, ptr @.str.2, i32 2706, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1403 = internal global ptr @beige_goby_dump_pptable._entry.1402, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1404 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.688, ptr @.str.1031, ptr @.str.2, i32 2710, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1405 = internal global ptr @beige_goby_dump_pptable._entry.1404, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1406 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.691, ptr @.str.1031, ptr @.str.2, i32 2714, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1407 = internal global ptr @beige_goby_dump_pptable._entry.1406, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1408 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.694, ptr @.str.1031, ptr @.str.2, i32 2716, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1409 = internal global ptr @beige_goby_dump_pptable._entry.1408, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1410 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.697, ptr @.str.1031, ptr @.str.2, i32 2717, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1411 = internal global ptr @beige_goby_dump_pptable._entry.1410, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1412 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.700, ptr @.str.1031, ptr @.str.2, i32 2718, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1413 = internal global ptr @beige_goby_dump_pptable._entry.1412, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1414 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.703, ptr @.str.1031, ptr @.str.2, i32 2719, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1415 = internal global ptr @beige_goby_dump_pptable._entry.1414, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1416 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.706, ptr @.str.1031, ptr @.str.2, i32 2720, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1417 = internal global ptr @beige_goby_dump_pptable._entry.1416, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1418 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.709, ptr @.str.1031, ptr @.str.2, i32 2721, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1419 = internal global ptr @beige_goby_dump_pptable._entry.1418, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1420 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.712, ptr @.str.1031, ptr @.str.2, i32 2722, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1421 = internal global ptr @beige_goby_dump_pptable._entry.1420, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1422 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.715, ptr @.str.1031, ptr @.str.2, i32 2723, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1423 = internal global ptr @beige_goby_dump_pptable._entry.1422, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1424 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.718, ptr @.str.1031, ptr @.str.2, i32 2725, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1425 = internal global ptr @beige_goby_dump_pptable._entry.1424, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1426 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.721, ptr @.str.1031, ptr @.str.2, i32 2726, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1427 = internal global ptr @beige_goby_dump_pptable._entry.1426, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1428 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.724, ptr @.str.1031, ptr @.str.2, i32 2727, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1429 = internal global ptr @beige_goby_dump_pptable._entry.1428, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1430 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.727, ptr @.str.1031, ptr @.str.2, i32 2728, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1431 = internal global ptr @beige_goby_dump_pptable._entry.1430, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1432 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.730, ptr @.str.1031, ptr @.str.2, i32 2729, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1433 = internal global ptr @beige_goby_dump_pptable._entry.1432, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1434 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.733, ptr @.str.1031, ptr @.str.2, i32 2730, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1435 = internal global ptr @beige_goby_dump_pptable._entry.1434, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1436 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.736, ptr @.str.1031, ptr @.str.2, i32 2733, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1437 = internal global ptr @beige_goby_dump_pptable._entry.1436, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1438 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.739, ptr @.str.1031, ptr @.str.2, i32 2735, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1439 = internal global ptr @beige_goby_dump_pptable._entry.1438, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1440 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.742, ptr @.str.1031, ptr @.str.2, i32 2737, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1441 = internal global ptr @beige_goby_dump_pptable._entry.1440, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1442 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.745, ptr @.str.1031, ptr @.str.2, i32 2739, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1443 = internal global ptr @beige_goby_dump_pptable._entry.1442, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1444 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.748, ptr @.str.1031, ptr @.str.2, i32 2741, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1445 = internal global ptr @beige_goby_dump_pptable._entry.1444, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1446 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.751, ptr @.str.1031, ptr @.str.2, i32 2743, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1447 = internal global ptr @beige_goby_dump_pptable._entry.1446, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1448 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.754, ptr @.str.1031, ptr @.str.2, i32 2745, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1449 = internal global ptr @beige_goby_dump_pptable._entry.1448, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1450 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.757, ptr @.str.1031, ptr @.str.2, i32 2747, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1451 = internal global ptr @beige_goby_dump_pptable._entry.1450, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1452 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.760, ptr @.str.1031, ptr @.str.2, i32 2749, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1453 = internal global ptr @beige_goby_dump_pptable._entry.1452, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1454 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.763, ptr @.str.1031, ptr @.str.2, i32 2752, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1455 = internal global ptr @beige_goby_dump_pptable._entry.1454, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1456 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.766, ptr @.str.1031, ptr @.str.2, i32 2753, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1457 = internal global ptr @beige_goby_dump_pptable._entry.1456, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1458 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.769, ptr @.str.1031, ptr @.str.2, i32 2754, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1459 = internal global ptr @beige_goby_dump_pptable._entry.1458, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1460 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.772, ptr @.str.1031, ptr @.str.2, i32 2755, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1461 = internal global ptr @beige_goby_dump_pptable._entry.1460, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1462 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.775, ptr @.str.1031, ptr @.str.2, i32 2757, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1463 = internal global ptr @beige_goby_dump_pptable._entry.1462, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1464 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.778, ptr @.str.1031, ptr @.str.2, i32 2758, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1465 = internal global ptr @beige_goby_dump_pptable._entry.1464, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1466 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.781, ptr @.str.1031, ptr @.str.2, i32 2759, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1467 = internal global ptr @beige_goby_dump_pptable._entry.1466, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1468 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.784, ptr @.str.1031, ptr @.str.2, i32 2760, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1469 = internal global ptr @beige_goby_dump_pptable._entry.1468, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1470 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.787, ptr @.str.1031, ptr @.str.2, i32 2761, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1471 = internal global ptr @beige_goby_dump_pptable._entry.1470, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1472 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.790, ptr @.str.1031, ptr @.str.2, i32 2762, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1473 = internal global ptr @beige_goby_dump_pptable._entry.1472, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1474 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.793, ptr @.str.1031, ptr @.str.2, i32 2763, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1475 = internal global ptr @beige_goby_dump_pptable._entry.1474, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1476 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.796, ptr @.str.1031, ptr @.str.2, i32 2764, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1477 = internal global ptr @beige_goby_dump_pptable._entry.1476, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1478 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.799, ptr @.str.1031, ptr @.str.2, i32 2765, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1479 = internal global ptr @beige_goby_dump_pptable._entry.1478, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1480 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.802, ptr @.str.1031, ptr @.str.2, i32 2767, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1481 = internal global ptr @beige_goby_dump_pptable._entry.1480, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1482 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.805, ptr @.str.1031, ptr @.str.2, i32 2768, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1483 = internal global ptr @beige_goby_dump_pptable._entry.1482, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1484 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.808, ptr @.str.1031, ptr @.str.2, i32 2769, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1485 = internal global ptr @beige_goby_dump_pptable._entry.1484, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1486 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.811, ptr @.str.1031, ptr @.str.2, i32 2771, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1487 = internal global ptr @beige_goby_dump_pptable._entry.1486, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1488 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.814, ptr @.str.1031, ptr @.str.2, i32 2772, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1489 = internal global ptr @beige_goby_dump_pptable._entry.1488, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1490 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.817, ptr @.str.1031, ptr @.str.2, i32 2773, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1491 = internal global ptr @beige_goby_dump_pptable._entry.1490, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1492 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.820, ptr @.str.1031, ptr @.str.2, i32 2775, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1493 = internal global ptr @beige_goby_dump_pptable._entry.1492, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1494 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.823, ptr @.str.1031, ptr @.str.2, i32 2776, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1495 = internal global ptr @beige_goby_dump_pptable._entry.1494, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1496 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.826, ptr @.str.1031, ptr @.str.2, i32 2777, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1497 = internal global ptr @beige_goby_dump_pptable._entry.1496, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1498 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.829, ptr @.str.1031, ptr @.str.2, i32 2779, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1499 = internal global ptr @beige_goby_dump_pptable._entry.1498, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1500 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.832, ptr @.str.1031, ptr @.str.2, i32 2780, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1501 = internal global ptr @beige_goby_dump_pptable._entry.1500, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1502 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.835, ptr @.str.1031, ptr @.str.2, i32 2781, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1503 = internal global ptr @beige_goby_dump_pptable._entry.1502, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1504 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.838, ptr @.str.1031, ptr @.str.2, i32 2783, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1505 = internal global ptr @beige_goby_dump_pptable._entry.1504, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1506 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.841, ptr @.str.1031, ptr @.str.2, i32 2785, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1507 = internal global ptr @beige_goby_dump_pptable._entry.1506, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1508 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.844, ptr @.str.1031, ptr @.str.2, i32 2786, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1509 = internal global ptr @beige_goby_dump_pptable._entry.1508, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1510 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.847, ptr @.str.1031, ptr @.str.2, i32 2787, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1511 = internal global ptr @beige_goby_dump_pptable._entry.1510, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1512 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.850, ptr @.str.1031, ptr @.str.2, i32 2788, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1513 = internal global ptr @beige_goby_dump_pptable._entry.1512, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1514 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.853, ptr @.str.1031, ptr @.str.2, i32 2789, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1515 = internal global ptr @beige_goby_dump_pptable._entry.1514, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1516 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.856, ptr @.str.1031, ptr @.str.2, i32 2790, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1517 = internal global ptr @beige_goby_dump_pptable._entry.1516, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1518 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.859, ptr @.str.1031, ptr @.str.2, i32 2791, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1519 = internal global ptr @beige_goby_dump_pptable._entry.1518, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1520 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.862, ptr @.str.1031, ptr @.str.2, i32 2792, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1521 = internal global ptr @beige_goby_dump_pptable._entry.1520, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1522 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.865, ptr @.str.1031, ptr @.str.2, i32 2793, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1523 = internal global ptr @beige_goby_dump_pptable._entry.1522, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1524 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.868, ptr @.str.1031, ptr @.str.2, i32 2794, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1525 = internal global ptr @beige_goby_dump_pptable._entry.1524, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1526 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.871, ptr @.str.1031, ptr @.str.2, i32 2795, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1527 = internal global ptr @beige_goby_dump_pptable._entry.1526, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1528 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.874, ptr @.str.1031, ptr @.str.2, i32 2796, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1529 = internal global ptr @beige_goby_dump_pptable._entry.1528, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1530 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.877, ptr @.str.1031, ptr @.str.2, i32 2797, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1531 = internal global ptr @beige_goby_dump_pptable._entry.1530, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1532 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.880, ptr @.str.1031, ptr @.str.2, i32 2798, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1533 = internal global ptr @beige_goby_dump_pptable._entry.1532, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1534 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.883, ptr @.str.1031, ptr @.str.2, i32 2799, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1535 = internal global ptr @beige_goby_dump_pptable._entry.1534, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1536 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.886, ptr @.str.1031, ptr @.str.2, i32 2800, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1537 = internal global ptr @beige_goby_dump_pptable._entry.1536, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1538 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.889, ptr @.str.1031, ptr @.str.2, i32 2802, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1539 = internal global ptr @beige_goby_dump_pptable._entry.1538, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1540 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.892, ptr @.str.1031, ptr @.str.2, i32 2803, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1541 = internal global ptr @beige_goby_dump_pptable._entry.1540, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1542 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.895, ptr @.str.1031, ptr @.str.2, i32 2804, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1543 = internal global ptr @beige_goby_dump_pptable._entry.1542, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1544 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.898, ptr @.str.1031, ptr @.str.2, i32 2806, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1545 = internal global ptr @beige_goby_dump_pptable._entry.1544, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1546 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.901, ptr @.str.1031, ptr @.str.2, i32 2807, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1547 = internal global ptr @beige_goby_dump_pptable._entry.1546, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1548 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.904, ptr @.str.1031, ptr @.str.2, i32 2808, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1549 = internal global ptr @beige_goby_dump_pptable._entry.1548, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1550 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.907, ptr @.str.1031, ptr @.str.2, i32 2810, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1551 = internal global ptr @beige_goby_dump_pptable._entry.1550, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1552 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.910, ptr @.str.1031, ptr @.str.2, i32 2811, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1553 = internal global ptr @beige_goby_dump_pptable._entry.1552, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1554 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.913, ptr @.str.1031, ptr @.str.2, i32 2813, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1555 = internal global ptr @beige_goby_dump_pptable._entry.1554, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1556 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.916, ptr @.str.1031, ptr @.str.2, i32 2814, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1557 = internal global ptr @beige_goby_dump_pptable._entry.1556, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1558 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.919, ptr @.str.1031, ptr @.str.2, i32 2815, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1559 = internal global ptr @beige_goby_dump_pptable._entry.1558, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1560 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.922, ptr @.str.1031, ptr @.str.2, i32 2817, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1561 = internal global ptr @beige_goby_dump_pptable._entry.1560, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1562 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.925, ptr @.str.1031, ptr @.str.2, i32 2818, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1563 = internal global ptr @beige_goby_dump_pptable._entry.1562, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1564 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.928, ptr @.str.1031, ptr @.str.2, i32 2819, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1565 = internal global ptr @beige_goby_dump_pptable._entry.1564, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1566 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.931, ptr @.str.1031, ptr @.str.2, i32 2820, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1567 = internal global ptr @beige_goby_dump_pptable._entry.1566, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1568 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.934, ptr @.str.1031, ptr @.str.2, i32 2821, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1569 = internal global ptr @beige_goby_dump_pptable._entry.1568, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1570 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.937, ptr @.str.1031, ptr @.str.2, i32 2823, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1571 = internal global ptr @beige_goby_dump_pptable._entry.1570, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1572 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.940, ptr @.str.1031, ptr @.str.2, i32 2824, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1573 = internal global ptr @beige_goby_dump_pptable._entry.1572, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1574 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.943, ptr @.str.1031, ptr @.str.2, i32 2826, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1575 = internal global ptr @beige_goby_dump_pptable._entry.1574, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1576 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2828, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1577 = internal global ptr @beige_goby_dump_pptable._entry.1576, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1578 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.948, ptr @.str.1031, ptr @.str.2, i32 2829, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1579 = internal global ptr @beige_goby_dump_pptable._entry.1578, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1580 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2831, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1581 = internal global ptr @beige_goby_dump_pptable._entry.1580, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1582 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.953, ptr @.str.1031, ptr @.str.2, i32 2832, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1583 = internal global ptr @beige_goby_dump_pptable._entry.1582, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1584 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2834, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1585 = internal global ptr @beige_goby_dump_pptable._entry.1584, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1586 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.958, ptr @.str.1031, ptr @.str.2, i32 2835, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1587 = internal global ptr @beige_goby_dump_pptable._entry.1586, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1588 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.353, ptr @.str.1031, ptr @.str.2, i32 2837, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1589 = internal global ptr @beige_goby_dump_pptable._entry.1588, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1590 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.963, ptr @.str.1031, ptr @.str.2, i32 2839, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1591 = internal global ptr @beige_goby_dump_pptable._entry.1590, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1592 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.966, ptr @.str.1031, ptr @.str.2, i32 2840, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1593 = internal global ptr @beige_goby_dump_pptable._entry.1592, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1594 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.969, ptr @.str.1031, ptr @.str.2, i32 2841, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1595 = internal global ptr @beige_goby_dump_pptable._entry.1594, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1596 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.972, ptr @.str.1031, ptr @.str.2, i32 2842, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1597 = internal global ptr @beige_goby_dump_pptable._entry.1596, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1598 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.975, ptr @.str.1031, ptr @.str.2, i32 2844, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1599 = internal global ptr @beige_goby_dump_pptable._entry.1598, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1600 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.978, ptr @.str.1031, ptr @.str.2, i32 2845, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1601 = internal global ptr @beige_goby_dump_pptable._entry.1600, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1602 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.981, ptr @.str.1031, ptr @.str.2, i32 2846, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1603 = internal global ptr @beige_goby_dump_pptable._entry.1602, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1604 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.984, ptr @.str.1031, ptr @.str.2, i32 2847, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1605 = internal global ptr @beige_goby_dump_pptable._entry.1604, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1606 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.987, ptr @.str.1031, ptr @.str.2, i32 2848, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1607 = internal global ptr @beige_goby_dump_pptable._entry.1606, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1608 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.990, ptr @.str.1031, ptr @.str.2, i32 2849, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1609 = internal global ptr @beige_goby_dump_pptable._entry.1608, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1610 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.993, ptr @.str.1031, ptr @.str.2, i32 2850, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1611 = internal global ptr @beige_goby_dump_pptable._entry.1610, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1612 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.996, ptr @.str.1031, ptr @.str.2, i32 2851, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1613 = internal global ptr @beige_goby_dump_pptable._entry.1612, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1614 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.999, ptr @.str.1031, ptr @.str.2, i32 2852, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1615 = internal global ptr @beige_goby_dump_pptable._entry.1614, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1616 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1002, ptr @.str.1031, ptr @.str.2, i32 2853, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1617 = internal global ptr @beige_goby_dump_pptable._entry.1616, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1618 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1005, ptr @.str.1031, ptr @.str.2, i32 2854, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1619 = internal global ptr @beige_goby_dump_pptable._entry.1618, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1620 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1008, ptr @.str.1031, ptr @.str.2, i32 2856, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1621 = internal global ptr @beige_goby_dump_pptable._entry.1620, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1622 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1011, ptr @.str.1031, ptr @.str.2, i32 2857, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1623 = internal global ptr @beige_goby_dump_pptable._entry.1622, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1624 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1014, ptr @.str.1031, ptr @.str.2, i32 2858, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1625 = internal global ptr @beige_goby_dump_pptable._entry.1624, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1626 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1017, ptr @.str.1031, ptr @.str.2, i32 2859, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1627 = internal global ptr @beige_goby_dump_pptable._entry.1626, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1628 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1020, ptr @.str.1031, ptr @.str.2, i32 2860, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1629 = internal global ptr @beige_goby_dump_pptable._entry.1628, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1630 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1023, ptr @.str.1031, ptr @.str.2, i32 2861, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1631 = internal global ptr @beige_goby_dump_pptable._entry.1630, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1632 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1026, ptr @.str.1031, ptr @.str.2, i32 2862, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1633 = internal global ptr @beige_goby_dump_pptable._entry.1632, section ".printk_index", align 4
@beige_goby_dump_pptable._entry.1634 = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1029, ptr @.str.1031, ptr @.str.2, i32 2863, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@beige_goby_dump_pptable._entry_ptr.1635 = internal global ptr @beige_goby_dump_pptable._entry.1634, section ".printk_index", align 4
@sienna_cichlid_get_power_limit.__UNIQUE_ID_ddebug343 = internal global { ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] } { ptr @.str.89, ptr @.str.1636, ptr @.str.2, ptr @.str.1637, i8 1, i8 -49, i8 -64, i8 0, { { { %struct.atomic_t, { ptr } } } } zeroinitializer, [4 x i8] undef }, section "__dyndbg", align 8
@.str.1636 = internal constant { [31 x i8], [33 x i8] } { [31 x i8] c"sienna_cichlid_get_power_limit\00", [33 x i8] zeroinitializer }, align 32
@.str.1637 = internal constant { [53 x i8], [43 x i8] } { [53 x i8] c"amdgpu: ODSETTING_POWERPERCENTAGE: %d (default: %d)\0A\00", [43 x i8] zeroinitializer }, align 32
@sienna_cichlid_i2c_algo = internal constant { %struct.i2c_algorithm, [36 x i8] } { %struct.i2c_algorithm { ptr @sienna_cichlid_i2c_xfer, ptr null, ptr null, ptr null, ptr @sienna_cichlid_i2c_func, ptr null, ptr null }, [36 x i8] zeroinitializer }, align 32
@.str.1638 = internal constant { [11 x i8], [21 x i8] } { [11 x i8] c"AMDGPU SMU\00", [21 x i8] zeroinitializer }, align 32
@sienna_cichlid_i2c_control_quirks = internal constant { %struct.i2c_adapter_quirks, [40 x i8] } { %struct.i2c_adapter_quirks { i64 105, i32 0, i16 24, i16 24, i16 2, i16 22 }, [40 x i8] zeroinitializer }, align 32
@.str.1639 = internal constant { [36 x i8], [60 x i8] } { [36 x i8] c"Failed to register hw i2c, err: %d\0A\00", [60 x i8] zeroinitializer }, align 32
@kmalloc_caches = external dso_local local_unnamed_addr global [4 x [14 x ptr]], align 4
@sienna_cichlid_stb_init.__key = internal global { %struct.lock_class_key, [24 x i8] } zeroinitializer, align 32
@.str.1640 = internal constant { [23 x i8], [41 x i8] } { [23 x i8] c"&smu->stb_context.lock\00", [41 x i8] zeroinitializer }, align 32
@sienna_cichlid_stb_init._entry = internal constant { %struct.pi_entry, [40 x i8] } { %struct.pi_entry { ptr @.str.1641, ptr @.str.1642, ptr @.str.2, i32 3877, ptr @.str.31, ptr @.str.4 }, [40 x i8] zeroinitializer }, align 32
@.str.1641 = internal constant { [38 x i8], [58 x i8] } { [38 x i8] c"amdgpu: STB initialized to %d entries\00", [58 x i8] zeroinitializer }, align 32
@.str.1642 = internal constant { [24 x i8], [40 x i8] } { [24 x i8] c"sienna_cichlid_stb_init\00", [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_stb_init._entry_ptr = internal global ptr @sienna_cichlid_stb_init._entry, section ".printk_index", align 4
@sienna_cichlid_throttler_map = internal constant { [20 x i8], [44 x i8] } { [20 x i8] c"\00#$\22&()'*+\00\10\11\00\01\02\0398\17", [44 x i8] zeroinitializer }, align 32
@link_speed = internal constant { [4 x i16], [24 x i8] } { [4 x i16] [i16 25, i16 50, i16 80, i16 160], [24 x i8] zeroinitializer }, align 32
@sienna_cichlid_message_map = internal global { <{ [192 x %struct.cmn2asic_msg_mapping], [15 x %struct.cmn2asic_msg_mapping] }>, [620 x i8] } { <{ [192 x %struct.cmn2asic_msg_mapping], [15 x %struct.cmn2asic_msg_mapping] }> <{ [192 x %struct.cmn2asic_msg_mapping] [%struct.cmn2asic_msg_mapping { i32 1, i32 1, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 2, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 3, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 4, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 5, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 6, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 7, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 8, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 9, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 10, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 11, i32 1 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 12, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 13, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 34, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 50, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 14, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 15, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 16, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 17, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 18, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 19, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 20, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 21, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 25, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 26, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 27, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 28, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 29, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 30, i32 1 }, %struct.cmn2asic_msg_mapping { i32 1, i32 31, i32 1 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 59, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 60, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 61, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 32, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 52, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 53, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 35, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 37, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 46, i32 1 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 40, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 41, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 51, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 38, i32 1 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 22, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 67, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 42, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 43, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 44, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 45, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 24, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 23, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 54, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 48, i32 0 }, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping zeroinitializer, %struct.cmn2asic_msg_mapping { i32 1, i32 69, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 86, i32 0 }, %struct.cmn2asic_msg_mapping { i32 1, i32 87, i32 0 }], [15 x %struct.cmn2asic_msg_mapping] zeroinitializer }>, [620 x i8] zeroinitializer }, align 32
@sienna_cichlid_clk_map = internal global { <{ [15 x %struct.cmn2asic_mapping], [8 x %struct.cmn2asic_mapping] }>, [40 x i8] } { <{ [15 x %struct.cmn2asic_mapping], [8 x %struct.cmn2asic_mapping] }> <{ [15 x %struct.cmn2asic_mapping] [%struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 5 }, %struct.cmn2asic_mapping { i32 1, i32 4 }, %struct.cmn2asic_mapping { i32 1, i32 7 }, %struct.cmn2asic_mapping { i32 1, i32 6 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 1 }, %struct.cmn2asic_mapping { i32 1, i32 2 }, %struct.cmn2asic_mapping { i32 1, i32 8 }, %struct.cmn2asic_mapping { i32 1, i32 9 }, %struct.cmn2asic_mapping { i32 1, i32 10 }, %struct.cmn2asic_mapping { i32 1, i32 11 }, %struct.cmn2asic_mapping { i32 1, i32 3 }, %struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 2 }], [8 x %struct.cmn2asic_mapping] zeroinitializer }>, [40 x i8] zeroinitializer }, align 32
@sienna_cichlid_feature_mask_map = internal global { <{ [59 x %struct.cmn2asic_mapping], [36 x %struct.cmn2asic_mapping] }>, [168 x i8] } { <{ [59 x %struct.cmn2asic_mapping], [36 x %struct.cmn2asic_mapping] }> <{ [59 x %struct.cmn2asic_mapping] [%struct.cmn2asic_mapping { i32 1, i32 0 }, %struct.cmn2asic_mapping { i32 1, i32 1 }, %struct.cmn2asic_mapping { i32 1, i32 3 }, %struct.cmn2asic_mapping { i32 1, i32 5 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 6 }, %struct.cmn2asic_mapping { i32 1, i32 7 }, %struct.cmn2asic_mapping { i32 1, i32 8 }, %struct.cmn2asic_mapping { i32 1, i32 9 }, %struct.cmn2asic_mapping { i32 1, i32 12 }, %struct.cmn2asic_mapping { i32 1, i32 13 }, %struct.cmn2asic_mapping { i32 1, i32 15 }, %struct.cmn2asic_mapping { i32 1, i32 24 }, %struct.cmn2asic_mapping { i32 1, i32 25 }, %struct.cmn2asic_mapping { i32 1, i32 33 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 35 }, %struct.cmn2asic_mapping { i32 1, i32 16 }, %struct.cmn2asic_mapping { i32 1, i32 28 }, %struct.cmn2asic_mapping { i32 1, i32 29 }, %struct.cmn2asic_mapping { i32 1, i32 30 }, %struct.cmn2asic_mapping { i32 1, i32 31 }, %struct.cmn2asic_mapping { i32 1, i32 36 }, %struct.cmn2asic_mapping { i32 1, i32 32 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 20 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 4 }, %struct.cmn2asic_mapping { i32 1, i32 14 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 10 }, %struct.cmn2asic_mapping { i32 1, i32 11 }, %struct.cmn2asic_mapping { i32 1, i32 17 }, %struct.cmn2asic_mapping { i32 1, i32 18 }, %struct.cmn2asic_mapping { i32 1, i32 19 }, %struct.cmn2asic_mapping { i32 1, i32 21 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 22 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 44 }, %struct.cmn2asic_mapping { i32 1, i32 26 }, %struct.cmn2asic_mapping { i32 1, i32 27 }, %struct.cmn2asic_mapping { i32 1, i32 34 }, %struct.cmn2asic_mapping { i32 1, i32 37 }, %struct.cmn2asic_mapping { i32 1, i32 38 }, %struct.cmn2asic_mapping { i32 1, i32 39 }, %struct.cmn2asic_mapping { i32 1, i32 40 }, %struct.cmn2asic_mapping { i32 1, i32 41 }, %struct.cmn2asic_mapping { i32 1, i32 42 }, %struct.cmn2asic_mapping zeroinitializer, %struct.cmn2asic_mapping { i32 1, i32 2 }], [36 x %struct.cmn2asic_mapping] zeroinitializer }>, [168 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_populate_umd_state_clk = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 1825, i32 1825, i32 1825, i32 1950, i32 2200], [44 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_populate_umd_state_clk.1646 = internal constant { [5 x i32], [44 x i8] } { [5 x i32] [i32 1000, i32 1000, i32 1000, i32 676, i32 1000], [44 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_print_clk_levels = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 0, i32 1, i32 2, i32 7, i32 5, i32 3, i32 6, i32 4, i32 8], [60 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_print_clk_levels.1647 = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.9, ptr @.str.10, ptr @.str.11], [20 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_print_clk_levels.1648 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17], [44 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_print_clk_levels.1649 = internal constant { [3 x ptr], [20 x i8] } { [3 x ptr] [ptr @.str.9, ptr @.str.10, ptr @.str.11], [20 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_print_clk_levels.1650 = internal constant { [5 x ptr], [44 x i8] } { [5 x ptr] [ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17], [44 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_read_sensor = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 0, i32 1, i32 2, i32 7, i32 5, i32 3, i32 6, i32 4, i32 8], [60 x i8] zeroinitializer }, align 32
@switch.table.sienna_cichlid_read_sensor.1651 = internal constant { [9 x i32], [60 x i8] } { [9 x i32] [i32 0, i32 1, i32 2, i32 7, i32 5, i32 3, i32 6, i32 4, i32 8], [60 x i8] zeroinitializer }, align 32
@__sancov_gen_cov_switch_values = internal global [18 x i64] [i64 16, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 6, i64 7, i64 8, i64 12, i64 13, i64 14, i64 15, i64 18, i64 19, i64 21, i64 22]
@__sancov_gen_cov_switch_values.1652 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 13]
@__sancov_gen_cov_switch_values.1653 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 13]
@__sancov_gen_cov_switch_values.1654 = internal global [9 x i64] [i64 7, i64 32, i64 0, i64 6, i64 7, i64 8, i64 12, i64 13, i64 14]
@__sancov_gen_cov_switch_values.1655 = internal global [8 x i64] [i64 6, i64 32, i64 0, i64 6, i64 7, i64 8, i64 12, i64 13]
@__sancov_gen_cov_switch_values.1656 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 13]
@__sancov_gen_cov_switch_values.1657 = internal global [7 x i64] [i64 5, i64 32, i64 0, i64 1, i64 4, i64 5, i64 6]
@__sancov_gen_cov_switch_values.1658 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.1659 = internal global [4 x i64] [i64 2, i64 32, i64 0, i64 1]
@__sancov_gen_cov_switch_values.1660 = internal global [5 x i64] [i64 3, i64 32, i64 0, i64 1, i64 2]
@__sancov_gen_cov_switch_values.1661 = internal global [12 x i64] [i64 10, i64 32, i64 0, i64 3, i64 7, i64 8, i64 9, i64 10, i64 11, i64 12, i64 15, i64 22]
@__sancov_gen_cov_switch_values.1662 = internal global [4 x i64] [i64 2, i64 16, i64 4924, i64 5826]
@__sancov_gen_cov_switch_values.1663 = internal global [4 x i64] [i64 2, i64 32, i64 720903, i64 720907]
@__sancov_gen_cov_switch_values.1664 = internal global [24 x i64] [i64 22, i64 32, i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 10, i64 12, i64 13, i64 16, i64 17, i64 19, i64 20, i64 21, i64 22, i64 23, i64 24, i64 26, i64 27]
@___asan_gen_.1665 = private unnamed_addr constant [25 x i8] c"sienna_cichlid_ppt_funcs\00", align 1
@___asan_gen_.1667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3904, i32 35 }
@___asan_gen_.1668 = private unnamed_addr constant [25 x i8] c"sienna_cichlid_table_map\00", align 1
@___asan_gen_.1670 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 216, i32 32 }
@___asan_gen_.1671 = private unnamed_addr constant [27 x i8] c"sienna_cichlid_pwr_src_map\00", align 1
@___asan_gen_.1673 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 230, i32 32 }
@___asan_gen_.1674 = private unnamed_addr constant [28 x i8] c"sienna_cichlid_workload_map\00", align 1
@___asan_gen_.1676 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 235, i32 32 }
@___asan_gen_.1694 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2187, i32 3 }
@___asan_gen_.1697 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1083, i32 38 }
@___asan_gen_.1700 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1084, i32 28 }
@___asan_gen_.1703 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1084, i32 34 }
@___asan_gen_.1706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1116, i32 37 }
@___asan_gen_.1709 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1117, i32 62 }
@___asan_gen_.1712 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1118, i32 62 }
@___asan_gen_.1715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1119, i32 62 }
@___asan_gen_.1718 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1120, i32 62 }
@___asan_gen_.1721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1121, i32 63 }
@___asan_gen_.1724 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1122, i32 63 }
@___asan_gen_.1727 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1123, i32 63 }
@___asan_gen_.1730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1124, i32 63 }
@___asan_gen_.1733 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1125, i32 63 }
@___asan_gen_.1736 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1126, i32 63 }
@___asan_gen_.1739 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1139, i32 36 }
@___asan_gen_.1742 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1140, i32 36 }
@___asan_gen_.1745 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1150, i32 36 }
@___asan_gen_.1748 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1151, i32 36 }
@___asan_gen_.1751 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1167, i32 36 }
@___asan_gen_.1754 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1168, i32 36 }
@___asan_gen_.1757 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1175, i32 36 }
@___asan_gen_.1760 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1175, i32 45 }
@___asan_gen_.1763 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1182, i32 37 }
@___asan_gen_.1766 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1191, i32 37 }
@___asan_gen_.1778 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1246, i32 3 }
@___asan_gen_.1790 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2011, i32 3 }
@___asan_gen_.1796 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2016, i32 3 }
@___asan_gen_.1802 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2021, i32 3 }
@___asan_gen_.1808 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2029, i32 4 }
@___asan_gen_.1814 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2035, i32 5 }
@___asan_gen_.1820 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2042, i32 6 }
@___asan_gen_.1826 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2053, i32 6 }
@___asan_gen_.1832 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2063, i32 5 }
@___asan_gen_.1838 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2064, i32 5 }
@___asan_gen_.1844 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2079, i32 4 }
@___asan_gen_.1847 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2085, i32 5 }
@___asan_gen_.1853 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2092, i32 6 }
@___asan_gen_.1859 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2103, i32 6 }
@___asan_gen_.1865 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2113, i32 5 }
@___asan_gen_.1868 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2114, i32 5 }
@___asan_gen_.1874 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2138, i32 5 }
@___asan_gen_.1880 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2153, i32 4 }
@___asan_gen_.1886 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2164, i32 4 }
@___asan_gen_.1895 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1982, i32 3 }
@___asan_gen_.1901 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1987, i32 3 }
@___asan_gen_.1910 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1932, i32 2 }
@___asan_gen_.1913 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1934, i32 2 }
@___asan_gen_.1916 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1940, i32 3 }
@___asan_gen_.1919 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1399, i32 4 }
@___asan_gen_.1922 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1400, i32 4 }
@___asan_gen_.1925 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1401, i32 4 }
@___asan_gen_.1928 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1402, i32 4 }
@___asan_gen_.1931 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1403, i32 4 }
@___asan_gen_.1934 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1404, i32 4 }
@___asan_gen_.1937 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1405, i32 4 }
@___asan_gen_.1940 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1406, i32 4 }
@___asan_gen_.1943 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1407, i32 4 }
@___asan_gen_.1946 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1408, i32 4 }
@___asan_gen_.1949 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1409, i32 4 }
@___asan_gen_.1952 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1415, i32 35 }
@___asan_gen_.1961 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1431, i32 4 }
@___asan_gen_.1964 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1435, i32 36 }
@___asan_gen_.1967 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1436, i32 73 }
@___asan_gen_.1970 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1438, i32 36 }
@___asan_gen_.1973 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1441, i32 4 }
@___asan_gen_.1976 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1455, i32 4 }
@___asan_gen_.1979 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1469, i32 4 }
@___asan_gen_.1988 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1495, i32 3 }
@___asan_gen_.1991 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1505, i32 4 }
@___asan_gen_.1997 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1549, i32 4 }
@___asan_gen_.2006 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1588, i32 6 }
@___asan_gen_.2012 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1593, i32 4 }
@___asan_gen_.2018 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1600, i32 4 }
@___asan_gen_.2027 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1655, i32 4 }
@___asan_gen_.2028 = private unnamed_addr constant [21 x i8] c"smu11_thermal_policy\00", align 1
@___asan_gen_.2030 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4768, i32 70, i32 45 }
@___asan_gen_.2039 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1964, i32 3 }
@___asan_gen_.2048 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2877, i32 2 }
@___asan_gen_.2054 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2879, i32 2 }
@___asan_gen_.2060 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2880, i32 2 }
@___asan_gen_.2066 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2881, i32 2 }
@___asan_gen_.2072 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2884, i32 3 }
@___asan_gen_.2078 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2885, i32 3 }
@___asan_gen_.2084 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2886, i32 3 }
@___asan_gen_.2090 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2887, i32 3 }
@___asan_gen_.2096 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2891, i32 3 }
@___asan_gen_.2102 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2892, i32 3 }
@___asan_gen_.2108 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2896, i32 3 }
@___asan_gen_.2114 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2899, i32 2 }
@___asan_gen_.2120 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2900, i32 2 }
@___asan_gen_.2126 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2901, i32 2 }
@___asan_gen_.2132 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2902, i32 2 }
@___asan_gen_.2138 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2903, i32 2 }
@___asan_gen_.2144 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2905, i32 2 }
@___asan_gen_.2150 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2907, i32 3 }
@___asan_gen_.2156 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2908, i32 3 }
@___asan_gen_.2162 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2910, i32 2 }
@___asan_gen_.2168 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2912, i32 2 }
@___asan_gen_.2174 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2914, i32 2 }
@___asan_gen_.2180 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2915, i32 2 }
@___asan_gen_.2186 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2916, i32 2 }
@___asan_gen_.2192 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2917, i32 2 }
@___asan_gen_.2198 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2919, i32 2 }
@___asan_gen_.2204 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2920, i32 2 }
@___asan_gen_.2210 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2922, i32 2 }
@___asan_gen_.2216 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2923, i32 2 }
@___asan_gen_.2222 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2924, i32 2 }
@___asan_gen_.2228 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2925, i32 2 }
@___asan_gen_.2234 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2927, i32 2 }
@___asan_gen_.2240 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2928, i32 2 }
@___asan_gen_.2246 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2929, i32 2 }
@___asan_gen_.2252 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2930, i32 2 }
@___asan_gen_.2258 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2932, i32 2 }
@___asan_gen_.2264 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2933, i32 2 }
@___asan_gen_.2270 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2935, i32 2 }
@___asan_gen_.2276 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2936, i32 2 }
@___asan_gen_.2282 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2937, i32 2 }
@___asan_gen_.2288 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2938, i32 2 }
@___asan_gen_.2294 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2939, i32 2 }
@___asan_gen_.2300 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2940, i32 2 }
@___asan_gen_.2306 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2941, i32 2 }
@___asan_gen_.2312 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2942, i32 2 }
@___asan_gen_.2318 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2944, i32 2 }
@___asan_gen_.2324 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2965, i32 2 }
@___asan_gen_.2330 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2986, i32 2 }
@___asan_gen_.2336 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3007, i32 2 }
@___asan_gen_.2342 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3028, i32 2 }
@___asan_gen_.2348 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3049, i32 2 }
@___asan_gen_.2354 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3070, i32 2 }
@___asan_gen_.2360 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3091, i32 2 }
@___asan_gen_.2366 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3112, i32 2 }
@___asan_gen_.2372 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3114, i32 3 }
@___asan_gen_.2378 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3116, i32 2 }
@___asan_gen_.2381 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3118, i32 3 }
@___asan_gen_.2387 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3120, i32 2 }
@___asan_gen_.2390 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3122, i32 3 }
@___asan_gen_.2396 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3124, i32 2 }
@___asan_gen_.2399 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3126, i32 3 }
@___asan_gen_.2405 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3128, i32 2 }
@___asan_gen_.2408 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3130, i32 3 }
@___asan_gen_.2414 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3132, i32 2 }
@___asan_gen_.2417 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3134, i32 3 }
@___asan_gen_.2423 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3136, i32 2 }
@___asan_gen_.2429 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3137, i32 2 }
@___asan_gen_.2435 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3138, i32 2 }
@___asan_gen_.2441 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3139, i32 2 }
@___asan_gen_.2447 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3140, i32 2 }
@___asan_gen_.2453 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3141, i32 2 }
@___asan_gen_.2459 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3142, i32 2 }
@___asan_gen_.2465 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3143, i32 2 }
@___asan_gen_.2471 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3144, i32 2 }
@___asan_gen_.2477 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3146, i32 2 }
@___asan_gen_.2483 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3148, i32 3 }
@___asan_gen_.2489 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3150, i32 2 }
@___asan_gen_.2495 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3151, i32 2 }
@___asan_gen_.2501 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3153, i32 2 }
@___asan_gen_.2504 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3155, i32 3 }
@___asan_gen_.2510 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3157, i32 2 }
@___asan_gen_.2513 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3159, i32 3 }
@___asan_gen_.2519 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3161, i32 2 }
@___asan_gen_.2522 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3163, i32 3 }
@___asan_gen_.2528 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3165, i32 2 }
@___asan_gen_.2531 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3167, i32 3 }
@___asan_gen_.2537 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3169, i32 2 }
@___asan_gen_.2543 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3170, i32 2 }
@___asan_gen_.2549 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3171, i32 2 }
@___asan_gen_.2555 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3172, i32 2 }
@___asan_gen_.2561 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3173, i32 2 }
@___asan_gen_.2567 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3175, i32 2 }
@___asan_gen_.2573 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3177, i32 2 }
@___asan_gen_.2579 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3178, i32 2 }
@___asan_gen_.2585 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3179, i32 2 }
@___asan_gen_.2591 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3180, i32 2 }
@___asan_gen_.2597 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3181, i32 2 }
@___asan_gen_.2603 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3182, i32 2 }
@___asan_gen_.2609 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3183, i32 2 }
@___asan_gen_.2615 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3184, i32 2 }
@___asan_gen_.2621 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3185, i32 2 }
@___asan_gen_.2627 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3186, i32 2 }
@___asan_gen_.2633 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3187, i32 2 }
@___asan_gen_.2639 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3189, i32 2 }
@___asan_gen_.2645 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3190, i32 2 }
@___asan_gen_.2651 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3191, i32 2 }
@___asan_gen_.2657 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3192, i32 2 }
@___asan_gen_.2663 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3193, i32 2 }
@___asan_gen_.2669 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3194, i32 2 }
@___asan_gen_.2675 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3196, i32 2 }
@___asan_gen_.2681 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3197, i32 2 }
@___asan_gen_.2687 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3198, i32 2 }
@___asan_gen_.2693 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3199, i32 2 }
@___asan_gen_.2699 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3200, i32 2 }
@___asan_gen_.2705 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3202, i32 2 }
@___asan_gen_.2708 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3204, i32 3 }
@___asan_gen_.2714 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3206, i32 2 }
@___asan_gen_.2720 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3207, i32 2 }
@___asan_gen_.2726 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3208, i32 2 }
@___asan_gen_.2732 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3209, i32 2 }
@___asan_gen_.2738 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3211, i32 2 }
@___asan_gen_.2741 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3213, i32 3 }
@___asan_gen_.2747 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3215, i32 2 }
@___asan_gen_.2753 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3216, i32 2 }
@___asan_gen_.2759 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3218, i32 2 }
@___asan_gen_.2765 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3220, i32 2 }
@___asan_gen_.2768 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3221, i32 2 }
@___asan_gen_.2771 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3223, i32 2 }
@___asan_gen_.2777 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3225, i32 2 }
@___asan_gen_.2783 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3226, i32 2 }
@___asan_gen_.2789 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3228, i32 2 }
@___asan_gen_.2792 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3230, i32 3 }
@___asan_gen_.2798 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3232, i32 2 }
@___asan_gen_.2801 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3234, i32 3 }
@___asan_gen_.2807 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3236, i32 2 }
@___asan_gen_.2810 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3238, i32 3 }
@___asan_gen_.2816 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3240, i32 2 }
@___asan_gen_.2822 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3241, i32 2 }
@___asan_gen_.2828 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3243, i32 2 }
@___asan_gen_.2831 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3245, i32 3 }
@___asan_gen_.2837 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3247, i32 2 }
@___asan_gen_.2843 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3248, i32 2 }
@___asan_gen_.2849 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3249, i32 2 }
@___asan_gen_.2855 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3250, i32 2 }
@___asan_gen_.2861 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3251, i32 2 }
@___asan_gen_.2867 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3252, i32 2 }
@___asan_gen_.2873 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3253, i32 2 }
@___asan_gen_.2879 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3254, i32 2 }
@___asan_gen_.2885 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3255, i32 2 }
@___asan_gen_.2891 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3256, i32 2 }
@___asan_gen_.2897 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3257, i32 2 }
@___asan_gen_.2903 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3258, i32 2 }
@___asan_gen_.2909 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3260, i32 2 }
@___asan_gen_.2915 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3261, i32 2 }
@___asan_gen_.2921 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3262, i32 2 }
@___asan_gen_.2927 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3263, i32 2 }
@___asan_gen_.2933 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3265, i32 2 }
@___asan_gen_.2939 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3266, i32 2 }
@___asan_gen_.2945 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3267, i32 2 }
@___asan_gen_.2951 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3268, i32 2 }
@___asan_gen_.2957 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3270, i32 2 }
@___asan_gen_.2963 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3274, i32 2 }
@___asan_gen_.2969 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3278, i32 2 }
@___asan_gen_.2975 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3282, i32 2 }
@___asan_gen_.2981 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3286, i32 2 }
@___asan_gen_.2987 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3290, i32 2 }
@___asan_gen_.2993 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3293, i32 2 }
@___asan_gen_.2999 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3297, i32 2 }
@___asan_gen_.3005 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3299, i32 3 }
@___asan_gen_.3011 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3301, i32 3 }
@___asan_gen_.3017 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3305, i32 2 }
@___asan_gen_.3023 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3309, i32 2 }
@___asan_gen_.3029 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3314, i32 2 }
@___asan_gen_.3035 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3315, i32 2 }
@___asan_gen_.3041 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3317, i32 2 }
@___asan_gen_.3047 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3318, i32 2 }
@___asan_gen_.3053 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3319, i32 2 }
@___asan_gen_.3059 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3320, i32 2 }
@___asan_gen_.3065 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3322, i32 2 }
@___asan_gen_.3071 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3323, i32 2 }
@___asan_gen_.3077 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3324, i32 2 }
@___asan_gen_.3083 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3325, i32 2 }
@___asan_gen_.3089 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3327, i32 2 }
@___asan_gen_.3095 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3328, i32 2 }
@___asan_gen_.3101 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3330, i32 2 }
@___asan_gen_.3104 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3332, i32 3 }
@___asan_gen_.3110 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3333, i32 2 }
@___asan_gen_.3116 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3334, i32 2 }
@___asan_gen_.3122 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3336, i32 2 }
@___asan_gen_.3128 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3337, i32 2 }
@___asan_gen_.3134 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3341, i32 2 }
@___asan_gen_.3140 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3345, i32 2 }
@___asan_gen_.3146 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3349, i32 2 }
@___asan_gen_.3152 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3354, i32 2 }
@___asan_gen_.3158 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3355, i32 2 }
@___asan_gen_.3164 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3356, i32 2 }
@___asan_gen_.3170 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3357, i32 2 }
@___asan_gen_.3176 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3358, i32 2 }
@___asan_gen_.3182 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3359, i32 2 }
@___asan_gen_.3188 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3360, i32 2 }
@___asan_gen_.3194 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3361, i32 2 }
@___asan_gen_.3200 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3363, i32 2 }
@___asan_gen_.3206 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3364, i32 2 }
@___asan_gen_.3212 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3365, i32 2 }
@___asan_gen_.3218 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3366, i32 2 }
@___asan_gen_.3224 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3367, i32 2 }
@___asan_gen_.3230 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3368, i32 2 }
@___asan_gen_.3236 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3371, i32 3 }
@___asan_gen_.3242 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3372, i32 3 }
@___asan_gen_.3248 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3374, i32 3 }
@___asan_gen_.3254 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3376, i32 3 }
@___asan_gen_.3260 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3378, i32 3 }
@___asan_gen_.3266 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3380, i32 3 }
@___asan_gen_.3272 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3382, i32 3 }
@___asan_gen_.3278 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3384, i32 3 }
@___asan_gen_.3284 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3386, i32 3 }
@___asan_gen_.3290 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3390, i32 2 }
@___asan_gen_.3296 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3391, i32 2 }
@___asan_gen_.3302 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3392, i32 2 }
@___asan_gen_.3308 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3393, i32 2 }
@___asan_gen_.3314 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3395, i32 2 }
@___asan_gen_.3320 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3396, i32 2 }
@___asan_gen_.3326 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3397, i32 2 }
@___asan_gen_.3332 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3398, i32 2 }
@___asan_gen_.3338 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3399, i32 2 }
@___asan_gen_.3344 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3400, i32 2 }
@___asan_gen_.3350 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3401, i32 2 }
@___asan_gen_.3356 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3402, i32 2 }
@___asan_gen_.3362 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3403, i32 2 }
@___asan_gen_.3368 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3405, i32 2 }
@___asan_gen_.3374 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3406, i32 2 }
@___asan_gen_.3380 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3407, i32 2 }
@___asan_gen_.3386 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3409, i32 2 }
@___asan_gen_.3392 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3410, i32 2 }
@___asan_gen_.3398 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3411, i32 2 }
@___asan_gen_.3404 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3413, i32 2 }
@___asan_gen_.3410 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3414, i32 2 }
@___asan_gen_.3416 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3415, i32 2 }
@___asan_gen_.3422 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3417, i32 2 }
@___asan_gen_.3428 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3418, i32 2 }
@___asan_gen_.3434 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3419, i32 2 }
@___asan_gen_.3440 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3421, i32 2 }
@___asan_gen_.3446 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3423, i32 2 }
@___asan_gen_.3452 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3424, i32 2 }
@___asan_gen_.3458 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3425, i32 2 }
@___asan_gen_.3464 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3426, i32 2 }
@___asan_gen_.3470 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3427, i32 2 }
@___asan_gen_.3476 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3428, i32 2 }
@___asan_gen_.3482 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3429, i32 2 }
@___asan_gen_.3488 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3430, i32 2 }
@___asan_gen_.3494 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3431, i32 2 }
@___asan_gen_.3500 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3432, i32 2 }
@___asan_gen_.3506 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3433, i32 2 }
@___asan_gen_.3512 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3434, i32 2 }
@___asan_gen_.3518 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3435, i32 2 }
@___asan_gen_.3524 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3436, i32 2 }
@___asan_gen_.3530 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3437, i32 2 }
@___asan_gen_.3536 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3438, i32 2 }
@___asan_gen_.3542 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3440, i32 2 }
@___asan_gen_.3548 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3441, i32 2 }
@___asan_gen_.3554 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3442, i32 2 }
@___asan_gen_.3560 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3444, i32 2 }
@___asan_gen_.3566 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3445, i32 2 }
@___asan_gen_.3572 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3446, i32 2 }
@___asan_gen_.3578 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3448, i32 2 }
@___asan_gen_.3584 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3449, i32 2 }
@___asan_gen_.3590 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3451, i32 2 }
@___asan_gen_.3596 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3452, i32 2 }
@___asan_gen_.3602 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3453, i32 2 }
@___asan_gen_.3608 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3455, i32 2 }
@___asan_gen_.3614 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3456, i32 2 }
@___asan_gen_.3620 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3457, i32 2 }
@___asan_gen_.3626 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3458, i32 2 }
@___asan_gen_.3632 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3459, i32 2 }
@___asan_gen_.3638 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3461, i32 2 }
@___asan_gen_.3644 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3462, i32 2 }
@___asan_gen_.3650 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3464, i32 2 }
@___asan_gen_.3653 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3466, i32 3 }
@___asan_gen_.3659 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3467, i32 2 }
@___asan_gen_.3662 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3469, i32 3 }
@___asan_gen_.3668 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3470, i32 2 }
@___asan_gen_.3671 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3472, i32 3 }
@___asan_gen_.3677 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3473, i32 2 }
@___asan_gen_.3680 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3475, i32 3 }
@___asan_gen_.3686 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3477, i32 2 }
@___asan_gen_.3692 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3478, i32 2 }
@___asan_gen_.3698 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3479, i32 2 }
@___asan_gen_.3704 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3480, i32 2 }
@___asan_gen_.3710 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3482, i32 2 }
@___asan_gen_.3716 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3483, i32 2 }
@___asan_gen_.3722 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3484, i32 2 }
@___asan_gen_.3728 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3485, i32 2 }
@___asan_gen_.3734 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3486, i32 2 }
@___asan_gen_.3740 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3487, i32 2 }
@___asan_gen_.3746 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3488, i32 2 }
@___asan_gen_.3752 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3489, i32 2 }
@___asan_gen_.3758 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3490, i32 2 }
@___asan_gen_.3764 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3491, i32 2 }
@___asan_gen_.3770 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3492, i32 2 }
@___asan_gen_.3776 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3494, i32 2 }
@___asan_gen_.3782 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3495, i32 2 }
@___asan_gen_.3788 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3496, i32 2 }
@___asan_gen_.3794 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3497, i32 2 }
@___asan_gen_.3800 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3498, i32 2 }
@___asan_gen_.3806 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3499, i32 2 }
@___asan_gen_.3812 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3500, i32 2 }
@___asan_gen_.3818 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3501, i32 2 }
@___asan_gen_.3824 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2243, i32 2 }
@___asan_gen_.3827 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2245, i32 2 }
@___asan_gen_.3830 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2246, i32 2 }
@___asan_gen_.3833 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2247, i32 2 }
@___asan_gen_.3836 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2250, i32 3 }
@___asan_gen_.3839 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2251, i32 3 }
@___asan_gen_.3842 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2252, i32 3 }
@___asan_gen_.3845 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2253, i32 3 }
@___asan_gen_.3848 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2257, i32 3 }
@___asan_gen_.3851 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2258, i32 3 }
@___asan_gen_.3854 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2262, i32 3 }
@___asan_gen_.3857 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2265, i32 2 }
@___asan_gen_.3860 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2266, i32 2 }
@___asan_gen_.3863 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2267, i32 2 }
@___asan_gen_.3866 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2268, i32 2 }
@___asan_gen_.3869 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2269, i32 2 }
@___asan_gen_.3872 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2271, i32 2 }
@___asan_gen_.3875 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2273, i32 3 }
@___asan_gen_.3878 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2274, i32 3 }
@___asan_gen_.3881 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2276, i32 2 }
@___asan_gen_.3884 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2278, i32 2 }
@___asan_gen_.3887 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2280, i32 2 }
@___asan_gen_.3890 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2281, i32 2 }
@___asan_gen_.3893 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2282, i32 2 }
@___asan_gen_.3896 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2283, i32 2 }
@___asan_gen_.3899 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2285, i32 2 }
@___asan_gen_.3902 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2287, i32 2 }
@___asan_gen_.3905 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2289, i32 2 }
@___asan_gen_.3908 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2290, i32 2 }
@___asan_gen_.3911 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2291, i32 2 }
@___asan_gen_.3914 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2292, i32 2 }
@___asan_gen_.3917 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2294, i32 2 }
@___asan_gen_.3920 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2295, i32 2 }
@___asan_gen_.3923 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2297, i32 2 }
@___asan_gen_.3926 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2298, i32 2 }
@___asan_gen_.3929 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2299, i32 2 }
@___asan_gen_.3932 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2300, i32 2 }
@___asan_gen_.3935 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2301, i32 2 }
@___asan_gen_.3938 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2302, i32 2 }
@___asan_gen_.3941 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2303, i32 2 }
@___asan_gen_.3944 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2304, i32 2 }
@___asan_gen_.3947 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2306, i32 2 }
@___asan_gen_.3950 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2327, i32 2 }
@___asan_gen_.3953 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2348, i32 2 }
@___asan_gen_.3956 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2369, i32 2 }
@___asan_gen_.3959 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2390, i32 2 }
@___asan_gen_.3962 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2411, i32 2 }
@___asan_gen_.3965 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2432, i32 2 }
@___asan_gen_.3968 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2453, i32 2 }
@___asan_gen_.3971 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2474, i32 2 }
@___asan_gen_.3974 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2476, i32 3 }
@___asan_gen_.3977 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2478, i32 2 }
@___asan_gen_.3980 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2480, i32 3 }
@___asan_gen_.3983 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2482, i32 2 }
@___asan_gen_.3986 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2484, i32 3 }
@___asan_gen_.3989 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2486, i32 2 }
@___asan_gen_.3992 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2488, i32 3 }
@___asan_gen_.3995 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2490, i32 2 }
@___asan_gen_.3998 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2492, i32 3 }
@___asan_gen_.4001 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2494, i32 2 }
@___asan_gen_.4004 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2496, i32 3 }
@___asan_gen_.4007 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2498, i32 2 }
@___asan_gen_.4010 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2499, i32 2 }
@___asan_gen_.4013 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2500, i32 2 }
@___asan_gen_.4016 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2501, i32 2 }
@___asan_gen_.4019 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2502, i32 2 }
@___asan_gen_.4022 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2503, i32 2 }
@___asan_gen_.4025 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2504, i32 2 }
@___asan_gen_.4028 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2505, i32 2 }
@___asan_gen_.4031 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2506, i32 2 }
@___asan_gen_.4034 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2508, i32 2 }
@___asan_gen_.4037 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2510, i32 3 }
@___asan_gen_.4040 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2512, i32 2 }
@___asan_gen_.4043 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2513, i32 2 }
@___asan_gen_.4046 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2515, i32 2 }
@___asan_gen_.4049 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2517, i32 3 }
@___asan_gen_.4052 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2519, i32 2 }
@___asan_gen_.4055 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2521, i32 3 }
@___asan_gen_.4058 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2523, i32 2 }
@___asan_gen_.4061 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2525, i32 3 }
@___asan_gen_.4064 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2527, i32 2 }
@___asan_gen_.4067 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2529, i32 3 }
@___asan_gen_.4070 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2531, i32 2 }
@___asan_gen_.4073 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2532, i32 2 }
@___asan_gen_.4076 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2533, i32 2 }
@___asan_gen_.4079 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2534, i32 2 }
@___asan_gen_.4082 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2535, i32 2 }
@___asan_gen_.4085 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2537, i32 2 }
@___asan_gen_.4088 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2539, i32 2 }
@___asan_gen_.4091 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2540, i32 2 }
@___asan_gen_.4094 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2541, i32 2 }
@___asan_gen_.4097 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2542, i32 2 }
@___asan_gen_.4100 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2543, i32 2 }
@___asan_gen_.4103 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2544, i32 2 }
@___asan_gen_.4106 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2545, i32 2 }
@___asan_gen_.4109 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2546, i32 2 }
@___asan_gen_.4112 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2547, i32 2 }
@___asan_gen_.4115 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2548, i32 2 }
@___asan_gen_.4118 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2549, i32 2 }
@___asan_gen_.4121 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2551, i32 2 }
@___asan_gen_.4124 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2552, i32 2 }
@___asan_gen_.4127 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2553, i32 2 }
@___asan_gen_.4130 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2554, i32 2 }
@___asan_gen_.4133 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2555, i32 2 }
@___asan_gen_.4136 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2556, i32 2 }
@___asan_gen_.4139 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2558, i32 2 }
@___asan_gen_.4142 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2559, i32 2 }
@___asan_gen_.4145 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2560, i32 2 }
@___asan_gen_.4148 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2561, i32 2 }
@___asan_gen_.4151 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2562, i32 2 }
@___asan_gen_.4154 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2564, i32 2 }
@___asan_gen_.4157 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2566, i32 3 }
@___asan_gen_.4160 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2568, i32 2 }
@___asan_gen_.4163 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2569, i32 2 }
@___asan_gen_.4166 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2570, i32 2 }
@___asan_gen_.4169 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2571, i32 2 }
@___asan_gen_.4172 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2573, i32 2 }
@___asan_gen_.4175 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2575, i32 3 }
@___asan_gen_.4178 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2577, i32 2 }
@___asan_gen_.4181 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2578, i32 2 }
@___asan_gen_.4184 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2580, i32 2 }
@___asan_gen_.4187 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2582, i32 2 }
@___asan_gen_.4190 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2583, i32 2 }
@___asan_gen_.4193 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2585, i32 2 }
@___asan_gen_.4196 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2587, i32 2 }
@___asan_gen_.4199 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2588, i32 2 }
@___asan_gen_.4202 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2590, i32 2 }
@___asan_gen_.4205 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2592, i32 3 }
@___asan_gen_.4208 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2594, i32 2 }
@___asan_gen_.4211 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2596, i32 3 }
@___asan_gen_.4214 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2598, i32 2 }
@___asan_gen_.4217 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2600, i32 3 }
@___asan_gen_.4220 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2602, i32 2 }
@___asan_gen_.4223 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2603, i32 2 }
@___asan_gen_.4226 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2605, i32 2 }
@___asan_gen_.4229 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2607, i32 3 }
@___asan_gen_.4232 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2609, i32 2 }
@___asan_gen_.4235 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2610, i32 2 }
@___asan_gen_.4238 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2611, i32 2 }
@___asan_gen_.4241 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2612, i32 2 }
@___asan_gen_.4244 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2613, i32 2 }
@___asan_gen_.4247 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2614, i32 2 }
@___asan_gen_.4250 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2615, i32 2 }
@___asan_gen_.4253 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2616, i32 2 }
@___asan_gen_.4256 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2617, i32 2 }
@___asan_gen_.4259 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2618, i32 2 }
@___asan_gen_.4262 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2619, i32 2 }
@___asan_gen_.4265 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2620, i32 2 }
@___asan_gen_.4268 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2622, i32 2 }
@___asan_gen_.4271 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2623, i32 2 }
@___asan_gen_.4274 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2624, i32 2 }
@___asan_gen_.4277 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2625, i32 2 }
@___asan_gen_.4280 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2627, i32 2 }
@___asan_gen_.4283 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2628, i32 2 }
@___asan_gen_.4286 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2629, i32 2 }
@___asan_gen_.4289 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2630, i32 2 }
@___asan_gen_.4292 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2632, i32 2 }
@___asan_gen_.4295 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2636, i32 2 }
@___asan_gen_.4298 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2640, i32 2 }
@___asan_gen_.4301 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2644, i32 2 }
@___asan_gen_.4304 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2648, i32 2 }
@___asan_gen_.4307 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2652, i32 2 }
@___asan_gen_.4310 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2655, i32 2 }
@___asan_gen_.4313 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2659, i32 2 }
@___asan_gen_.4316 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2661, i32 3 }
@___asan_gen_.4319 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2663, i32 3 }
@___asan_gen_.4322 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2667, i32 2 }
@___asan_gen_.4325 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2671, i32 2 }
@___asan_gen_.4328 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2676, i32 2 }
@___asan_gen_.4331 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2677, i32 2 }
@___asan_gen_.4334 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2679, i32 2 }
@___asan_gen_.4337 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2680, i32 2 }
@___asan_gen_.4340 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2681, i32 2 }
@___asan_gen_.4343 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2682, i32 2 }
@___asan_gen_.4346 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2684, i32 2 }
@___asan_gen_.4349 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2685, i32 2 }
@___asan_gen_.4352 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2686, i32 2 }
@___asan_gen_.4355 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2687, i32 2 }
@___asan_gen_.4358 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2689, i32 2 }
@___asan_gen_.4361 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2690, i32 2 }
@___asan_gen_.4364 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2692, i32 2 }
@___asan_gen_.4367 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2694, i32 3 }
@___asan_gen_.4370 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2695, i32 2 }
@___asan_gen_.4373 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2696, i32 2 }
@___asan_gen_.4376 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2698, i32 2 }
@___asan_gen_.4379 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2699, i32 2 }
@___asan_gen_.4382 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2703, i32 2 }
@___asan_gen_.4385 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2707, i32 2 }
@___asan_gen_.4388 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2711, i32 2 }
@___asan_gen_.4391 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2716, i32 2 }
@___asan_gen_.4394 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2717, i32 2 }
@___asan_gen_.4397 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2718, i32 2 }
@___asan_gen_.4400 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2719, i32 2 }
@___asan_gen_.4403 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2720, i32 2 }
@___asan_gen_.4406 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2721, i32 2 }
@___asan_gen_.4409 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2722, i32 2 }
@___asan_gen_.4412 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2723, i32 2 }
@___asan_gen_.4415 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2725, i32 2 }
@___asan_gen_.4418 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2726, i32 2 }
@___asan_gen_.4421 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2727, i32 2 }
@___asan_gen_.4424 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2728, i32 2 }
@___asan_gen_.4427 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2729, i32 2 }
@___asan_gen_.4430 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2730, i32 2 }
@___asan_gen_.4433 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2733, i32 3 }
@___asan_gen_.4436 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2734, i32 3 }
@___asan_gen_.4439 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2736, i32 3 }
@___asan_gen_.4442 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2738, i32 3 }
@___asan_gen_.4445 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2740, i32 3 }
@___asan_gen_.4448 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2742, i32 3 }
@___asan_gen_.4451 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2744, i32 3 }
@___asan_gen_.4454 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2746, i32 3 }
@___asan_gen_.4457 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2748, i32 3 }
@___asan_gen_.4460 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2752, i32 2 }
@___asan_gen_.4463 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2753, i32 2 }
@___asan_gen_.4466 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2754, i32 2 }
@___asan_gen_.4469 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2755, i32 2 }
@___asan_gen_.4472 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2757, i32 2 }
@___asan_gen_.4475 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2758, i32 2 }
@___asan_gen_.4478 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2759, i32 2 }
@___asan_gen_.4481 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2760, i32 2 }
@___asan_gen_.4484 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2761, i32 2 }
@___asan_gen_.4487 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2762, i32 2 }
@___asan_gen_.4490 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2763, i32 2 }
@___asan_gen_.4493 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2764, i32 2 }
@___asan_gen_.4496 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2765, i32 2 }
@___asan_gen_.4499 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2767, i32 2 }
@___asan_gen_.4502 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2768, i32 2 }
@___asan_gen_.4505 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2769, i32 2 }
@___asan_gen_.4508 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2771, i32 2 }
@___asan_gen_.4511 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2772, i32 2 }
@___asan_gen_.4514 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2773, i32 2 }
@___asan_gen_.4517 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2775, i32 2 }
@___asan_gen_.4520 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2776, i32 2 }
@___asan_gen_.4523 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2777, i32 2 }
@___asan_gen_.4526 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2779, i32 2 }
@___asan_gen_.4529 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2780, i32 2 }
@___asan_gen_.4532 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2781, i32 2 }
@___asan_gen_.4535 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2783, i32 2 }
@___asan_gen_.4538 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2785, i32 2 }
@___asan_gen_.4541 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2786, i32 2 }
@___asan_gen_.4544 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2787, i32 2 }
@___asan_gen_.4547 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2788, i32 2 }
@___asan_gen_.4550 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2789, i32 2 }
@___asan_gen_.4553 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2790, i32 2 }
@___asan_gen_.4556 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2791, i32 2 }
@___asan_gen_.4559 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2792, i32 2 }
@___asan_gen_.4562 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2793, i32 2 }
@___asan_gen_.4565 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2794, i32 2 }
@___asan_gen_.4568 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2795, i32 2 }
@___asan_gen_.4571 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2796, i32 2 }
@___asan_gen_.4574 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2797, i32 2 }
@___asan_gen_.4577 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2798, i32 2 }
@___asan_gen_.4580 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2799, i32 2 }
@___asan_gen_.4583 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2800, i32 2 }
@___asan_gen_.4586 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2802, i32 2 }
@___asan_gen_.4589 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2803, i32 2 }
@___asan_gen_.4592 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2804, i32 2 }
@___asan_gen_.4595 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2806, i32 2 }
@___asan_gen_.4598 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2807, i32 2 }
@___asan_gen_.4601 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2808, i32 2 }
@___asan_gen_.4604 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2810, i32 2 }
@___asan_gen_.4607 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2811, i32 2 }
@___asan_gen_.4610 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2813, i32 2 }
@___asan_gen_.4613 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2814, i32 2 }
@___asan_gen_.4616 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2815, i32 2 }
@___asan_gen_.4619 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2817, i32 2 }
@___asan_gen_.4622 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2818, i32 2 }
@___asan_gen_.4625 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2819, i32 2 }
@___asan_gen_.4628 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2820, i32 2 }
@___asan_gen_.4631 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2821, i32 2 }
@___asan_gen_.4634 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2823, i32 2 }
@___asan_gen_.4637 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2824, i32 2 }
@___asan_gen_.4640 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2826, i32 2 }
@___asan_gen_.4643 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2828, i32 3 }
@___asan_gen_.4646 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2829, i32 2 }
@___asan_gen_.4649 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2831, i32 3 }
@___asan_gen_.4652 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2832, i32 2 }
@___asan_gen_.4655 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2834, i32 3 }
@___asan_gen_.4658 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2835, i32 2 }
@___asan_gen_.4661 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2837, i32 3 }
@___asan_gen_.4664 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2839, i32 2 }
@___asan_gen_.4667 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2840, i32 2 }
@___asan_gen_.4670 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2841, i32 2 }
@___asan_gen_.4673 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2842, i32 2 }
@___asan_gen_.4676 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2844, i32 2 }
@___asan_gen_.4679 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2845, i32 2 }
@___asan_gen_.4682 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2846, i32 2 }
@___asan_gen_.4685 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2847, i32 2 }
@___asan_gen_.4688 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2848, i32 2 }
@___asan_gen_.4691 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2849, i32 2 }
@___asan_gen_.4694 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2850, i32 2 }
@___asan_gen_.4697 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2851, i32 2 }
@___asan_gen_.4700 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2852, i32 2 }
@___asan_gen_.4703 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2853, i32 2 }
@___asan_gen_.4706 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2854, i32 2 }
@___asan_gen_.4709 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2856, i32 2 }
@___asan_gen_.4712 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2857, i32 2 }
@___asan_gen_.4715 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2858, i32 2 }
@___asan_gen_.4718 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2859, i32 2 }
@___asan_gen_.4721 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2860, i32 2 }
@___asan_gen_.4724 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2861, i32 2 }
@___asan_gen_.4727 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2862, i32 2 }
@___asan_gen_.4730 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 2863, i32 2 }
@___asan_gen_.4736 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 1855, i32 4 }
@___asan_gen_.4737 = private unnamed_addr constant [24 x i8] c"sienna_cichlid_i2c_algo\00", align 1
@___asan_gen_.4739 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3583, i32 35 }
@___asan_gen_.4742 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3605, i32 49 }
@___asan_gen_.4743 = private unnamed_addr constant [34 x i8] c"sienna_cichlid_i2c_control_quirks\00", align 1
@___asan_gen_.4745 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3588, i32 40 }
@___asan_gen_.4748 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3610, i32 3 }
@___asan_gen_.4749 = private unnamed_addr constant [6 x i8] c"__key\00", align 1
@___asan_gen_.4754 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3869, i32 2 }
@___asan_gen_.4755 = private unnamed_addr constant [7 x i8] c"_entry\00", align 1
@___asan_gen_.4761 = private unnamed_addr constant [17 x i8] c"<string literal>\00", align 1
@___asan_gen_.4763 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 3876, i32 2 }
@___asan_gen_.4764 = private unnamed_addr constant [29 x i8] c"sienna_cichlid_throttler_map\00", align 1
@___asan_gen_.4766 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 245, i32 22 }
@___asan_gen_.4767 = private unnamed_addr constant [11 x i8] c"link_speed\00", align 1
@___asan_gen_.4768 = private unnamed_addr constant [52 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/inc/smu_v11_0.h\00", align 1
@___asan_gen_.4769 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4768, i32 67, i32 38 }
@___asan_gen_.4770 = private unnamed_addr constant [27 x i8] c"sienna_cichlid_message_map\00", align 1
@___asan_gen_.4772 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 94, i32 36 }
@___asan_gen_.4773 = private unnamed_addr constant [23 x i8] c"sienna_cichlid_clk_map\00", align 1
@___asan_gen_.4775 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 153, i32 32 }
@___asan_gen_.4776 = private unnamed_addr constant [32 x i8] c"sienna_cichlid_feature_mask_map\00", align 1
@___asan_gen_.4777 = private constant [69 x i8] c"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c\00", align 1
@___asan_gen_.4778 = private unnamed_addr constant { ptr, i32, i32 } { ptr @___asan_gen_.4777, i32 170, i32 32 }
@___asan_gen_.4779 = private unnamed_addr constant [51 x i8] c"switch.table.sienna_cichlid_populate_umd_state_clk\00", align 1
@___asan_gen_.4780 = private unnamed_addr constant [56 x i8] c"switch.table.sienna_cichlid_populate_umd_state_clk.1646\00", align 1
@___asan_gen_.4781 = private unnamed_addr constant [45 x i8] c"switch.table.sienna_cichlid_print_clk_levels\00", align 1
@___asan_gen_.4782 = private unnamed_addr constant [50 x i8] c"switch.table.sienna_cichlid_print_clk_levels.1647\00", align 1
@___asan_gen_.4783 = private unnamed_addr constant [50 x i8] c"switch.table.sienna_cichlid_print_clk_levels.1648\00", align 1
@___asan_gen_.4784 = private unnamed_addr constant [50 x i8] c"switch.table.sienna_cichlid_print_clk_levels.1649\00", align 1
@___asan_gen_.4785 = private unnamed_addr constant [50 x i8] c"switch.table.sienna_cichlid_print_clk_levels.1650\00", align 1
@___asan_gen_.4786 = private unnamed_addr constant [40 x i8] c"switch.table.sienna_cichlid_read_sensor\00", align 1
@___asan_gen_.4787 = private unnamed_addr constant [45 x i8] c"switch.table.sienna_cichlid_read_sensor.1651\00", align 1
@llvm.compiler.used = appending global [1689 x ptr] [ptr @beige_goby_dump_pptable._entry, ptr @beige_goby_dump_pptable._entry.1032, ptr @beige_goby_dump_pptable._entry.1034, ptr @beige_goby_dump_pptable._entry.1036, ptr @beige_goby_dump_pptable._entry.1038, ptr @beige_goby_dump_pptable._entry.1040, ptr @beige_goby_dump_pptable._entry.1042, ptr @beige_goby_dump_pptable._entry.1044, ptr @beige_goby_dump_pptable._entry.1046, ptr @beige_goby_dump_pptable._entry.1048, ptr @beige_goby_dump_pptable._entry.1050, ptr @beige_goby_dump_pptable._entry.1052, ptr @beige_goby_dump_pptable._entry.1054, ptr @beige_goby_dump_pptable._entry.1056, ptr @beige_goby_dump_pptable._entry.1058, ptr @beige_goby_dump_pptable._entry.1060, ptr @beige_goby_dump_pptable._entry.1062, ptr @beige_goby_dump_pptable._entry.1064, ptr @beige_goby_dump_pptable._entry.1066, ptr @beige_goby_dump_pptable._entry.1068, ptr @beige_goby_dump_pptable._entry.1070, ptr @beige_goby_dump_pptable._entry.1072, ptr @beige_goby_dump_pptable._entry.1074, ptr @beige_goby_dump_pptable._entry.1076, ptr @beige_goby_dump_pptable._entry.1078, ptr @beige_goby_dump_pptable._entry.1080, ptr @beige_goby_dump_pptable._entry.1082, ptr @beige_goby_dump_pptable._entry.1084, ptr @beige_goby_dump_pptable._entry.1086, ptr @beige_goby_dump_pptable._entry.1088, ptr @beige_goby_dump_pptable._entry.1090, ptr @beige_goby_dump_pptable._entry.1092, ptr @beige_goby_dump_pptable._entry.1094, ptr @beige_goby_dump_pptable._entry.1096, ptr @beige_goby_dump_pptable._entry.1098, ptr @beige_goby_dump_pptable._entry.1100, ptr @beige_goby_dump_pptable._entry.1102, ptr @beige_goby_dump_pptable._entry.1104, ptr @beige_goby_dump_pptable._entry.1106, ptr @beige_goby_dump_pptable._entry.1108, ptr @beige_goby_dump_pptable._entry.1110, ptr @beige_goby_dump_pptable._entry.1112, ptr @beige_goby_dump_pptable._entry.1114, ptr @beige_goby_dump_pptable._entry.1116, ptr @beige_goby_dump_pptable._entry.1118, ptr @beige_goby_dump_pptable._entry.1120, ptr @beige_goby_dump_pptable._entry.1122, ptr @beige_goby_dump_pptable._entry.1124, ptr @beige_goby_dump_pptable._entry.1126, ptr @beige_goby_dump_pptable._entry.1128, ptr @beige_goby_dump_pptable._entry.1130, ptr @beige_goby_dump_pptable._entry.1132, ptr @beige_goby_dump_pptable._entry.1134, ptr @beige_goby_dump_pptable._entry.1136, ptr @beige_goby_dump_pptable._entry.1138, ptr @beige_goby_dump_pptable._entry.1140, ptr @beige_goby_dump_pptable._entry.1142, ptr @beige_goby_dump_pptable._entry.1144, ptr @beige_goby_dump_pptable._entry.1146, ptr @beige_goby_dump_pptable._entry.1148, ptr @beige_goby_dump_pptable._entry.1150, ptr @beige_goby_dump_pptable._entry.1152, ptr @beige_goby_dump_pptable._entry.1154, ptr @beige_goby_dump_pptable._entry.1156, ptr @beige_goby_dump_pptable._entry.1158, ptr @beige_goby_dump_pptable._entry.1160, ptr @beige_goby_dump_pptable._entry.1162, ptr @beige_goby_dump_pptable._entry.1164, ptr @beige_goby_dump_pptable._entry.1166, ptr @beige_goby_dump_pptable._entry.1168, ptr @beige_goby_dump_pptable._entry.1170, ptr @beige_goby_dump_pptable._entry.1172, ptr @beige_goby_dump_pptable._entry.1174, ptr @beige_goby_dump_pptable._entry.1176, ptr @beige_goby_dump_pptable._entry.1178, ptr @beige_goby_dump_pptable._entry.1180, ptr @beige_goby_dump_pptable._entry.1182, ptr @beige_goby_dump_pptable._entry.1184, ptr @beige_goby_dump_pptable._entry.1186, ptr @beige_goby_dump_pptable._entry.1188, ptr @beige_goby_dump_pptable._entry.1190, ptr @beige_goby_dump_pptable._entry.1192, ptr @beige_goby_dump_pptable._entry.1194, ptr @beige_goby_dump_pptable._entry.1196, ptr @beige_goby_dump_pptable._entry.1198, ptr @beige_goby_dump_pptable._entry.1200, ptr @beige_goby_dump_pptable._entry.1202, ptr @beige_goby_dump_pptable._entry.1204, ptr @beige_goby_dump_pptable._entry.1206, ptr @beige_goby_dump_pptable._entry.1208, ptr @beige_goby_dump_pptable._entry.1210, ptr @beige_goby_dump_pptable._entry.1212, ptr @beige_goby_dump_pptable._entry.1214, ptr @beige_goby_dump_pptable._entry.1216, ptr @beige_goby_dump_pptable._entry.1218, ptr @beige_goby_dump_pptable._entry.1220, ptr @beige_goby_dump_pptable._entry.1222, ptr @beige_goby_dump_pptable._entry.1224, ptr @beige_goby_dump_pptable._entry.1226, ptr @beige_goby_dump_pptable._entry.1228, ptr @beige_goby_dump_pptable._entry.1230, ptr @beige_goby_dump_pptable._entry.1232, ptr @beige_goby_dump_pptable._entry.1234, ptr @beige_goby_dump_pptable._entry.1236, ptr @beige_goby_dump_pptable._entry.1238, ptr @beige_goby_dump_pptable._entry.1240, ptr @beige_goby_dump_pptable._entry.1242, ptr @beige_goby_dump_pptable._entry.1244, ptr @beige_goby_dump_pptable._entry.1246, ptr @beige_goby_dump_pptable._entry.1248, ptr @beige_goby_dump_pptable._entry.1250, ptr @beige_goby_dump_pptable._entry.1252, ptr @beige_goby_dump_pptable._entry.1254, ptr @beige_goby_dump_pptable._entry.1256, ptr @beige_goby_dump_pptable._entry.1258, ptr @beige_goby_dump_pptable._entry.1260, ptr @beige_goby_dump_pptable._entry.1262, ptr @beige_goby_dump_pptable._entry.1264, ptr @beige_goby_dump_pptable._entry.1266, ptr @beige_goby_dump_pptable._entry.1268, ptr @beige_goby_dump_pptable._entry.1270, ptr @beige_goby_dump_pptable._entry.1272, ptr @beige_goby_dump_pptable._entry.1274, ptr @beige_goby_dump_pptable._entry.1276, ptr @beige_goby_dump_pptable._entry.1278, ptr @beige_goby_dump_pptable._entry.1280, ptr @beige_goby_dump_pptable._entry.1282, ptr @beige_goby_dump_pptable._entry.1284, ptr @beige_goby_dump_pptable._entry.1286, ptr @beige_goby_dump_pptable._entry.1288, ptr @beige_goby_dump_pptable._entry.1290, ptr @beige_goby_dump_pptable._entry.1292, ptr @beige_goby_dump_pptable._entry.1294, ptr @beige_goby_dump_pptable._entry.1296, ptr @beige_goby_dump_pptable._entry.1298, ptr @beige_goby_dump_pptable._entry.1300, ptr @beige_goby_dump_pptable._entry.1302, ptr @beige_goby_dump_pptable._entry.1304, ptr @beige_goby_dump_pptable._entry.1306, ptr @beige_goby_dump_pptable._entry.1308, ptr @beige_goby_dump_pptable._entry.1310, ptr @beige_goby_dump_pptable._entry.1312, ptr @beige_goby_dump_pptable._entry.1314, ptr @beige_goby_dump_pptable._entry.1316, ptr @beige_goby_dump_pptable._entry.1318, ptr @beige_goby_dump_pptable._entry.1320, ptr @beige_goby_dump_pptable._entry.1322, ptr @beige_goby_dump_pptable._entry.1324, ptr @beige_goby_dump_pptable._entry.1326, ptr @beige_goby_dump_pptable._entry.1328, ptr @beige_goby_dump_pptable._entry.1330, ptr @beige_goby_dump_pptable._entry.1332, ptr @beige_goby_dump_pptable._entry.1334, ptr @beige_goby_dump_pptable._entry.1336, ptr @beige_goby_dump_pptable._entry.1338, ptr @beige_goby_dump_pptable._entry.1340, ptr @beige_goby_dump_pptable._entry.1342, ptr @beige_goby_dump_pptable._entry.1344, ptr @beige_goby_dump_pptable._entry.1346, ptr @beige_goby_dump_pptable._entry.1348, ptr @beige_goby_dump_pptable._entry.1350, ptr @beige_goby_dump_pptable._entry.1352, ptr @beige_goby_dump_pptable._entry.1354, ptr @beige_goby_dump_pptable._entry.1356, ptr @beige_goby_dump_pptable._entry.1358, ptr @beige_goby_dump_pptable._entry.1360, ptr @beige_goby_dump_pptable._entry.1362, ptr @beige_goby_dump_pptable._entry.1364, ptr @beige_goby_dump_pptable._entry.1366, ptr @beige_goby_dump_pptable._entry.1368, ptr @beige_goby_dump_pptable._entry.1370, ptr @beige_goby_dump_pptable._entry.1372, ptr @beige_goby_dump_pptable._entry.1374, ptr @beige_goby_dump_pptable._entry.1376, ptr @beige_goby_dump_pptable._entry.1378, ptr @beige_goby_dump_pptable._entry.1380, ptr @beige_goby_dump_pptable._entry.1382, ptr @beige_goby_dump_pptable._entry.1384, ptr @beige_goby_dump_pptable._entry.1386, ptr @beige_goby_dump_pptable._entry.1388, ptr @beige_goby_dump_pptable._entry.1390, ptr @beige_goby_dump_pptable._entry.1392, ptr @beige_goby_dump_pptable._entry.1394, ptr @beige_goby_dump_pptable._entry.1396, ptr @beige_goby_dump_pptable._entry.1398, ptr @beige_goby_dump_pptable._entry.1400, ptr @beige_goby_dump_pptable._entry.1402, ptr @beige_goby_dump_pptable._entry.1404, ptr @beige_goby_dump_pptable._entry.1406, ptr @beige_goby_dump_pptable._entry.1408, ptr @beige_goby_dump_pptable._entry.1410, ptr @beige_goby_dump_pptable._entry.1412, ptr @beige_goby_dump_pptable._entry.1414, ptr @beige_goby_dump_pptable._entry.1416, ptr @beige_goby_dump_pptable._entry.1418, ptr @beige_goby_dump_pptable._entry.1420, ptr @beige_goby_dump_pptable._entry.1422, ptr @beige_goby_dump_pptable._entry.1424, ptr @beige_goby_dump_pptable._entry.1426, ptr @beige_goby_dump_pptable._entry.1428, ptr @beige_goby_dump_pptable._entry.1430, ptr @beige_goby_dump_pptable._entry.1432, ptr @beige_goby_dump_pptable._entry.1434, ptr @beige_goby_dump_pptable._entry.1436, ptr @beige_goby_dump_pptable._entry.1438, ptr @beige_goby_dump_pptable._entry.1440, ptr @beige_goby_dump_pptable._entry.1442, ptr @beige_goby_dump_pptable._entry.1444, ptr @beige_goby_dump_pptable._entry.1446, ptr @beige_goby_dump_pptable._entry.1448, ptr @beige_goby_dump_pptable._entry.1450, ptr @beige_goby_dump_pptable._entry.1452, ptr @beige_goby_dump_pptable._entry.1454, ptr @beige_goby_dump_pptable._entry.1456, ptr @beige_goby_dump_pptable._entry.1458, ptr @beige_goby_dump_pptable._entry.1460, ptr @beige_goby_dump_pptable._entry.1462, ptr @beige_goby_dump_pptable._entry.1464, ptr @beige_goby_dump_pptable._entry.1466, ptr @beige_goby_dump_pptable._entry.1468, ptr @beige_goby_dump_pptable._entry.1470, ptr @beige_goby_dump_pptable._entry.1472, ptr @beige_goby_dump_pptable._entry.1474, ptr @beige_goby_dump_pptable._entry.1476, ptr @beige_goby_dump_pptable._entry.1478, ptr @beige_goby_dump_pptable._entry.1480, ptr @beige_goby_dump_pptable._entry.1482, ptr @beige_goby_dump_pptable._entry.1484, ptr @beige_goby_dump_pptable._entry.1486, ptr @beige_goby_dump_pptable._entry.1488, ptr @beige_goby_dump_pptable._entry.1490, ptr @beige_goby_dump_pptable._entry.1492, ptr @beige_goby_dump_pptable._entry.1494, ptr @beige_goby_dump_pptable._entry.1496, ptr @beige_goby_dump_pptable._entry.1498, ptr @beige_goby_dump_pptable._entry.1500, ptr @beige_goby_dump_pptable._entry.1502, ptr @beige_goby_dump_pptable._entry.1504, ptr @beige_goby_dump_pptable._entry.1506, ptr @beige_goby_dump_pptable._entry.1508, ptr @beige_goby_dump_pptable._entry.1510, ptr @beige_goby_dump_pptable._entry.1512, ptr @beige_goby_dump_pptable._entry.1514, ptr @beige_goby_dump_pptable._entry.1516, ptr @beige_goby_dump_pptable._entry.1518, ptr @beige_goby_dump_pptable._entry.1520, ptr @beige_goby_dump_pptable._entry.1522, ptr @beige_goby_dump_pptable._entry.1524, ptr @beige_goby_dump_pptable._entry.1526, ptr @beige_goby_dump_pptable._entry.1528, ptr @beige_goby_dump_pptable._entry.1530, ptr @beige_goby_dump_pptable._entry.1532, ptr @beige_goby_dump_pptable._entry.1534, ptr @beige_goby_dump_pptable._entry.1536, ptr @beige_goby_dump_pptable._entry.1538, ptr @beige_goby_dump_pptable._entry.1540, ptr @beige_goby_dump_pptable._entry.1542, ptr @beige_goby_dump_pptable._entry.1544, ptr @beige_goby_dump_pptable._entry.1546, ptr @beige_goby_dump_pptable._entry.1548, ptr @beige_goby_dump_pptable._entry.1550, ptr @beige_goby_dump_pptable._entry.1552, ptr @beige_goby_dump_pptable._entry.1554, ptr @beige_goby_dump_pptable._entry.1556, ptr @beige_goby_dump_pptable._entry.1558, ptr @beige_goby_dump_pptable._entry.1560, ptr @beige_goby_dump_pptable._entry.1562, ptr @beige_goby_dump_pptable._entry.1564, ptr @beige_goby_dump_pptable._entry.1566, ptr @beige_goby_dump_pptable._entry.1568, ptr @beige_goby_dump_pptable._entry.1570, ptr @beige_goby_dump_pptable._entry.1572, ptr @beige_goby_dump_pptable._entry.1574, ptr @beige_goby_dump_pptable._entry.1576, ptr @beige_goby_dump_pptable._entry.1578, ptr @beige_goby_dump_pptable._entry.1580, ptr @beige_goby_dump_pptable._entry.1582, ptr @beige_goby_dump_pptable._entry.1584, ptr @beige_goby_dump_pptable._entry.1586, ptr @beige_goby_dump_pptable._entry.1588, ptr @beige_goby_dump_pptable._entry.1590, ptr @beige_goby_dump_pptable._entry.1592, ptr @beige_goby_dump_pptable._entry.1594, ptr @beige_goby_dump_pptable._entry.1596, ptr @beige_goby_dump_pptable._entry.1598, ptr @beige_goby_dump_pptable._entry.1600, ptr @beige_goby_dump_pptable._entry.1602, ptr @beige_goby_dump_pptable._entry.1604, ptr @beige_goby_dump_pptable._entry.1606, ptr @beige_goby_dump_pptable._entry.1608, ptr @beige_goby_dump_pptable._entry.1610, ptr @beige_goby_dump_pptable._entry.1612, ptr @beige_goby_dump_pptable._entry.1614, ptr @beige_goby_dump_pptable._entry.1616, ptr @beige_goby_dump_pptable._entry.1618, ptr @beige_goby_dump_pptable._entry.1620, ptr @beige_goby_dump_pptable._entry.1622, ptr @beige_goby_dump_pptable._entry.1624, ptr @beige_goby_dump_pptable._entry.1626, ptr @beige_goby_dump_pptable._entry.1628, ptr @beige_goby_dump_pptable._entry.1630, ptr @beige_goby_dump_pptable._entry.1632, ptr @beige_goby_dump_pptable._entry.1634, ptr @beige_goby_dump_pptable._entry_ptr, ptr @beige_goby_dump_pptable._entry_ptr.1033, ptr @beige_goby_dump_pptable._entry_ptr.1035, ptr @beige_goby_dump_pptable._entry_ptr.1037, ptr @beige_goby_dump_pptable._entry_ptr.1039, ptr @beige_goby_dump_pptable._entry_ptr.1041, ptr @beige_goby_dump_pptable._entry_ptr.1043, ptr @beige_goby_dump_pptable._entry_ptr.1045, ptr @beige_goby_dump_pptable._entry_ptr.1047, ptr @beige_goby_dump_pptable._entry_ptr.1049, ptr @beige_goby_dump_pptable._entry_ptr.1051, ptr @beige_goby_dump_pptable._entry_ptr.1053, ptr @beige_goby_dump_pptable._entry_ptr.1055, ptr @beige_goby_dump_pptable._entry_ptr.1057, ptr @beige_goby_dump_pptable._entry_ptr.1059, ptr @beige_goby_dump_pptable._entry_ptr.1061, ptr @beige_goby_dump_pptable._entry_ptr.1063, ptr @beige_goby_dump_pptable._entry_ptr.1065, ptr @beige_goby_dump_pptable._entry_ptr.1067, ptr @beige_goby_dump_pptable._entry_ptr.1069, ptr @beige_goby_dump_pptable._entry_ptr.1071, ptr @beige_goby_dump_pptable._entry_ptr.1073, ptr @beige_goby_dump_pptable._entry_ptr.1075, ptr @beige_goby_dump_pptable._entry_ptr.1077, ptr @beige_goby_dump_pptable._entry_ptr.1079, ptr @beige_goby_dump_pptable._entry_ptr.1081, ptr @beige_goby_dump_pptable._entry_ptr.1083, ptr @beige_goby_dump_pptable._entry_ptr.1085, ptr @beige_goby_dump_pptable._entry_ptr.1087, ptr @beige_goby_dump_pptable._entry_ptr.1089, ptr @beige_goby_dump_pptable._entry_ptr.1091, ptr @beige_goby_dump_pptable._entry_ptr.1093, ptr @beige_goby_dump_pptable._entry_ptr.1095, ptr @beige_goby_dump_pptable._entry_ptr.1097, ptr @beige_goby_dump_pptable._entry_ptr.1099, ptr @beige_goby_dump_pptable._entry_ptr.1101, ptr @beige_goby_dump_pptable._entry_ptr.1103, ptr @beige_goby_dump_pptable._entry_ptr.1105, ptr @beige_goby_dump_pptable._entry_ptr.1107, ptr @beige_goby_dump_pptable._entry_ptr.1109, ptr @beige_goby_dump_pptable._entry_ptr.1111, ptr @beige_goby_dump_pptable._entry_ptr.1113, ptr @beige_goby_dump_pptable._entry_ptr.1115, ptr @beige_goby_dump_pptable._entry_ptr.1117, ptr @beige_goby_dump_pptable._entry_ptr.1119, ptr @beige_goby_dump_pptable._entry_ptr.1121, ptr @beige_goby_dump_pptable._entry_ptr.1123, ptr @beige_goby_dump_pptable._entry_ptr.1125, ptr @beige_goby_dump_pptable._entry_ptr.1127, ptr @beige_goby_dump_pptable._entry_ptr.1129, ptr @beige_goby_dump_pptable._entry_ptr.1131, ptr @beige_goby_dump_pptable._entry_ptr.1133, ptr @beige_goby_dump_pptable._entry_ptr.1135, ptr @beige_goby_dump_pptable._entry_ptr.1137, ptr @beige_goby_dump_pptable._entry_ptr.1139, ptr @beige_goby_dump_pptable._entry_ptr.1141, ptr @beige_goby_dump_pptable._entry_ptr.1143, ptr @beige_goby_dump_pptable._entry_ptr.1145, ptr @beige_goby_dump_pptable._entry_ptr.1147, ptr @beige_goby_dump_pptable._entry_ptr.1149, ptr @beige_goby_dump_pptable._entry_ptr.1151, ptr @beige_goby_dump_pptable._entry_ptr.1153, ptr @beige_goby_dump_pptable._entry_ptr.1155, ptr @beige_goby_dump_pptable._entry_ptr.1157, ptr @beige_goby_dump_pptable._entry_ptr.1159, ptr @beige_goby_dump_pptable._entry_ptr.1161, ptr @beige_goby_dump_pptable._entry_ptr.1163, ptr @beige_goby_dump_pptable._entry_ptr.1165, ptr @beige_goby_dump_pptable._entry_ptr.1167, ptr @beige_goby_dump_pptable._entry_ptr.1169, ptr @beige_goby_dump_pptable._entry_ptr.1171, ptr @beige_goby_dump_pptable._entry_ptr.1173, ptr @beige_goby_dump_pptable._entry_ptr.1175, ptr @beige_goby_dump_pptable._entry_ptr.1177, ptr @beige_goby_dump_pptable._entry_ptr.1179, ptr @beige_goby_dump_pptable._entry_ptr.1181, ptr @beige_goby_dump_pptable._entry_ptr.1183, ptr @beige_goby_dump_pptable._entry_ptr.1185, ptr @beige_goby_dump_pptable._entry_ptr.1187, ptr @beige_goby_dump_pptable._entry_ptr.1189, ptr @beige_goby_dump_pptable._entry_ptr.1191, ptr @beige_goby_dump_pptable._entry_ptr.1193, ptr @beige_goby_dump_pptable._entry_ptr.1195, ptr @beige_goby_dump_pptable._entry_ptr.1197, ptr @beige_goby_dump_pptable._entry_ptr.1199, ptr @beige_goby_dump_pptable._entry_ptr.1201, ptr @beige_goby_dump_pptable._entry_ptr.1203, ptr @beige_goby_dump_pptable._entry_ptr.1205, ptr @beige_goby_dump_pptable._entry_ptr.1207, ptr @beige_goby_dump_pptable._entry_ptr.1209, ptr @beige_goby_dump_pptable._entry_ptr.1211, ptr @beige_goby_dump_pptable._entry_ptr.1213, ptr @beige_goby_dump_pptable._entry_ptr.1215, ptr @beige_goby_dump_pptable._entry_ptr.1217, ptr @beige_goby_dump_pptable._entry_ptr.1219, ptr @beige_goby_dump_pptable._entry_ptr.1221, ptr @beige_goby_dump_pptable._entry_ptr.1223, ptr @beige_goby_dump_pptable._entry_ptr.1225, ptr @beige_goby_dump_pptable._entry_ptr.1227, ptr @beige_goby_dump_pptable._entry_ptr.1229, ptr @beige_goby_dump_pptable._entry_ptr.1231, ptr @beige_goby_dump_pptable._entry_ptr.1233, ptr @beige_goby_dump_pptable._entry_ptr.1235, ptr @beige_goby_dump_pptable._entry_ptr.1237, ptr @beige_goby_dump_pptable._entry_ptr.1239, ptr @beige_goby_dump_pptable._entry_ptr.1241, ptr @beige_goby_dump_pptable._entry_ptr.1243, ptr @beige_goby_dump_pptable._entry_ptr.1245, ptr @beige_goby_dump_pptable._entry_ptr.1247, ptr @beige_goby_dump_pptable._entry_ptr.1249, ptr @beige_goby_dump_pptable._entry_ptr.1251, ptr @beige_goby_dump_pptable._entry_ptr.1253, ptr @beige_goby_dump_pptable._entry_ptr.1255, ptr @beige_goby_dump_pptable._entry_ptr.1257, ptr @beige_goby_dump_pptable._entry_ptr.1259, ptr @beige_goby_dump_pptable._entry_ptr.1261, ptr @beige_goby_dump_pptable._entry_ptr.1263, ptr @beige_goby_dump_pptable._entry_ptr.1265, ptr @beige_goby_dump_pptable._entry_ptr.1267, ptr @beige_goby_dump_pptable._entry_ptr.1269, ptr @beige_goby_dump_pptable._entry_ptr.1271, ptr @beige_goby_dump_pptable._entry_ptr.1273, ptr @beige_goby_dump_pptable._entry_ptr.1275, ptr @beige_goby_dump_pptable._entry_ptr.1277, ptr @beige_goby_dump_pptable._entry_ptr.1279, ptr @beige_goby_dump_pptable._entry_ptr.1281, ptr @beige_goby_dump_pptable._entry_ptr.1283, ptr @beige_goby_dump_pptable._entry_ptr.1285, ptr @beige_goby_dump_pptable._entry_ptr.1287, ptr @beige_goby_dump_pptable._entry_ptr.1289, ptr @beige_goby_dump_pptable._entry_ptr.1291, ptr @beige_goby_dump_pptable._entry_ptr.1293, ptr @beige_goby_dump_pptable._entry_ptr.1295, ptr @beige_goby_dump_pptable._entry_ptr.1297, ptr @beige_goby_dump_pptable._entry_ptr.1299, ptr @beige_goby_dump_pptable._entry_ptr.1301, ptr @beige_goby_dump_pptable._entry_ptr.1303, ptr @beige_goby_dump_pptable._entry_ptr.1305, ptr @beige_goby_dump_pptable._entry_ptr.1307, ptr @beige_goby_dump_pptable._entry_ptr.1309, ptr @beige_goby_dump_pptable._entry_ptr.1311, ptr @beige_goby_dump_pptable._entry_ptr.1313, ptr @beige_goby_dump_pptable._entry_ptr.1315, ptr @beige_goby_dump_pptable._entry_ptr.1317, ptr @beige_goby_dump_pptable._entry_ptr.1319, ptr @beige_goby_dump_pptable._entry_ptr.1321, ptr @beige_goby_dump_pptable._entry_ptr.1323, ptr @beige_goby_dump_pptable._entry_ptr.1325, ptr @beige_goby_dump_pptable._entry_ptr.1327, ptr @beige_goby_dump_pptable._entry_ptr.1329, ptr @beige_goby_dump_pptable._entry_ptr.1331, ptr @beige_goby_dump_pptable._entry_ptr.1333, ptr @beige_goby_dump_pptable._entry_ptr.1335, ptr @beige_goby_dump_pptable._entry_ptr.1337, ptr @beige_goby_dump_pptable._entry_ptr.1339, ptr @beige_goby_dump_pptable._entry_ptr.1341, ptr @beige_goby_dump_pptable._entry_ptr.1343, ptr @beige_goby_dump_pptable._entry_ptr.1345, ptr @beige_goby_dump_pptable._entry_ptr.1347, ptr @beige_goby_dump_pptable._entry_ptr.1349, ptr @beige_goby_dump_pptable._entry_ptr.1351, ptr @beige_goby_dump_pptable._entry_ptr.1353, ptr @beige_goby_dump_pptable._entry_ptr.1355, ptr @beige_goby_dump_pptable._entry_ptr.1357, ptr @beige_goby_dump_pptable._entry_ptr.1359, ptr @beige_goby_dump_pptable._entry_ptr.1361, ptr @beige_goby_dump_pptable._entry_ptr.1363, ptr @beige_goby_dump_pptable._entry_ptr.1365, ptr @beige_goby_dump_pptable._entry_ptr.1367, ptr @beige_goby_dump_pptable._entry_ptr.1369, ptr @beige_goby_dump_pptable._entry_ptr.1371, ptr @beige_goby_dump_pptable._entry_ptr.1373, ptr @beige_goby_dump_pptable._entry_ptr.1375, ptr @beige_goby_dump_pptable._entry_ptr.1377, ptr @beige_goby_dump_pptable._entry_ptr.1379, ptr @beige_goby_dump_pptable._entry_ptr.1381, ptr @beige_goby_dump_pptable._entry_ptr.1383, ptr @beige_goby_dump_pptable._entry_ptr.1385, ptr @beige_goby_dump_pptable._entry_ptr.1387, ptr @beige_goby_dump_pptable._entry_ptr.1389, ptr @beige_goby_dump_pptable._entry_ptr.1391, ptr @beige_goby_dump_pptable._entry_ptr.1393, ptr @beige_goby_dump_pptable._entry_ptr.1395, ptr @beige_goby_dump_pptable._entry_ptr.1397, ptr @beige_goby_dump_pptable._entry_ptr.1399, ptr @beige_goby_dump_pptable._entry_ptr.1401, ptr @beige_goby_dump_pptable._entry_ptr.1403, ptr @beige_goby_dump_pptable._entry_ptr.1405, ptr @beige_goby_dump_pptable._entry_ptr.1407, ptr @beige_goby_dump_pptable._entry_ptr.1409, ptr @beige_goby_dump_pptable._entry_ptr.1411, ptr @beige_goby_dump_pptable._entry_ptr.1413, ptr @beige_goby_dump_pptable._entry_ptr.1415, ptr @beige_goby_dump_pptable._entry_ptr.1417, ptr @beige_goby_dump_pptable._entry_ptr.1419, ptr @beige_goby_dump_pptable._entry_ptr.1421, ptr @beige_goby_dump_pptable._entry_ptr.1423, ptr @beige_goby_dump_pptable._entry_ptr.1425, ptr @beige_goby_dump_pptable._entry_ptr.1427, ptr @beige_goby_dump_pptable._entry_ptr.1429, ptr @beige_goby_dump_pptable._entry_ptr.1431, ptr @beige_goby_dump_pptable._entry_ptr.1433, ptr @beige_goby_dump_pptable._entry_ptr.1435, ptr @beige_goby_dump_pptable._entry_ptr.1437, ptr @beige_goby_dump_pptable._entry_ptr.1439, ptr @beige_goby_dump_pptable._entry_ptr.1441, ptr @beige_goby_dump_pptable._entry_ptr.1443, ptr @beige_goby_dump_pptable._entry_ptr.1445, ptr @beige_goby_dump_pptable._entry_ptr.1447, ptr @beige_goby_dump_pptable._entry_ptr.1449, ptr @beige_goby_dump_pptable._entry_ptr.1451, ptr @beige_goby_dump_pptable._entry_ptr.1453, ptr @beige_goby_dump_pptable._entry_ptr.1455, ptr @beige_goby_dump_pptable._entry_ptr.1457, ptr @beige_goby_dump_pptable._entry_ptr.1459, ptr @beige_goby_dump_pptable._entry_ptr.1461, ptr @beige_goby_dump_pptable._entry_ptr.1463, ptr @beige_goby_dump_pptable._entry_ptr.1465, ptr @beige_goby_dump_pptable._entry_ptr.1467, ptr @beige_goby_dump_pptable._entry_ptr.1469, ptr @beige_goby_dump_pptable._entry_ptr.1471, ptr @beige_goby_dump_pptable._entry_ptr.1473, ptr @beige_goby_dump_pptable._entry_ptr.1475, ptr @beige_goby_dump_pptable._entry_ptr.1477, ptr @beige_goby_dump_pptable._entry_ptr.1479, ptr @beige_goby_dump_pptable._entry_ptr.1481, ptr @beige_goby_dump_pptable._entry_ptr.1483, ptr @beige_goby_dump_pptable._entry_ptr.1485, ptr @beige_goby_dump_pptable._entry_ptr.1487, ptr @beige_goby_dump_pptable._entry_ptr.1489, ptr @beige_goby_dump_pptable._entry_ptr.1491, ptr @beige_goby_dump_pptable._entry_ptr.1493, ptr @beige_goby_dump_pptable._entry_ptr.1495, ptr @beige_goby_dump_pptable._entry_ptr.1497, ptr @beige_goby_dump_pptable._entry_ptr.1499, ptr @beige_goby_dump_pptable._entry_ptr.1501, ptr @beige_goby_dump_pptable._entry_ptr.1503, ptr @beige_goby_dump_pptable._entry_ptr.1505, ptr @beige_goby_dump_pptable._entry_ptr.1507, ptr @beige_goby_dump_pptable._entry_ptr.1509, ptr @beige_goby_dump_pptable._entry_ptr.1511, ptr @beige_goby_dump_pptable._entry_ptr.1513, ptr @beige_goby_dump_pptable._entry_ptr.1515, ptr @beige_goby_dump_pptable._entry_ptr.1517, ptr @beige_goby_dump_pptable._entry_ptr.1519, ptr @beige_goby_dump_pptable._entry_ptr.1521, ptr @beige_goby_dump_pptable._entry_ptr.1523, ptr @beige_goby_dump_pptable._entry_ptr.1525, ptr @beige_goby_dump_pptable._entry_ptr.1527, ptr @beige_goby_dump_pptable._entry_ptr.1529, ptr @beige_goby_dump_pptable._entry_ptr.1531, ptr @beige_goby_dump_pptable._entry_ptr.1533, ptr @beige_goby_dump_pptable._entry_ptr.1535, ptr @beige_goby_dump_pptable._entry_ptr.1537, ptr @beige_goby_dump_pptable._entry_ptr.1539, ptr @beige_goby_dump_pptable._entry_ptr.1541, ptr @beige_goby_dump_pptable._entry_ptr.1543, ptr @beige_goby_dump_pptable._entry_ptr.1545, ptr @beige_goby_dump_pptable._entry_ptr.1547, ptr @beige_goby_dump_pptable._entry_ptr.1549, ptr @beige_goby_dump_pptable._entry_ptr.1551, ptr @beige_goby_dump_pptable._entry_ptr.1553, ptr @beige_goby_dump_pptable._entry_ptr.1555, ptr @beige_goby_dump_pptable._entry_ptr.1557, ptr @beige_goby_dump_pptable._entry_ptr.1559, ptr @beige_goby_dump_pptable._entry_ptr.1561, ptr @beige_goby_dump_pptable._entry_ptr.1563, ptr @beige_goby_dump_pptable._entry_ptr.1565, ptr @beige_goby_dump_pptable._entry_ptr.1567, ptr @beige_goby_dump_pptable._entry_ptr.1569, ptr @beige_goby_dump_pptable._entry_ptr.1571, ptr @beige_goby_dump_pptable._entry_ptr.1573, ptr @beige_goby_dump_pptable._entry_ptr.1575, ptr @beige_goby_dump_pptable._entry_ptr.1577, ptr @beige_goby_dump_pptable._entry_ptr.1579, ptr @beige_goby_dump_pptable._entry_ptr.1581, ptr @beige_goby_dump_pptable._entry_ptr.1583, ptr @beige_goby_dump_pptable._entry_ptr.1585, ptr @beige_goby_dump_pptable._entry_ptr.1587, ptr @beige_goby_dump_pptable._entry_ptr.1589, ptr @beige_goby_dump_pptable._entry_ptr.1591, ptr @beige_goby_dump_pptable._entry_ptr.1593, ptr @beige_goby_dump_pptable._entry_ptr.1595, ptr @beige_goby_dump_pptable._entry_ptr.1597, ptr @beige_goby_dump_pptable._entry_ptr.1599, ptr @beige_goby_dump_pptable._entry_ptr.1601, ptr @beige_goby_dump_pptable._entry_ptr.1603, ptr @beige_goby_dump_pptable._entry_ptr.1605, ptr @beige_goby_dump_pptable._entry_ptr.1607, ptr @beige_goby_dump_pptable._entry_ptr.1609, ptr @beige_goby_dump_pptable._entry_ptr.1611, ptr @beige_goby_dump_pptable._entry_ptr.1613, ptr @beige_goby_dump_pptable._entry_ptr.1615, ptr @beige_goby_dump_pptable._entry_ptr.1617, ptr @beige_goby_dump_pptable._entry_ptr.1619, ptr @beige_goby_dump_pptable._entry_ptr.1621, ptr @beige_goby_dump_pptable._entry_ptr.1623, ptr @beige_goby_dump_pptable._entry_ptr.1625, ptr @beige_goby_dump_pptable._entry_ptr.1627, ptr @beige_goby_dump_pptable._entry_ptr.1629, ptr @beige_goby_dump_pptable._entry_ptr.1631, ptr @beige_goby_dump_pptable._entry_ptr.1633, ptr @beige_goby_dump_pptable._entry_ptr.1635, ptr @sienna_cichlid_dump_pptable._entry, ptr @sienna_cichlid_dump_pptable._entry.1001, ptr @sienna_cichlid_dump_pptable._entry.1004, ptr @sienna_cichlid_dump_pptable._entry.1007, ptr @sienna_cichlid_dump_pptable._entry.1010, ptr @sienna_cichlid_dump_pptable._entry.1013, ptr @sienna_cichlid_dump_pptable._entry.1016, ptr @sienna_cichlid_dump_pptable._entry.1019, ptr @sienna_cichlid_dump_pptable._entry.1022, ptr @sienna_cichlid_dump_pptable._entry.1025, ptr @sienna_cichlid_dump_pptable._entry.1028, ptr @sienna_cichlid_dump_pptable._entry.135, ptr @sienna_cichlid_dump_pptable._entry.138, ptr @sienna_cichlid_dump_pptable._entry.141, ptr @sienna_cichlid_dump_pptable._entry.144, ptr @sienna_cichlid_dump_pptable._entry.147, ptr @sienna_cichlid_dump_pptable._entry.150, ptr @sienna_cichlid_dump_pptable._entry.153, ptr @sienna_cichlid_dump_pptable._entry.156, ptr @sienna_cichlid_dump_pptable._entry.159, ptr @sienna_cichlid_dump_pptable._entry.162, ptr @sienna_cichlid_dump_pptable._entry.165, ptr @sienna_cichlid_dump_pptable._entry.168, ptr @sienna_cichlid_dump_pptable._entry.171, ptr @sienna_cichlid_dump_pptable._entry.174, ptr @sienna_cichlid_dump_pptable._entry.177, ptr @sienna_cichlid_dump_pptable._entry.180, ptr @sienna_cichlid_dump_pptable._entry.183, ptr @sienna_cichlid_dump_pptable._entry.186, ptr @sienna_cichlid_dump_pptable._entry.189, ptr @sienna_cichlid_dump_pptable._entry.192, ptr @sienna_cichlid_dump_pptable._entry.195, ptr @sienna_cichlid_dump_pptable._entry.198, ptr @sienna_cichlid_dump_pptable._entry.201, ptr @sienna_cichlid_dump_pptable._entry.204, ptr @sienna_cichlid_dump_pptable._entry.207, ptr @sienna_cichlid_dump_pptable._entry.210, ptr @sienna_cichlid_dump_pptable._entry.213, ptr @sienna_cichlid_dump_pptable._entry.216, ptr @sienna_cichlid_dump_pptable._entry.219, ptr @sienna_cichlid_dump_pptable._entry.222, ptr @sienna_cichlid_dump_pptable._entry.225, ptr @sienna_cichlid_dump_pptable._entry.228, ptr @sienna_cichlid_dump_pptable._entry.231, ptr @sienna_cichlid_dump_pptable._entry.234, ptr @sienna_cichlid_dump_pptable._entry.237, ptr @sienna_cichlid_dump_pptable._entry.240, ptr @sienna_cichlid_dump_pptable._entry.243, ptr @sienna_cichlid_dump_pptable._entry.246, ptr @sienna_cichlid_dump_pptable._entry.249, ptr @sienna_cichlid_dump_pptable._entry.252, ptr @sienna_cichlid_dump_pptable._entry.255, ptr @sienna_cichlid_dump_pptable._entry.258, ptr @sienna_cichlid_dump_pptable._entry.261, ptr @sienna_cichlid_dump_pptable._entry.264, ptr @sienna_cichlid_dump_pptable._entry.267, ptr @sienna_cichlid_dump_pptable._entry.270, ptr @sienna_cichlid_dump_pptable._entry.273, ptr @sienna_cichlid_dump_pptable._entry.276, ptr @sienna_cichlid_dump_pptable._entry.279, ptr @sienna_cichlid_dump_pptable._entry.282, ptr @sienna_cichlid_dump_pptable._entry.285, ptr @sienna_cichlid_dump_pptable._entry.288, ptr @sienna_cichlid_dump_pptable._entry.291, ptr @sienna_cichlid_dump_pptable._entry.294, ptr @sienna_cichlid_dump_pptable._entry.297, ptr @sienna_cichlid_dump_pptable._entry.300, ptr @sienna_cichlid_dump_pptable._entry.302, ptr @sienna_cichlid_dump_pptable._entry.305, ptr @sienna_cichlid_dump_pptable._entry.307, ptr @sienna_cichlid_dump_pptable._entry.310, ptr @sienna_cichlid_dump_pptable._entry.312, ptr @sienna_cichlid_dump_pptable._entry.315, ptr @sienna_cichlid_dump_pptable._entry.317, ptr @sienna_cichlid_dump_pptable._entry.320, ptr @sienna_cichlid_dump_pptable._entry.322, ptr @sienna_cichlid_dump_pptable._entry.325, ptr @sienna_cichlid_dump_pptable._entry.328, ptr @sienna_cichlid_dump_pptable._entry.331, ptr @sienna_cichlid_dump_pptable._entry.334, ptr @sienna_cichlid_dump_pptable._entry.337, ptr @sienna_cichlid_dump_pptable._entry.340, ptr @sienna_cichlid_dump_pptable._entry.343, ptr @sienna_cichlid_dump_pptable._entry.346, ptr @sienna_cichlid_dump_pptable._entry.349, ptr @sienna_cichlid_dump_pptable._entry.352, ptr @sienna_cichlid_dump_pptable._entry.355, ptr @sienna_cichlid_dump_pptable._entry.358, ptr @sienna_cichlid_dump_pptable._entry.361, ptr @sienna_cichlid_dump_pptable._entry.364, ptr @sienna_cichlid_dump_pptable._entry.366, ptr @sienna_cichlid_dump_pptable._entry.369, ptr @sienna_cichlid_dump_pptable._entry.371, ptr @sienna_cichlid_dump_pptable._entry.374, ptr @sienna_cichlid_dump_pptable._entry.376, ptr @sienna_cichlid_dump_pptable._entry.379, ptr @sienna_cichlid_dump_pptable._entry.381, ptr @sienna_cichlid_dump_pptable._entry.384, ptr @sienna_cichlid_dump_pptable._entry.387, ptr @sienna_cichlid_dump_pptable._entry.390, ptr @sienna_cichlid_dump_pptable._entry.393, ptr @sienna_cichlid_dump_pptable._entry.396, ptr @sienna_cichlid_dump_pptable._entry.399, ptr @sienna_cichlid_dump_pptable._entry.402, ptr @sienna_cichlid_dump_pptable._entry.405, ptr @sienna_cichlid_dump_pptable._entry.408, ptr @sienna_cichlid_dump_pptable._entry.411, ptr @sienna_cichlid_dump_pptable._entry.414, ptr @sienna_cichlid_dump_pptable._entry.417, ptr @sienna_cichlid_dump_pptable._entry.420, ptr @sienna_cichlid_dump_pptable._entry.423, ptr @sienna_cichlid_dump_pptable._entry.426, ptr @sienna_cichlid_dump_pptable._entry.429, ptr @sienna_cichlid_dump_pptable._entry.432, ptr @sienna_cichlid_dump_pptable._entry.435, ptr @sienna_cichlid_dump_pptable._entry.438, ptr @sienna_cichlid_dump_pptable._entry.441, ptr @sienna_cichlid_dump_pptable._entry.444, ptr @sienna_cichlid_dump_pptable._entry.447, ptr @sienna_cichlid_dump_pptable._entry.450, ptr @sienna_cichlid_dump_pptable._entry.453, ptr @sienna_cichlid_dump_pptable._entry.456, ptr @sienna_cichlid_dump_pptable._entry.459, ptr @sienna_cichlid_dump_pptable._entry.462, ptr @sienna_cichlid_dump_pptable._entry.465, ptr @sienna_cichlid_dump_pptable._entry.468, ptr @sienna_cichlid_dump_pptable._entry.470, ptr @sienna_cichlid_dump_pptable._entry.473, ptr @sienna_cichlid_dump_pptable._entry.476, ptr @sienna_cichlid_dump_pptable._entry.479, ptr @sienna_cichlid_dump_pptable._entry.482, ptr @sienna_cichlid_dump_pptable._entry.485, ptr @sienna_cichlid_dump_pptable._entry.487, ptr @sienna_cichlid_dump_pptable._entry.490, ptr @sienna_cichlid_dump_pptable._entry.493, ptr @sienna_cichlid_dump_pptable._entry.496, ptr @sienna_cichlid_dump_pptable._entry.499, ptr @sienna_cichlid_dump_pptable._entry.501, ptr @sienna_cichlid_dump_pptable._entry.503, ptr @sienna_cichlid_dump_pptable._entry.506, ptr @sienna_cichlid_dump_pptable._entry.509, ptr @sienna_cichlid_dump_pptable._entry.512, ptr @sienna_cichlid_dump_pptable._entry.514, ptr @sienna_cichlid_dump_pptable._entry.517, ptr @sienna_cichlid_dump_pptable._entry.519, ptr @sienna_cichlid_dump_pptable._entry.522, ptr @sienna_cichlid_dump_pptable._entry.524, ptr @sienna_cichlid_dump_pptable._entry.527, ptr @sienna_cichlid_dump_pptable._entry.530, ptr @sienna_cichlid_dump_pptable._entry.533, ptr @sienna_cichlid_dump_pptable._entry.535, ptr @sienna_cichlid_dump_pptable._entry.538, ptr @sienna_cichlid_dump_pptable._entry.541, ptr @sienna_cichlid_dump_pptable._entry.544, ptr @sienna_cichlid_dump_pptable._entry.547, ptr @sienna_cichlid_dump_pptable._entry.550, ptr @sienna_cichlid_dump_pptable._entry.553, ptr @sienna_cichlid_dump_pptable._entry.556, ptr @sienna_cichlid_dump_pptable._entry.559, ptr @sienna_cichlid_dump_pptable._entry.562, ptr @sienna_cichlid_dump_pptable._entry.565, ptr @sienna_cichlid_dump_pptable._entry.568, ptr @sienna_cichlid_dump_pptable._entry.571, ptr @sienna_cichlid_dump_pptable._entry.574, ptr @sienna_cichlid_dump_pptable._entry.577, ptr @sienna_cichlid_dump_pptable._entry.580, ptr @sienna_cichlid_dump_pptable._entry.583, ptr @sienna_cichlid_dump_pptable._entry.586, ptr @sienna_cichlid_dump_pptable._entry.589, ptr @sienna_cichlid_dump_pptable._entry.592, ptr @sienna_cichlid_dump_pptable._entry.595, ptr @sienna_cichlid_dump_pptable._entry.598, ptr @sienna_cichlid_dump_pptable._entry.601, ptr @sienna_cichlid_dump_pptable._entry.604, ptr @sienna_cichlid_dump_pptable._entry.607, ptr @sienna_cichlid_dump_pptable._entry.610, ptr @sienna_cichlid_dump_pptable._entry.613, ptr @sienna_cichlid_dump_pptable._entry.616, ptr @sienna_cichlid_dump_pptable._entry.619, ptr @sienna_cichlid_dump_pptable._entry.622, ptr @sienna_cichlid_dump_pptable._entry.625, ptr @sienna_cichlid_dump_pptable._entry.628, ptr @sienna_cichlid_dump_pptable._entry.631, ptr @sienna_cichlid_dump_pptable._entry.634, ptr @sienna_cichlid_dump_pptable._entry.637, ptr @sienna_cichlid_dump_pptable._entry.640, ptr @sienna_cichlid_dump_pptable._entry.643, ptr @sienna_cichlid_dump_pptable._entry.646, ptr @sienna_cichlid_dump_pptable._entry.649, ptr @sienna_cichlid_dump_pptable._entry.652, ptr @sienna_cichlid_dump_pptable._entry.655, ptr @sienna_cichlid_dump_pptable._entry.658, ptr @sienna_cichlid_dump_pptable._entry.661, ptr @sienna_cichlid_dump_pptable._entry.664, ptr @sienna_cichlid_dump_pptable._entry.667, ptr @sienna_cichlid_dump_pptable._entry.670, ptr @sienna_cichlid_dump_pptable._entry.672, ptr @sienna_cichlid_dump_pptable._entry.675, ptr @sienna_cichlid_dump_pptable._entry.678, ptr @sienna_cichlid_dump_pptable._entry.681, ptr @sienna_cichlid_dump_pptable._entry.684, ptr @sienna_cichlid_dump_pptable._entry.687, ptr @sienna_cichlid_dump_pptable._entry.690, ptr @sienna_cichlid_dump_pptable._entry.693, ptr @sienna_cichlid_dump_pptable._entry.696, ptr @sienna_cichlid_dump_pptable._entry.699, ptr @sienna_cichlid_dump_pptable._entry.702, ptr @sienna_cichlid_dump_pptable._entry.705, ptr @sienna_cichlid_dump_pptable._entry.708, ptr @sienna_cichlid_dump_pptable._entry.711, ptr @sienna_cichlid_dump_pptable._entry.714, ptr @sienna_cichlid_dump_pptable._entry.717, ptr @sienna_cichlid_dump_pptable._entry.720, ptr @sienna_cichlid_dump_pptable._entry.723, ptr @sienna_cichlid_dump_pptable._entry.726, ptr @sienna_cichlid_dump_pptable._entry.729, ptr @sienna_cichlid_dump_pptable._entry.732, ptr @sienna_cichlid_dump_pptable._entry.735, ptr @sienna_cichlid_dump_pptable._entry.738, ptr @sienna_cichlid_dump_pptable._entry.741, ptr @sienna_cichlid_dump_pptable._entry.744, ptr @sienna_cichlid_dump_pptable._entry.747, ptr @sienna_cichlid_dump_pptable._entry.750, ptr @sienna_cichlid_dump_pptable._entry.753, ptr @sienna_cichlid_dump_pptable._entry.756, ptr @sienna_cichlid_dump_pptable._entry.759, ptr @sienna_cichlid_dump_pptable._entry.762, ptr @sienna_cichlid_dump_pptable._entry.765, ptr @sienna_cichlid_dump_pptable._entry.768, ptr @sienna_cichlid_dump_pptable._entry.771, ptr @sienna_cichlid_dump_pptable._entry.774, ptr @sienna_cichlid_dump_pptable._entry.777, ptr @sienna_cichlid_dump_pptable._entry.780, ptr @sienna_cichlid_dump_pptable._entry.783, ptr @sienna_cichlid_dump_pptable._entry.786, ptr @sienna_cichlid_dump_pptable._entry.789, ptr @sienna_cichlid_dump_pptable._entry.792, ptr @sienna_cichlid_dump_pptable._entry.795, ptr @sienna_cichlid_dump_pptable._entry.798, ptr @sienna_cichlid_dump_pptable._entry.801, ptr @sienna_cichlid_dump_pptable._entry.804, ptr @sienna_cichlid_dump_pptable._entry.807, ptr @sienna_cichlid_dump_pptable._entry.810, ptr @sienna_cichlid_dump_pptable._entry.813, ptr @sienna_cichlid_dump_pptable._entry.816, ptr @sienna_cichlid_dump_pptable._entry.819, ptr @sienna_cichlid_dump_pptable._entry.822, ptr @sienna_cichlid_dump_pptable._entry.825, ptr @sienna_cichlid_dump_pptable._entry.828, ptr @sienna_cichlid_dump_pptable._entry.831, ptr @sienna_cichlid_dump_pptable._entry.834, ptr @sienna_cichlid_dump_pptable._entry.837, ptr @sienna_cichlid_dump_pptable._entry.840, ptr @sienna_cichlid_dump_pptable._entry.843, ptr @sienna_cichlid_dump_pptable._entry.846, ptr @sienna_cichlid_dump_pptable._entry.849, ptr @sienna_cichlid_dump_pptable._entry.852, ptr @sienna_cichlid_dump_pptable._entry.855, ptr @sienna_cichlid_dump_pptable._entry.858, ptr @sienna_cichlid_dump_pptable._entry.861, ptr @sienna_cichlid_dump_pptable._entry.864, ptr @sienna_cichlid_dump_pptable._entry.867, ptr @sienna_cichlid_dump_pptable._entry.870, ptr @sienna_cichlid_dump_pptable._entry.873, ptr @sienna_cichlid_dump_pptable._entry.876, ptr @sienna_cichlid_dump_pptable._entry.879, ptr @sienna_cichlid_dump_pptable._entry.882, ptr @sienna_cichlid_dump_pptable._entry.885, ptr @sienna_cichlid_dump_pptable._entry.888, ptr @sienna_cichlid_dump_pptable._entry.891, ptr @sienna_cichlid_dump_pptable._entry.894, ptr @sienna_cichlid_dump_pptable._entry.897, ptr @sienna_cichlid_dump_pptable._entry.900, ptr @sienna_cichlid_dump_pptable._entry.903, ptr @sienna_cichlid_dump_pptable._entry.906, ptr @sienna_cichlid_dump_pptable._entry.909, ptr @sienna_cichlid_dump_pptable._entry.912, ptr @sienna_cichlid_dump_pptable._entry.915, ptr @sienna_cichlid_dump_pptable._entry.918, ptr @sienna_cichlid_dump_pptable._entry.921, ptr @sienna_cichlid_dump_pptable._entry.924, ptr @sienna_cichlid_dump_pptable._entry.927, ptr @sienna_cichlid_dump_pptable._entry.930, ptr @sienna_cichlid_dump_pptable._entry.933, ptr @sienna_cichlid_dump_pptable._entry.936, ptr @sienna_cichlid_dump_pptable._entry.939, ptr @sienna_cichlid_dump_pptable._entry.942, ptr @sienna_cichlid_dump_pptable._entry.945, ptr @sienna_cichlid_dump_pptable._entry.947, ptr @sienna_cichlid_dump_pptable._entry.950, ptr @sienna_cichlid_dump_pptable._entry.952, ptr @sienna_cichlid_dump_pptable._entry.955, ptr @sienna_cichlid_dump_pptable._entry.957, ptr @sienna_cichlid_dump_pptable._entry.960, ptr @sienna_cichlid_dump_pptable._entry.962, ptr @sienna_cichlid_dump_pptable._entry.965, ptr @sienna_cichlid_dump_pptable._entry.968, ptr @sienna_cichlid_dump_pptable._entry.971, ptr @sienna_cichlid_dump_pptable._entry.974, ptr @sienna_cichlid_dump_pptable._entry.977, ptr @sienna_cichlid_dump_pptable._entry.980, ptr @sienna_cichlid_dump_pptable._entry.983, ptr @sienna_cichlid_dump_pptable._entry.986, ptr @sienna_cichlid_dump_pptable._entry.989, ptr @sienna_cichlid_dump_pptable._entry.992, ptr @sienna_cichlid_dump_pptable._entry.995, ptr @sienna_cichlid_dump_pptable._entry.998, ptr @sienna_cichlid_dump_pptable._entry_ptr, ptr @sienna_cichlid_dump_pptable._entry_ptr.1000, ptr @sienna_cichlid_dump_pptable._entry_ptr.1003, ptr @sienna_cichlid_dump_pptable._entry_ptr.1006, ptr @sienna_cichlid_dump_pptable._entry_ptr.1009, ptr @sienna_cichlid_dump_pptable._entry_ptr.1012, ptr @sienna_cichlid_dump_pptable._entry_ptr.1015, ptr @sienna_cichlid_dump_pptable._entry_ptr.1018, ptr @sienna_cichlid_dump_pptable._entry_ptr.1021, ptr @sienna_cichlid_dump_pptable._entry_ptr.1024, ptr @sienna_cichlid_dump_pptable._entry_ptr.1027, ptr @sienna_cichlid_dump_pptable._entry_ptr.1030, ptr @sienna_cichlid_dump_pptable._entry_ptr.137, ptr @sienna_cichlid_dump_pptable._entry_ptr.140, ptr @sienna_cichlid_dump_pptable._entry_ptr.143, ptr @sienna_cichlid_dump_pptable._entry_ptr.146, ptr @sienna_cichlid_dump_pptable._entry_ptr.149, ptr @sienna_cichlid_dump_pptable._entry_ptr.152, ptr @sienna_cichlid_dump_pptable._entry_ptr.155, ptr @sienna_cichlid_dump_pptable._entry_ptr.158, ptr @sienna_cichlid_dump_pptable._entry_ptr.161, ptr @sienna_cichlid_dump_pptable._entry_ptr.164, ptr @sienna_cichlid_dump_pptable._entry_ptr.167, ptr @sienna_cichlid_dump_pptable._entry_ptr.170, ptr @sienna_cichlid_dump_pptable._entry_ptr.173, ptr @sienna_cichlid_dump_pptable._entry_ptr.176, ptr @sienna_cichlid_dump_pptable._entry_ptr.179, ptr @sienna_cichlid_dump_pptable._entry_ptr.182, ptr @sienna_cichlid_dump_pptable._entry_ptr.185, ptr @sienna_cichlid_dump_pptable._entry_ptr.188, ptr @sienna_cichlid_dump_pptable._entry_ptr.191, ptr @sienna_cichlid_dump_pptable._entry_ptr.194, ptr @sienna_cichlid_dump_pptable._entry_ptr.197, ptr @sienna_cichlid_dump_pptable._entry_ptr.200, ptr @sienna_cichlid_dump_pptable._entry_ptr.203, ptr @sienna_cichlid_dump_pptable._entry_ptr.206, ptr @sienna_cichlid_dump_pptable._entry_ptr.209, ptr @sienna_cichlid_dump_pptable._entry_ptr.212, ptr @sienna_cichlid_dump_pptable._entry_ptr.215, ptr @sienna_cichlid_dump_pptable._entry_ptr.218, ptr @sienna_cichlid_dump_pptable._entry_ptr.221, ptr @sienna_cichlid_dump_pptable._entry_ptr.224, ptr @sienna_cichlid_dump_pptable._entry_ptr.227, ptr @sienna_cichlid_dump_pptable._entry_ptr.230, ptr @sienna_cichlid_dump_pptable._entry_ptr.233, ptr @sienna_cichlid_dump_pptable._entry_ptr.236, ptr @sienna_cichlid_dump_pptable._entry_ptr.239, ptr @sienna_cichlid_dump_pptable._entry_ptr.242, ptr @sienna_cichlid_dump_pptable._entry_ptr.245, ptr @sienna_cichlid_dump_pptable._entry_ptr.248, ptr @sienna_cichlid_dump_pptable._entry_ptr.251, ptr @sienna_cichlid_dump_pptable._entry_ptr.254, ptr @sienna_cichlid_dump_pptable._entry_ptr.257, ptr @sienna_cichlid_dump_pptable._entry_ptr.260, ptr @sienna_cichlid_dump_pptable._entry_ptr.263, ptr @sienna_cichlid_dump_pptable._entry_ptr.266, ptr @sienna_cichlid_dump_pptable._entry_ptr.269, ptr @sienna_cichlid_dump_pptable._entry_ptr.272, ptr @sienna_cichlid_dump_pptable._entry_ptr.275, ptr @sienna_cichlid_dump_pptable._entry_ptr.278, ptr @sienna_cichlid_dump_pptable._entry_ptr.281, ptr @sienna_cichlid_dump_pptable._entry_ptr.284, ptr @sienna_cichlid_dump_pptable._entry_ptr.287, ptr @sienna_cichlid_dump_pptable._entry_ptr.290, ptr @sienna_cichlid_dump_pptable._entry_ptr.293, ptr @sienna_cichlid_dump_pptable._entry_ptr.296, ptr @sienna_cichlid_dump_pptable._entry_ptr.299, ptr @sienna_cichlid_dump_pptable._entry_ptr.301, ptr @sienna_cichlid_dump_pptable._entry_ptr.304, ptr @sienna_cichlid_dump_pptable._entry_ptr.306, ptr @sienna_cichlid_dump_pptable._entry_ptr.309, ptr @sienna_cichlid_dump_pptable._entry_ptr.311, ptr @sienna_cichlid_dump_pptable._entry_ptr.314, ptr @sienna_cichlid_dump_pptable._entry_ptr.316, ptr @sienna_cichlid_dump_pptable._entry_ptr.319, ptr @sienna_cichlid_dump_pptable._entry_ptr.321, ptr @sienna_cichlid_dump_pptable._entry_ptr.324, ptr @sienna_cichlid_dump_pptable._entry_ptr.327, ptr @sienna_cichlid_dump_pptable._entry_ptr.330, ptr @sienna_cichlid_dump_pptable._entry_ptr.333, ptr @sienna_cichlid_dump_pptable._entry_ptr.336, ptr @sienna_cichlid_dump_pptable._entry_ptr.339, ptr @sienna_cichlid_dump_pptable._entry_ptr.342, ptr @sienna_cichlid_dump_pptable._entry_ptr.345, ptr @sienna_cichlid_dump_pptable._entry_ptr.348, ptr @sienna_cichlid_dump_pptable._entry_ptr.351, ptr @sienna_cichlid_dump_pptable._entry_ptr.354, ptr @sienna_cichlid_dump_pptable._entry_ptr.357, ptr @sienna_cichlid_dump_pptable._entry_ptr.360, ptr @sienna_cichlid_dump_pptable._entry_ptr.363, ptr @sienna_cichlid_dump_pptable._entry_ptr.365, ptr @sienna_cichlid_dump_pptable._entry_ptr.368, ptr @sienna_cichlid_dump_pptable._entry_ptr.370, ptr @sienna_cichlid_dump_pptable._entry_ptr.373, ptr @sienna_cichlid_dump_pptable._entry_ptr.375, ptr @sienna_cichlid_dump_pptable._entry_ptr.378, ptr @sienna_cichlid_dump_pptable._entry_ptr.380, ptr @sienna_cichlid_dump_pptable._entry_ptr.383, ptr @sienna_cichlid_dump_pptable._entry_ptr.386, ptr @sienna_cichlid_dump_pptable._entry_ptr.389, ptr @sienna_cichlid_dump_pptable._entry_ptr.392, ptr @sienna_cichlid_dump_pptable._entry_ptr.395, ptr @sienna_cichlid_dump_pptable._entry_ptr.398, ptr @sienna_cichlid_dump_pptable._entry_ptr.401, ptr @sienna_cichlid_dump_pptable._entry_ptr.404, ptr @sienna_cichlid_dump_pptable._entry_ptr.407, ptr @sienna_cichlid_dump_pptable._entry_ptr.410, ptr @sienna_cichlid_dump_pptable._entry_ptr.413, ptr @sienna_cichlid_dump_pptable._entry_ptr.416, ptr @sienna_cichlid_dump_pptable._entry_ptr.419, ptr @sienna_cichlid_dump_pptable._entry_ptr.422, ptr @sienna_cichlid_dump_pptable._entry_ptr.425, ptr @sienna_cichlid_dump_pptable._entry_ptr.428, ptr @sienna_cichlid_dump_pptable._entry_ptr.431, ptr @sienna_cichlid_dump_pptable._entry_ptr.434, ptr @sienna_cichlid_dump_pptable._entry_ptr.437, ptr @sienna_cichlid_dump_pptable._entry_ptr.440, ptr @sienna_cichlid_dump_pptable._entry_ptr.443, ptr @sienna_cichlid_dump_pptable._entry_ptr.446, ptr @sienna_cichlid_dump_pptable._entry_ptr.449, ptr @sienna_cichlid_dump_pptable._entry_ptr.452, ptr @sienna_cichlid_dump_pptable._entry_ptr.455, ptr @sienna_cichlid_dump_pptable._entry_ptr.458, ptr @sienna_cichlid_dump_pptable._entry_ptr.461, ptr @sienna_cichlid_dump_pptable._entry_ptr.464, ptr @sienna_cichlid_dump_pptable._entry_ptr.467, ptr @sienna_cichlid_dump_pptable._entry_ptr.469, ptr @sienna_cichlid_dump_pptable._entry_ptr.472, ptr @sienna_cichlid_dump_pptable._entry_ptr.475, ptr @sienna_cichlid_dump_pptable._entry_ptr.478, ptr @sienna_cichlid_dump_pptable._entry_ptr.481, ptr @sienna_cichlid_dump_pptable._entry_ptr.484, ptr @sienna_cichlid_dump_pptable._entry_ptr.486, ptr @sienna_cichlid_dump_pptable._entry_ptr.489, ptr @sienna_cichlid_dump_pptable._entry_ptr.492, ptr @sienna_cichlid_dump_pptable._entry_ptr.495, ptr @sienna_cichlid_dump_pptable._entry_ptr.498, ptr @sienna_cichlid_dump_pptable._entry_ptr.500, ptr @sienna_cichlid_dump_pptable._entry_ptr.502, ptr @sienna_cichlid_dump_pptable._entry_ptr.505, ptr @sienna_cichlid_dump_pptable._entry_ptr.508, ptr @sienna_cichlid_dump_pptable._entry_ptr.511, ptr @sienna_cichlid_dump_pptable._entry_ptr.513, ptr @sienna_cichlid_dump_pptable._entry_ptr.516, ptr @sienna_cichlid_dump_pptable._entry_ptr.518, ptr @sienna_cichlid_dump_pptable._entry_ptr.521, ptr @sienna_cichlid_dump_pptable._entry_ptr.523, ptr @sienna_cichlid_dump_pptable._entry_ptr.526, ptr @sienna_cichlid_dump_pptable._entry_ptr.529, ptr @sienna_cichlid_dump_pptable._entry_ptr.532, ptr @sienna_cichlid_dump_pptable._entry_ptr.534, ptr @sienna_cichlid_dump_pptable._entry_ptr.537, ptr @sienna_cichlid_dump_pptable._entry_ptr.540, ptr @sienna_cichlid_dump_pptable._entry_ptr.543, ptr @sienna_cichlid_dump_pptable._entry_ptr.546, ptr @sienna_cichlid_dump_pptable._entry_ptr.549, ptr @sienna_cichlid_dump_pptable._entry_ptr.552, ptr @sienna_cichlid_dump_pptable._entry_ptr.555, ptr @sienna_cichlid_dump_pptable._entry_ptr.558, ptr @sienna_cichlid_dump_pptable._entry_ptr.561, ptr @sienna_cichlid_dump_pptable._entry_ptr.564, ptr @sienna_cichlid_dump_pptable._entry_ptr.567, ptr @sienna_cichlid_dump_pptable._entry_ptr.570, ptr @sienna_cichlid_dump_pptable._entry_ptr.573, ptr @sienna_cichlid_dump_pptable._entry_ptr.576, ptr @sienna_cichlid_dump_pptable._entry_ptr.579, ptr @sienna_cichlid_dump_pptable._entry_ptr.582, ptr @sienna_cichlid_dump_pptable._entry_ptr.585, ptr @sienna_cichlid_dump_pptable._entry_ptr.588, ptr @sienna_cichlid_dump_pptable._entry_ptr.591, ptr @sienna_cichlid_dump_pptable._entry_ptr.594, ptr @sienna_cichlid_dump_pptable._entry_ptr.597, ptr @sienna_cichlid_dump_pptable._entry_ptr.600, ptr @sienna_cichlid_dump_pptable._entry_ptr.603, ptr @sienna_cichlid_dump_pptable._entry_ptr.606, ptr @sienna_cichlid_dump_pptable._entry_ptr.609, ptr @sienna_cichlid_dump_pptable._entry_ptr.612, ptr @sienna_cichlid_dump_pptable._entry_ptr.615, ptr @sienna_cichlid_dump_pptable._entry_ptr.618, ptr @sienna_cichlid_dump_pptable._entry_ptr.621, ptr @sienna_cichlid_dump_pptable._entry_ptr.624, ptr @sienna_cichlid_dump_pptable._entry_ptr.627, ptr @sienna_cichlid_dump_pptable._entry_ptr.630, ptr @sienna_cichlid_dump_pptable._entry_ptr.633, ptr @sienna_cichlid_dump_pptable._entry_ptr.636, ptr @sienna_cichlid_dump_pptable._entry_ptr.639, ptr @sienna_cichlid_dump_pptable._entry_ptr.642, ptr @sienna_cichlid_dump_pptable._entry_ptr.645, ptr @sienna_cichlid_dump_pptable._entry_ptr.648, ptr @sienna_cichlid_dump_pptable._entry_ptr.651, ptr @sienna_cichlid_dump_pptable._entry_ptr.654, ptr @sienna_cichlid_dump_pptable._entry_ptr.657, ptr @sienna_cichlid_dump_pptable._entry_ptr.660, ptr @sienna_cichlid_dump_pptable._entry_ptr.663, ptr @sienna_cichlid_dump_pptable._entry_ptr.666, ptr @sienna_cichlid_dump_pptable._entry_ptr.669, ptr @sienna_cichlid_dump_pptable._entry_ptr.671, ptr @sienna_cichlid_dump_pptable._entry_ptr.674, ptr @sienna_cichlid_dump_pptable._entry_ptr.677, ptr @sienna_cichlid_dump_pptable._entry_ptr.680, ptr @sienna_cichlid_dump_pptable._entry_ptr.683, ptr @sienna_cichlid_dump_pptable._entry_ptr.686, ptr @sienna_cichlid_dump_pptable._entry_ptr.689, ptr @sienna_cichlid_dump_pptable._entry_ptr.692, ptr @sienna_cichlid_dump_pptable._entry_ptr.695, ptr @sienna_cichlid_dump_pptable._entry_ptr.698, ptr @sienna_cichlid_dump_pptable._entry_ptr.701, ptr @sienna_cichlid_dump_pptable._entry_ptr.704, ptr @sienna_cichlid_dump_pptable._entry_ptr.707, ptr @sienna_cichlid_dump_pptable._entry_ptr.710, ptr @sienna_cichlid_dump_pptable._entry_ptr.713, ptr @sienna_cichlid_dump_pptable._entry_ptr.716, ptr @sienna_cichlid_dump_pptable._entry_ptr.719, ptr @sienna_cichlid_dump_pptable._entry_ptr.722, ptr @sienna_cichlid_dump_pptable._entry_ptr.725, ptr @sienna_cichlid_dump_pptable._entry_ptr.728, ptr @sienna_cichlid_dump_pptable._entry_ptr.731, ptr @sienna_cichlid_dump_pptable._entry_ptr.734, ptr @sienna_cichlid_dump_pptable._entry_ptr.737, ptr @sienna_cichlid_dump_pptable._entry_ptr.740, ptr @sienna_cichlid_dump_pptable._entry_ptr.743, ptr @sienna_cichlid_dump_pptable._entry_ptr.746, ptr @sienna_cichlid_dump_pptable._entry_ptr.749, ptr @sienna_cichlid_dump_pptable._entry_ptr.752, ptr @sienna_cichlid_dump_pptable._entry_ptr.755, ptr @sienna_cichlid_dump_pptable._entry_ptr.758, ptr @sienna_cichlid_dump_pptable._entry_ptr.761, ptr @sienna_cichlid_dump_pptable._entry_ptr.764, ptr @sienna_cichlid_dump_pptable._entry_ptr.767, ptr @sienna_cichlid_dump_pptable._entry_ptr.770, ptr @sienna_cichlid_dump_pptable._entry_ptr.773, ptr @sienna_cichlid_dump_pptable._entry_ptr.776, ptr @sienna_cichlid_dump_pptable._entry_ptr.779, ptr @sienna_cichlid_dump_pptable._entry_ptr.782, ptr @sienna_cichlid_dump_pptable._entry_ptr.785, ptr @sienna_cichlid_dump_pptable._entry_ptr.788, ptr @sienna_cichlid_dump_pptable._entry_ptr.791, ptr @sienna_cichlid_dump_pptable._entry_ptr.794, ptr @sienna_cichlid_dump_pptable._entry_ptr.797, ptr @sienna_cichlid_dump_pptable._entry_ptr.800, ptr @sienna_cichlid_dump_pptable._entry_ptr.803, ptr @sienna_cichlid_dump_pptable._entry_ptr.806, ptr @sienna_cichlid_dump_pptable._entry_ptr.809, ptr @sienna_cichlid_dump_pptable._entry_ptr.812, ptr @sienna_cichlid_dump_pptable._entry_ptr.815, ptr @sienna_cichlid_dump_pptable._entry_ptr.818, ptr @sienna_cichlid_dump_pptable._entry_ptr.821, ptr @sienna_cichlid_dump_pptable._entry_ptr.824, ptr @sienna_cichlid_dump_pptable._entry_ptr.827, ptr @sienna_cichlid_dump_pptable._entry_ptr.830, ptr @sienna_cichlid_dump_pptable._entry_ptr.833, ptr @sienna_cichlid_dump_pptable._entry_ptr.836, ptr @sienna_cichlid_dump_pptable._entry_ptr.839, ptr @sienna_cichlid_dump_pptable._entry_ptr.842, ptr @sienna_cichlid_dump_pptable._entry_ptr.845, ptr @sienna_cichlid_dump_pptable._entry_ptr.848, ptr @sienna_cichlid_dump_pptable._entry_ptr.851, ptr @sienna_cichlid_dump_pptable._entry_ptr.854, ptr @sienna_cichlid_dump_pptable._entry_ptr.857, ptr @sienna_cichlid_dump_pptable._entry_ptr.860, ptr @sienna_cichlid_dump_pptable._entry_ptr.863, ptr @sienna_cichlid_dump_pptable._entry_ptr.866, ptr @sienna_cichlid_dump_pptable._entry_ptr.869, ptr @sienna_cichlid_dump_pptable._entry_ptr.872, ptr @sienna_cichlid_dump_pptable._entry_ptr.875, ptr @sienna_cichlid_dump_pptable._entry_ptr.878, ptr @sienna_cichlid_dump_pptable._entry_ptr.881, ptr @sienna_cichlid_dump_pptable._entry_ptr.884, ptr @sienna_cichlid_dump_pptable._entry_ptr.887, ptr @sienna_cichlid_dump_pptable._entry_ptr.890, ptr @sienna_cichlid_dump_pptable._entry_ptr.893, ptr @sienna_cichlid_dump_pptable._entry_ptr.896, ptr @sienna_cichlid_dump_pptable._entry_ptr.899, ptr @sienna_cichlid_dump_pptable._entry_ptr.902, ptr @sienna_cichlid_dump_pptable._entry_ptr.905, ptr @sienna_cichlid_dump_pptable._entry_ptr.908, ptr @sienna_cichlid_dump_pptable._entry_ptr.911, ptr @sienna_cichlid_dump_pptable._entry_ptr.914, ptr @sienna_cichlid_dump_pptable._entry_ptr.917, ptr @sienna_cichlid_dump_pptable._entry_ptr.920, ptr @sienna_cichlid_dump_pptable._entry_ptr.923, ptr @sienna_cichlid_dump_pptable._entry_ptr.926, ptr @sienna_cichlid_dump_pptable._entry_ptr.929, ptr @sienna_cichlid_dump_pptable._entry_ptr.932, ptr @sienna_cichlid_dump_pptable._entry_ptr.935, ptr @sienna_cichlid_dump_pptable._entry_ptr.938, ptr @sienna_cichlid_dump_pptable._entry_ptr.941, ptr @sienna_cichlid_dump_pptable._entry_ptr.944, ptr @sienna_cichlid_dump_pptable._entry_ptr.946, ptr @sienna_cichlid_dump_pptable._entry_ptr.949, ptr @sienna_cichlid_dump_pptable._entry_ptr.951, ptr @sienna_cichlid_dump_pptable._entry_ptr.954, ptr @sienna_cichlid_dump_pptable._entry_ptr.956, ptr @sienna_cichlid_dump_pptable._entry_ptr.959, ptr @sienna_cichlid_dump_pptable._entry_ptr.961, ptr @sienna_cichlid_dump_pptable._entry_ptr.964, ptr @sienna_cichlid_dump_pptable._entry_ptr.967, ptr @sienna_cichlid_dump_pptable._entry_ptr.970, ptr @sienna_cichlid_dump_pptable._entry_ptr.973, ptr @sienna_cichlid_dump_pptable._entry_ptr.976, ptr @sienna_cichlid_dump_pptable._entry_ptr.979, ptr @sienna_cichlid_dump_pptable._entry_ptr.982, ptr @sienna_cichlid_dump_pptable._entry_ptr.985, ptr @sienna_cichlid_dump_pptable._entry_ptr.988, ptr @sienna_cichlid_dump_pptable._entry_ptr.991, ptr @sienna_cichlid_dump_pptable._entry_ptr.994, ptr @sienna_cichlid_dump_pptable._entry_ptr.997, ptr @sienna_cichlid_force_clk_levels._entry, ptr @sienna_cichlid_force_clk_levels._entry_ptr, ptr @sienna_cichlid_get_power_profile_mode._entry, ptr @sienna_cichlid_get_power_profile_mode._entry_ptr, ptr @sienna_cichlid_notify_smc_display_config._entry, ptr @sienna_cichlid_notify_smc_display_config._entry.123, ptr @sienna_cichlid_notify_smc_display_config._entry.126, ptr @sienna_cichlid_notify_smc_display_config._entry_ptr, ptr @sienna_cichlid_notify_smc_display_config._entry_ptr.125, ptr @sienna_cichlid_notify_smc_display_config._entry_ptr.128, ptr @sienna_cichlid_od_edit_dpm_table._entry, ptr @sienna_cichlid_od_edit_dpm_table._entry.35, ptr @sienna_cichlid_od_edit_dpm_table._entry.38, ptr @sienna_cichlid_od_edit_dpm_table._entry.41, ptr @sienna_cichlid_od_edit_dpm_table._entry.44, ptr @sienna_cichlid_od_edit_dpm_table._entry.47, ptr @sienna_cichlid_od_edit_dpm_table._entry.50, ptr @sienna_cichlid_od_edit_dpm_table._entry.53, ptr @sienna_cichlid_od_edit_dpm_table._entry.56, ptr @sienna_cichlid_od_edit_dpm_table._entry.59, ptr @sienna_cichlid_od_edit_dpm_table._entry.62, ptr @sienna_cichlid_od_edit_dpm_table._entry.64, ptr @sienna_cichlid_od_edit_dpm_table._entry.67, ptr @sienna_cichlid_od_edit_dpm_table._entry.70, ptr @sienna_cichlid_od_edit_dpm_table._entry.73, ptr @sienna_cichlid_od_edit_dpm_table._entry.75, ptr @sienna_cichlid_od_edit_dpm_table._entry.78, ptr @sienna_cichlid_od_edit_dpm_table._entry.81, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.37, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.40, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.43, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.46, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.49, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.52, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.55, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.58, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.61, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.63, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.66, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.69, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.72, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.74, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.77, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.80, ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.83, ptr @sienna_cichlid_od_setting_check_range._entry, ptr @sienna_cichlid_od_setting_check_range._entry.86, ptr @sienna_cichlid_od_setting_check_range._entry_ptr, ptr @sienna_cichlid_od_setting_check_range._entry_ptr.88, ptr @sienna_cichlid_run_btc._entry, ptr @sienna_cichlid_run_btc._entry_ptr, ptr @sienna_cichlid_set_default_od_settings._entry, ptr @sienna_cichlid_set_default_od_settings._entry_ptr, ptr @sienna_cichlid_set_power_profile_mode._entry, ptr @sienna_cichlid_set_power_profile_mode._entry.116, ptr @sienna_cichlid_set_power_profile_mode._entry.118, ptr @sienna_cichlid_set_power_profile_mode._entry_ptr, ptr @sienna_cichlid_set_power_profile_mode._entry_ptr.117, ptr @sienna_cichlid_set_power_profile_mode._entry_ptr.120, ptr @sienna_cichlid_set_watermarks_table._entry, ptr @sienna_cichlid_set_watermarks_table._entry_ptr, ptr @sienna_cichlid_stb_init._entry, ptr @sienna_cichlid_stb_init._entry_ptr, ptr @sienna_cichlid_ppt_funcs, ptr @sienna_cichlid_table_map, ptr @sienna_cichlid_pwr_src_map, ptr @sienna_cichlid_workload_map, ptr @.str, ptr @.str.1, ptr @.str.2, ptr @.str.3, ptr @.str.4, ptr @.str.5, ptr @.str.6, ptr @.str.7, ptr @.str.8, ptr @.str.9, ptr @.str.10, ptr @.str.11, ptr @.str.12, ptr @.str.13, ptr @.str.14, ptr @.str.15, ptr @.str.16, ptr @.str.17, ptr @.str.18, ptr @.str.19, ptr @.str.20, ptr @.str.21, ptr @.str.22, ptr @.str.23, ptr @.str.24, ptr @.str.25, ptr @.str.26, ptr @.str.27, ptr @.str.28, ptr @.str.29, ptr @.str.30, ptr @.str.31, ptr @.str.32, ptr @.str.33, ptr @.str.34, ptr @.str.36, ptr @.str.39, ptr @.str.42, ptr @.str.45, ptr @.str.48, ptr @.str.51, ptr @.str.54, ptr @.str.57, ptr @.str.60, ptr @.str.65, ptr @.str.68, ptr @.str.71, ptr @.str.76, ptr @.str.79, ptr @.str.82, ptr @.str.84, ptr @.str.85, ptr @.str.87, ptr @.str.89, ptr @.str.90, ptr @.str.91, ptr @.str.92, ptr @.str.93, ptr @.str.94, ptr @.str.95, ptr @.str.96, ptr @.str.97, ptr @.str.98, ptr @.str.99, ptr @.str.100, ptr @.str.101, ptr @.str.102, ptr @.str.103, ptr @.str.104, ptr @.str.105, ptr @.str.106, ptr @.str.107, ptr @.str.108, ptr @.str.109, ptr @.str.110, ptr @.str.111, ptr @.str.112, ptr @.str.113, ptr @.str.114, ptr @.str.115, ptr @.str.119, ptr @.str.121, ptr @.str.122, ptr @.str.124, ptr @.str.127, ptr @.str.129, ptr @.str.130, ptr @smu11_thermal_policy, ptr @.str.131, ptr @.str.132, ptr @.str.133, ptr @.str.134, ptr @.str.136, ptr @.str.139, ptr @.str.142, ptr @.str.145, ptr @.str.148, ptr @.str.151, ptr @.str.154, ptr @.str.157, ptr @.str.160, ptr @.str.163, ptr @.str.166, ptr @.str.169, ptr @.str.172, ptr @.str.175, ptr @.str.178, ptr @.str.181, ptr @.str.184, ptr @.str.187, ptr @.str.190, ptr @.str.193, ptr @.str.196, ptr @.str.199, ptr @.str.202, ptr @.str.205, ptr @.str.208, ptr @.str.211, ptr @.str.214, ptr @.str.217, ptr @.str.220, ptr @.str.223, ptr @.str.226, ptr @.str.229, ptr @.str.232, ptr @.str.235, ptr @.str.238, ptr @.str.241, ptr @.str.244, ptr @.str.247, ptr @.str.250, ptr @.str.253, ptr @.str.256, ptr @.str.259, ptr @.str.262, ptr @.str.265, ptr @.str.268, ptr @.str.271, ptr @.str.274, ptr @.str.277, ptr @.str.280, ptr @.str.283, ptr @.str.286, ptr @.str.289, ptr @.str.292, ptr @.str.295, ptr @.str.298, ptr @.str.303, ptr @.str.308, ptr @.str.313, ptr @.str.318, ptr @.str.323, ptr @.str.326, ptr @.str.329, ptr @.str.332, ptr @.str.335, ptr @.str.338, ptr @.str.341, ptr @.str.344, ptr @.str.347, ptr @.str.350, ptr @.str.353, ptr @.str.356, ptr @.str.359, ptr @.str.362, ptr @.str.367, ptr @.str.372, ptr @.str.377, ptr @.str.382, ptr @.str.385, ptr @.str.388, ptr @.str.391, ptr @.str.394, ptr @.str.397, ptr @.str.400, ptr @.str.403, ptr @.str.406, ptr @.str.409, ptr @.str.412, ptr @.str.415, ptr @.str.418, ptr @.str.421, ptr @.str.424, ptr @.str.427, ptr @.str.430, ptr @.str.433, ptr @.str.436, ptr @.str.439, ptr @.str.442, ptr @.str.445, ptr @.str.448, ptr @.str.451, ptr @.str.454, ptr @.str.457, ptr @.str.460, ptr @.str.463, ptr @.str.466, ptr @.str.471, ptr @.str.474, ptr @.str.477, ptr @.str.480, ptr @.str.483, ptr @.str.488, ptr @.str.491, ptr @.str.494, ptr @.str.497, ptr @.str.504, ptr @.str.507, ptr @.str.510, ptr @.str.515, ptr @.str.520, ptr @.str.525, ptr @.str.528, ptr @.str.531, ptr @.str.536, ptr @.str.539, ptr @.str.542, ptr @.str.545, ptr @.str.548, ptr @.str.551, ptr @.str.554, ptr @.str.557, ptr @.str.560, ptr @.str.563, ptr @.str.566, ptr @.str.569, ptr @.str.572, ptr @.str.575, ptr @.str.578, ptr @.str.581, ptr @.str.584, ptr @.str.587, ptr @.str.590, ptr @.str.593, ptr @.str.596, ptr @.str.599, ptr @.str.602, ptr @.str.605, ptr @.str.608, ptr @.str.611, ptr @.str.614, ptr @.str.617, ptr @.str.620, ptr @.str.623, ptr @.str.626, ptr @.str.629, ptr @.str.632, ptr @.str.635, ptr @.str.638, ptr @.str.641, ptr @.str.644, ptr @.str.647, ptr @.str.650, ptr @.str.653, ptr @.str.656, ptr @.str.659, ptr @.str.662, ptr @.str.665, ptr @.str.668, ptr @.str.673, ptr @.str.676, ptr @.str.679, ptr @.str.682, ptr @.str.685, ptr @.str.688, ptr @.str.691, ptr @.str.694, ptr @.str.697, ptr @.str.700, ptr @.str.703, ptr @.str.706, ptr @.str.709, ptr @.str.712, ptr @.str.715, ptr @.str.718, ptr @.str.721, ptr @.str.724, ptr @.str.727, ptr @.str.730, ptr @.str.733, ptr @.str.736, ptr @.str.739, ptr @.str.742, ptr @.str.745, ptr @.str.748, ptr @.str.751, ptr @.str.754, ptr @.str.757, ptr @.str.760, ptr @.str.763, ptr @.str.766, ptr @.str.769, ptr @.str.772, ptr @.str.775, ptr @.str.778, ptr @.str.781, ptr @.str.784, ptr @.str.787, ptr @.str.790, ptr @.str.793, ptr @.str.796, ptr @.str.799, ptr @.str.802, ptr @.str.805, ptr @.str.808, ptr @.str.811, ptr @.str.814, ptr @.str.817, ptr @.str.820, ptr @.str.823, ptr @.str.826, ptr @.str.829, ptr @.str.832, ptr @.str.835, ptr @.str.838, ptr @.str.841, ptr @.str.844, ptr @.str.847, ptr @.str.850, ptr @.str.853, ptr @.str.856, ptr @.str.859, ptr @.str.862, ptr @.str.865, ptr @.str.868, ptr @.str.871, ptr @.str.874, ptr @.str.877, ptr @.str.880, ptr @.str.883, ptr @.str.886, ptr @.str.889, ptr @.str.892, ptr @.str.895, ptr @.str.898, ptr @.str.901, ptr @.str.904, ptr @.str.907, ptr @.str.910, ptr @.str.913, ptr @.str.916, ptr @.str.919, ptr @.str.922, ptr @.str.925, ptr @.str.928, ptr @.str.931, ptr @.str.934, ptr @.str.937, ptr @.str.940, ptr @.str.943, ptr @.str.948, ptr @.str.953, ptr @.str.958, ptr @.str.963, ptr @.str.966, ptr @.str.969, ptr @.str.972, ptr @.str.975, ptr @.str.978, ptr @.str.981, ptr @.str.984, ptr @.str.987, ptr @.str.990, ptr @.str.993, ptr @.str.996, ptr @.str.999, ptr @.str.1002, ptr @.str.1005, ptr @.str.1008, ptr @.str.1011, ptr @.str.1014, ptr @.str.1017, ptr @.str.1020, ptr @.str.1023, ptr @.str.1026, ptr @.str.1029, ptr @.str.1031, ptr @.str.1636, ptr @.str.1637, ptr @sienna_cichlid_i2c_algo, ptr @.str.1638, ptr @sienna_cichlid_i2c_control_quirks, ptr @.str.1639, ptr @sienna_cichlid_stb_init.__key, ptr @.str.1640, ptr @.str.1641, ptr @.str.1642, ptr @sienna_cichlid_throttler_map, ptr @link_speed, ptr @sienna_cichlid_message_map, ptr @sienna_cichlid_clk_map, ptr @sienna_cichlid_feature_mask_map, ptr @switch.table.sienna_cichlid_populate_umd_state_clk, ptr @switch.table.sienna_cichlid_populate_umd_state_clk.1646, ptr @switch.table.sienna_cichlid_print_clk_levels, ptr @switch.table.sienna_cichlid_print_clk_levels.1647, ptr @switch.table.sienna_cichlid_print_clk_levels.1648, ptr @switch.table.sienna_cichlid_print_clk_levels.1649, ptr @switch.table.sienna_cichlid_print_clk_levels.1650, ptr @switch.table.sienna_cichlid_read_sensor, ptr @switch.table.sienna_cichlid_read_sensor.1651], section "llvm.metadata"
@0 = internal global [1047 x { i32, i32, i32, i32, i32, i32, i32, i32 }] [{ i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_ppt_funcs to i32), i32 452, i32 576, i32 ptrtoint (ptr @___asan_gen_.1665 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_table_map to i32), i32 120, i32 160, i32 ptrtoint (ptr @___asan_gen_.1668 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1670 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_pwr_src_map to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.1671 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1673 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_workload_map to i32), i32 56, i32 96, i32 ptrtoint (ptr @___asan_gen_.1674 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_run_btc._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.2 to i32), i32 66, i32 128, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.3 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.4 to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.5 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.6 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1700 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.7 to i32), i32 1, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.8 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.9 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1709 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.10 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1712 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.11 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.12 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1718 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.13 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.14 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1724 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.15 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1727 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.16 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.17 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1733 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.18 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.19 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1739 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.20 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.21 to i32), i32 10, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1745 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.22 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1748 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.23 to i32), i32 19, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1751 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.24 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.25 to i32), i32 5, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1757 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.26 to i32), i32 9, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1760 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.27 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.28 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_force_clk_levels._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.29 to i32), i32 61, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.30 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.31 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.32 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.33 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.34 to i32), i32 3, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1790 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.35 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1796 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.36 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1796 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.38 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1802 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.39 to i32), i32 46, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1802 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.41 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.42 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1808 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.44 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1814 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.45 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1814 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.47 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.48 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1820 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.50 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1826 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.51 to i32), i32 54, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1826 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.53 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1832 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.54 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1832 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.56 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1838 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.57 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1838 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.59 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1844 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.60 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1844 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.62 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1847 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.64 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1853 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.65 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1853 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.67 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.68 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1859 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.70 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1865 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.71 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1865 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.73 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1868 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.75 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.76 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1874 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.78 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1880 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.79 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1880 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_edit_dpm_table._entry.81 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.82 to i32), i32 101, i32 160, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1886 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_setting_check_range._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.84 to i32), i32 67, i32 128, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.85 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1895 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_od_setting_check_range._entry.86 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1901 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.87 to i32), i32 70, i32 128, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1901 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.89 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.90 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.91 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1910 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.92 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1913 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.93 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1916 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.94 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1919 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.95 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1922 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.96 to i32), i32 4, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1925 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.97 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1928 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.98 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1931 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.99 to i32), i32 14, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1934 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.100 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1937 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.101 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1940 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.102 to i32), i32 16, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1943 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.103 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1946 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.104 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1949 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.105 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1952 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_get_power_profile_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.106 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.107 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1961 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.108 to i32), i32 13, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1964 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.109 to i32), i32 2, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1967 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.110 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1970 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.111 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1973 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.112 to i32), i32 7, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1976 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.113 to i32), i32 6, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1979 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_set_power_profile_mode._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1988 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.114 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1988 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.115 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1988 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_set_power_profile_mode._entry.116 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1991 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_set_power_profile_mode._entry.118 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1997 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.119 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.1997 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_notify_smc_display_config._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2006 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.121 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2006 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.122 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2006 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_notify_smc_display_config._entry.123 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2012 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.124 to i32), i32 52, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2012 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_notify_smc_display_config._entry.126 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2018 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.127 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2018 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_set_watermarks_table._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2027 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.129 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2027 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.130 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2027 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @smu11_thermal_policy to i32), i32 80, i32 128, i32 ptrtoint (ptr @___asan_gen_.2028 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2030 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_set_default_od_settings._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2039 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.131 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2039 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.132 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2039 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2048 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.133 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2048 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.134 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2048 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.135 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2054 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.136 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2054 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.138 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2060 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.139 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2060 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.141 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2066 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.142 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2066 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.144 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2072 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.145 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2072 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.147 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2078 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.148 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2078 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.150 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2084 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.151 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2084 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.153 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2090 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.154 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2090 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.156 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2096 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.157 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2096 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.159 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.160 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2102 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.162 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.163 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2108 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.165 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.166 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2114 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.168 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.169 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2120 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.171 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.172 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2126 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.174 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.175 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2132 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.177 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.178 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2138 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.180 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.181 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2144 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.183 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.184 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2150 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.186 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2156 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.187 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2156 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.189 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.190 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2162 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.192 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.193 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2168 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.195 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.196 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2174 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.198 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.199 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2180 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.201 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.202 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2186 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.204 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.205 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2192 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.207 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.208 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2198 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.210 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.211 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2204 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.213 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.214 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2210 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.216 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.217 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2216 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.219 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.220 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2222 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.222 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.223 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2228 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.225 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2234 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.226 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2234 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.228 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2240 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.229 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2240 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.231 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.232 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2246 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.234 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.235 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2252 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.237 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2258 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.238 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2258 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.240 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2264 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.241 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2264 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.243 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2270 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.244 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2270 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.246 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2276 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.247 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2276 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.249 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2282 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.250 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2282 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.252 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2288 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.253 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2288 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.255 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2294 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.256 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2294 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.258 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.259 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2300 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.261 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2306 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.262 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2306 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.264 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2312 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.265 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2312 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.267 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2318 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.268 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2318 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.270 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2324 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.271 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2324 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.273 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2330 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.274 to i32), i32 323, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2330 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.276 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2336 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.277 to i32), i32 323, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2336 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.279 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2342 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.280 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2342 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.282 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2348 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.283 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2348 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.285 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2354 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.286 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2354 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.288 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2360 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.289 to i32), i32 325, i32 416, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2360 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.291 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2366 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.292 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2366 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.294 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.295 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2372 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.297 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.298 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2378 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.300 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2381 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.302 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.303 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2387 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.305 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2390 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.307 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2396 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.308 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2396 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.310 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2399 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.312 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2405 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.313 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2405 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.315 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2408 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.317 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2414 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.318 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2414 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.320 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2417 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.322 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2423 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.323 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2423 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.325 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2429 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.326 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2429 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.328 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2435 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.329 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2435 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.331 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.332 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2441 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.334 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.335 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2447 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.337 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.338 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2453 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.340 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2459 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.341 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2459 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.343 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2465 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.344 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2465 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.346 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2471 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.347 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2471 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.349 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2477 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.350 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2477 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.352 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.353 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2483 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.355 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2489 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.356 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2489 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.358 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2495 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.359 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2495 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.361 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2501 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.362 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2501 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.364 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2504 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.366 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2510 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.367 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2510 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.369 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2513 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.371 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2519 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.372 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2519 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.374 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2522 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.376 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2528 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.377 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2528 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.379 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2531 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.381 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2537 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.382 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2537 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.384 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2543 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.385 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2543 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.387 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2549 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.388 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2549 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.390 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2555 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.391 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2555 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.393 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2561 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.394 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2561 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.396 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2567 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.397 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2567 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.399 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2573 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.400 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2573 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.402 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2579 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.403 to i32), i32 45, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2579 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.405 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2585 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.406 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2585 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.408 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2591 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.409 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2591 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.411 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2597 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.412 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2597 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.414 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2603 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.415 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2603 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.417 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2609 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.418 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2609 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.420 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2615 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.421 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2615 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.423 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2621 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.424 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2621 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.426 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2627 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.427 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2627 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.429 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2633 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.430 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2633 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.432 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2639 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.433 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2639 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.435 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2645 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.436 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2645 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.438 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2651 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.439 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2651 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.441 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2657 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.442 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2657 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.444 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.445 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2663 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.447 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2669 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.448 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2669 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.450 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2675 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.451 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2675 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.453 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2681 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.454 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2681 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.456 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2687 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.457 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2687 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.459 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2693 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.460 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2693 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.462 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2699 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.463 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2699 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.465 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2705 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.466 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2705 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.468 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2708 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.470 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2714 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.471 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2714 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.473 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2720 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.474 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2720 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.476 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2726 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.477 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2726 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.479 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2732 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.480 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2732 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.482 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2738 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.483 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2738 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.485 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2741 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.487 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2747 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.488 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2747 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.490 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2753 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.491 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2753 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.493 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2759 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.494 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2759 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.496 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2765 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.497 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2765 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.499 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2768 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.501 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2771 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.503 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2777 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.504 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2777 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.506 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2783 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.507 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2783 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.509 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2789 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.510 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2789 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.512 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2792 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.514 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2798 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.515 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2798 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.517 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2801 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.519 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2807 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.520 to i32), i32 18, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2807 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.522 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2810 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.524 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2816 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.525 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2816 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.527 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2822 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.528 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2822 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.530 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2828 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.531 to i32), i32 17, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2828 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.533 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2831 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.535 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2837 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.536 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2837 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.538 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2843 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.539 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2843 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.541 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2849 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.542 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2849 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.544 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2855 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.545 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2855 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.547 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2861 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.548 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2861 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.550 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.551 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2867 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.553 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2873 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.554 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2873 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.556 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2879 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.557 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2879 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.559 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2885 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.560 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2885 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.562 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2891 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.563 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2891 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.565 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.566 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2897 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.568 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2903 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.569 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2903 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.571 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2909 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.572 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2909 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.574 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2915 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.575 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2915 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.577 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2921 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.578 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2921 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.580 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2927 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.581 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2927 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.583 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2933 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.584 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2933 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.586 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2939 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.587 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2939 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.589 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2945 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.590 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2945 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.592 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2951 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.593 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2951 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.595 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2957 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.596 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2957 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.598 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2963 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.599 to i32), i32 63, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2963 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.601 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2969 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.602 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2969 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.604 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2975 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.605 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2975 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.607 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2981 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.608 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2981 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.610 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.611 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2987 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.613 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2993 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.614 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2993 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.616 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2999 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.617 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.2999 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.619 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3005 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.620 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3005 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.622 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3011 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.623 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3011 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.625 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.626 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3017 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.628 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3023 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.629 to i32), i32 76, i32 128, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3023 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.631 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3029 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.632 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3029 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.634 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.635 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3035 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.637 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3041 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.638 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3041 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.640 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.641 to i32), i32 47, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3047 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.643 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3053 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.644 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3053 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.646 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.647 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3059 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.649 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.650 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3065 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.652 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3071 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.653 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3071 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.655 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3077 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.656 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3077 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.658 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3083 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.659 to i32), i32 43, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3083 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.661 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3089 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.662 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3089 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.664 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.665 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3095 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.667 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.668 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3101 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.670 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3104 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.672 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.673 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3110 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.675 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3116 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.676 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3116 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.678 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3122 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.679 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3122 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.681 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.682 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3128 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.684 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3134 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.685 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3134 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.687 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.688 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3140 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.690 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.691 to i32), i32 55, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3146 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.693 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.694 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3152 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.696 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3158 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.697 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3158 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.699 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.700 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3164 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.702 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3170 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.703 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3170 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.705 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3176 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.706 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3176 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.708 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3182 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.709 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3182 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.711 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.712 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3188 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.714 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.715 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3194 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.717 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3200 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.718 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3200 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.720 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3206 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.721 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3206 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.723 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3212 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.724 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3212 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.726 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3218 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.727 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3218 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.729 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3224 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.730 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3224 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.732 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3230 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.733 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3230 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.735 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3236 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.736 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3236 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.738 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.739 to i32), i32 44, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3242 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.741 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3248 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.742 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3248 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.744 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3254 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.745 to i32), i32 49, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3254 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.747 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.748 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3260 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.750 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3266 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.751 to i32), i32 51, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3266 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.753 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3272 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.754 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3272 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.756 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3278 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.757 to i32), i32 48, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3278 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.759 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3284 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.760 to i32), i32 50, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3284 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.762 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3290 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.763 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3290 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.765 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3296 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.766 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3296 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.768 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3302 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.769 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3302 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.771 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3308 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.772 to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3308 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.774 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3314 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.775 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3314 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.777 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3320 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.778 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3320 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.780 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.781 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3326 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.783 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3332 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.784 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3332 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.786 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3338 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.787 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3338 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.789 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.790 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3344 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.792 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.793 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3350 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.795 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3356 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.796 to i32), i32 42, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3356 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.798 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3362 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.799 to i32), i32 41, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3362 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.801 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3368 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.802 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3368 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.804 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3374 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.805 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3374 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.807 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3380 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.808 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3380 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.810 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3386 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.811 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3386 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.813 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.814 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3392 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.816 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3398 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.817 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3398 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.819 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3404 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.820 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3404 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.822 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3410 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.823 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3410 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.825 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3416 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.826 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3416 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.828 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3422 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.829 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3422 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.831 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3428 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.832 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3428 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.834 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3434 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.835 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3434 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.837 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3440 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.838 to i32), i32 26, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3440 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.840 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3446 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.841 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3446 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.843 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3452 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.844 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3452 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.846 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3458 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.847 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3458 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.849 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3464 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.850 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3464 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.852 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3470 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.853 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3470 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.855 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3476 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.856 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3476 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.858 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3482 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.859 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3482 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.861 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3488 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.862 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3488 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.864 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3494 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.865 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3494 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.867 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3500 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.868 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3500 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.870 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3506 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.871 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3506 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.873 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3512 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.874 to i32), i32 30, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3512 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.876 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3518 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.877 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3518 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.879 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3524 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.880 to i32), i32 25, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3524 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.882 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3530 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.883 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3530 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.885 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3536 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.886 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3536 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.888 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3542 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.889 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3542 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.891 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3548 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.892 to i32), i32 39, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3548 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.894 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.895 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3554 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.897 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.898 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3560 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.900 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3566 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.901 to i32), i32 40, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3566 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.903 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3572 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.904 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3572 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.906 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.907 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3578 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.909 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.910 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3584 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.912 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3590 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.913 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3590 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.915 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3596 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.916 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3596 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.918 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.919 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3602 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.921 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3608 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.922 to i32), i32 37, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3608 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.924 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3614 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.925 to i32), i32 29, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3614 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.927 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.928 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3620 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.930 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.931 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3626 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.933 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3632 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.934 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3632 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.936 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.937 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3638 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.939 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.940 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3644 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.942 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3650 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.943 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3650 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.945 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3653 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.947 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3659 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.948 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3659 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.950 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3662 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.952 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3668 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.953 to i32), i32 22, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3668 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.955 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3671 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.957 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.958 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3677 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.960 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3680 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.962 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.963 to i32), i32 27, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3686 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.965 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.966 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3692 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.968 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3698 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.969 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3698 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.971 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.972 to i32), i32 35, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3704 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.974 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.975 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3710 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.977 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3716 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.978 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3716 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.980 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3722 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.981 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3722 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.983 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.984 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3728 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.986 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3734 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.987 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3734 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.989 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.990 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3740 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.992 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.993 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3746 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.995 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.996 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3752 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.998 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3758 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.999 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3758 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1001 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1002 to i32), i32 33, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3764 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1004 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1005 to i32), i32 34, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3770 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1007 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3776 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1008 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3776 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1010 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3782 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1011 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3782 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1013 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3788 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1014 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3788 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1016 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1017 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3794 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1019 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3800 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1020 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3800 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1022 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3806 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1023 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3806 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1025 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1026 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3812 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_dump_pptable._entry.1028 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3818 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1029 to i32), i32 32, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3818 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1031 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3824 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1032 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3827 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1034 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3830 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1036 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3833 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1038 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3836 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1040 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3839 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1042 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3842 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1044 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3845 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1046 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3848 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1048 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3851 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1050 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3854 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1052 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3857 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1054 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3860 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1056 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3863 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1058 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3866 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1060 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3869 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1062 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3872 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1064 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3875 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1066 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3878 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1068 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3881 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1070 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3884 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1072 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3887 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1074 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3890 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1076 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3893 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1078 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3896 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1080 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3899 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1082 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3902 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1084 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3905 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1086 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3908 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1088 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3911 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1090 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3914 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1092 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3917 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1094 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3920 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1096 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3923 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1098 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3926 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1100 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3929 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1102 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3932 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1104 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3935 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1106 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3938 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1108 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3941 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1110 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3944 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1112 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3947 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1114 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3950 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1116 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3953 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1118 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3956 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1120 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3959 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1122 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3962 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1124 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3965 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1126 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3968 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1128 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3971 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1130 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3974 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1132 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3977 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1134 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3980 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1136 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3983 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1138 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3986 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1140 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3989 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1142 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3992 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1144 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3995 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1146 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.3998 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1148 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4001 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1150 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4004 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1152 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4007 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1154 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4010 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1156 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4013 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1158 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4016 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1160 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4019 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1162 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4022 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1164 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4025 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1166 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4028 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1168 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4031 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1170 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4034 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1172 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4037 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1174 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4040 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1176 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4043 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1178 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4046 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1180 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4049 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1182 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4052 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1184 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4055 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1186 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4058 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1188 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4061 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1190 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4064 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1192 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4067 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1194 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4070 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1196 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4073 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1198 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4076 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1200 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4079 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1202 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4082 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1204 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4085 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1206 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4088 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1208 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4091 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1210 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4094 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1212 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4097 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1214 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4100 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1216 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4103 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1218 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4106 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1220 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4109 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1222 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4112 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1224 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4115 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1226 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4118 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1228 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4121 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1230 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4124 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1232 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4127 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1234 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4130 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1236 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4133 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1238 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4136 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1240 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4139 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1242 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4142 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1244 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4145 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1246 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4148 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1248 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4151 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1250 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4154 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1252 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4157 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1254 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4160 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1256 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4163 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1258 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4166 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1260 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4169 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1262 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4172 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1264 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4175 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1266 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4178 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1268 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4181 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1270 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4184 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1272 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4187 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1274 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4190 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1276 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4193 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1278 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4196 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1280 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4199 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1282 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4202 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1284 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4205 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1286 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4208 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1288 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4211 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1290 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4214 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1292 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4217 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1294 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4220 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1296 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4223 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1298 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4226 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1300 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4229 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1302 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4232 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1304 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4235 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1306 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4238 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1308 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4241 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1310 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4244 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1312 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4247 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1314 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4250 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1316 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4253 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1318 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4256 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1320 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4259 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1322 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4262 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1324 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4265 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1326 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4268 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1328 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4271 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1330 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4274 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1332 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4277 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1334 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4280 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1336 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4283 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1338 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4286 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1340 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4289 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1342 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4292 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1344 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4295 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1346 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4298 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1348 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4301 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1350 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4304 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1352 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4307 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1354 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4310 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1356 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4313 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1358 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4316 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1360 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4319 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1362 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4322 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1364 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4325 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1366 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4328 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1368 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4331 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1370 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4334 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1372 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4337 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1374 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4340 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1376 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4343 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1378 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4346 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1380 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4349 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1382 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4352 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1384 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4355 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1386 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4358 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1388 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4361 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1390 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4364 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1392 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4367 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1394 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4370 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1396 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4373 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1398 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4376 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1400 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4379 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1402 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4382 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1404 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4385 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1406 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4388 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1408 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4391 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1410 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4394 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1412 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4397 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1414 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4400 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1416 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4403 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1418 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4406 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1420 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4409 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1422 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4412 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1424 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4415 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1426 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4418 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1428 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4421 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1430 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4424 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1432 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4427 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1434 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4430 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1436 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4433 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1438 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4436 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1440 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4439 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1442 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4442 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1444 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4445 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1446 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4448 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1448 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4451 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1450 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4454 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1452 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4457 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1454 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4460 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1456 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4463 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1458 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4466 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1460 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4469 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1462 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4472 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1464 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4475 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1466 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4478 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1468 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4481 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1470 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4484 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1472 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4487 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1474 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4490 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1476 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4493 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1478 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4496 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1480 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4499 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1482 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4502 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1484 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4505 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1486 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4508 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1488 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4511 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1490 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4514 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1492 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4517 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1494 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4520 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1496 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4523 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1498 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4526 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1500 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4529 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1502 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4532 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1504 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4535 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1506 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4538 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1508 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4541 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1510 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4544 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1512 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4547 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1514 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4550 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1516 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4553 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1518 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4556 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1520 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4559 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1522 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4562 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1524 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4565 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1526 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4568 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1528 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4571 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1530 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4574 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1532 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4577 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1534 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4580 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1536 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4583 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1538 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4586 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1540 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4589 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1542 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4592 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1544 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4595 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1546 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4598 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1548 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4601 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1550 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4604 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1552 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4607 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1554 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4610 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1556 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4613 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1558 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4616 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1560 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4619 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1562 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4622 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1564 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4625 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1566 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4628 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1568 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4631 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1570 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4634 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1572 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4637 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1574 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4640 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1576 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4643 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1578 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4646 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1580 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4649 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1582 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4652 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1584 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4655 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1586 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4658 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1588 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4661 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1590 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4664 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1592 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4667 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1594 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4670 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1596 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4673 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1598 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4676 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1600 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4679 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1602 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4682 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1604 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4685 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1606 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4688 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1608 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4691 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1610 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4694 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1612 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4697 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1614 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4700 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1616 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4703 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1618 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4706 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1620 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4709 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1622 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4712 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1624 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4715 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1626 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4718 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1628 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4721 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1630 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4724 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1632 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4727 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @beige_goby_dump_pptable._entry.1634 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4730 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1636 to i32), i32 31, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1637 to i32), i32 53, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4736 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_i2c_algo to i32), i32 28, i32 64, i32 ptrtoint (ptr @___asan_gen_.4737 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4739 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1638 to i32), i32 11, i32 32, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4742 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_i2c_control_quirks to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4743 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4745 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1639 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4748 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_stb_init.__key to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.4749 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1640 to i32), i32 23, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4754 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_stb_init._entry to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4755 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1641 to i32), i32 38, i32 96, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @.str.1642 to i32), i32 24, i32 64, i32 ptrtoint (ptr @___asan_gen_.4761 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4763 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_throttler_map to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4764 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4766 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @link_speed to i32), i32 8, i32 32, i32 ptrtoint (ptr @___asan_gen_.4767 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4769 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_message_map to i32), i32 2484, i32 3104, i32 ptrtoint (ptr @___asan_gen_.4770 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4772 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_clk_map to i32), i32 184, i32 224, i32 ptrtoint (ptr @___asan_gen_.4773 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4775 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @sienna_cichlid_feature_mask_map to i32), i32 760, i32 928, i32 ptrtoint (ptr @___asan_gen_.4776 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 ptrtoint (ptr @___asan_gen_.4778 to i32), i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_populate_umd_state_clk to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4779 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_populate_umd_state_clk.1646 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4780 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_print_clk_levels to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4781 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_print_clk_levels.1647 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.4782 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_print_clk_levels.1648 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4783 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_print_clk_levels.1649 to i32), i32 12, i32 32, i32 ptrtoint (ptr @___asan_gen_.4784 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_print_clk_levels.1650 to i32), i32 20, i32 64, i32 ptrtoint (ptr @___asan_gen_.4785 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_read_sensor to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4786 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }, { i32, i32, i32, i32, i32, i32, i32, i32 } { i32 ptrtoint (ptr @switch.table.sienna_cichlid_read_sensor.1651 to i32), i32 36, i32 96, i32 ptrtoint (ptr @___asan_gen_.4787 to i32), i32 ptrtoint (ptr @___asan_gen_.4777 to i32), i32 0, i32 0, i32 -1 }]
@llvm.used = appending global [2 x ptr] [ptr @asan.module_ctor, ptr @asan.module_dtor], section "llvm.metadata"
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_ctor, ptr null }]
@llvm.global_dtors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 1, ptr @asan.module_dtor, ptr null }]

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define dso_local i32 @sienna_cichlid_stb_get_data_direct(ptr noundef %smu, ptr noundef writeonly %buf, i32 noundef %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %lock = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 65, i32 2
  tail call void @_raw_spin_lock(ptr noundef %lock) #13
  %add.ptr = getelementptr i8, ptr %buf, i32 %size
  %cmp10 = icmp ugt ptr %add.ptr, %buf
  br i1 %cmp10, label %while.body.lr.ph, label %entry.while.end_crit_edge

entry.while.end_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

while.body.lr.ph:                                 ; preds = %entry
  %pcie_rreg = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 39
  br label %while.body

while.body:                                       ; preds = %while.body.while.body_crit_edge, %while.body.lr.ph
  %p.011 = phi ptr [ %buf, %while.body.lr.ph ], [ %incdec.ptr, %while.body.while.body_crit_edge ]
  %2 = ptrtoint ptr %pcie_rreg to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pcie_rreg, align 8
  %call = tail call i32 %3(ptr noundef %1, i32 noundef 62064128) #13
  %4 = tail call i32 @llvm.bswap.i32(i32 %call)
  %incdec.ptr = getelementptr i32, ptr %p.011, i32 1
  %5 = ptrtoint ptr %p.011 to i32
  call void @__asan_store4_noabort(i32 %5)
  store i32 %4, ptr %p.011, align 4
  %cmp = icmp ult ptr %incdec.ptr, %add.ptr
  br i1 %cmp, label %while.body.while.body_crit_edge, label %while.body.while.end_crit_edge

while.body.while.end_crit_edge:                   ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.end

while.body.while.body_crit_edge:                  ; preds = %while.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %while.body

while.end:                                        ; preds = %while.body.while.end_crit_edge, %entry.while.end_crit_edge
  tail call void @_raw_spin_unlock(ptr noundef %lock) #13
  ret i32 0
}

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.start.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.bswap.i32(i32) #2

; Function Attrs: argmemonly nocallback nofree nosync nounwind willreturn
declare void @llvm.lifetime.end.p0(i64 immarg, ptr nocapture) #1

; Function Attrs: argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync)
define dso_local void @sienna_cichlid_set_ppt_funcs(ptr nocapture noundef writeonly %smu) local_unnamed_addr #3 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %ppt_funcs = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 2
  %0 = ptrtoint ptr %ppt_funcs to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr @sienna_cichlid_ppt_funcs, ptr %ppt_funcs, align 8
  %message_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 3
  %1 = ptrtoint ptr %message_map to i32
  call void @__asan_store4_noabort(i32 %1)
  store ptr @sienna_cichlid_message_map, ptr %message_map, align 4
  %clock_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 4
  %2 = ptrtoint ptr %clock_map to i32
  call void @__asan_store4_noabort(i32 %2)
  store ptr @sienna_cichlid_clk_map, ptr %clock_map, align 8
  %feature_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 5
  %3 = ptrtoint ptr %feature_map to i32
  call void @__asan_store4_noabort(i32 %3)
  store ptr @sienna_cichlid_feature_mask_map, ptr %feature_map, align 4
  %table_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 6
  %4 = ptrtoint ptr %table_map to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr @sienna_cichlid_table_map, ptr %table_map, align 8
  %pwr_src_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 7
  %5 = ptrtoint ptr %pwr_src_map to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr @sienna_cichlid_pwr_src_map, ptr %pwr_src_map, align 4
  %workload_map = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 8
  %6 = ptrtoint ptr %workload_map to i32
  call void @__asan_store4_noabort(i32 %6)
  store ptr @sienna_cichlid_workload_map, ptr %workload_map, align 8
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_lock(ptr noundef) local_unnamed_addr #4 section ".spinlock.text"

; Function Attrs: null_pointer_is_valid
declare dso_local void @_raw_spin_unlock(ptr noundef) local_unnamed_addr #4 section ".spinlock.text"

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_run_btc(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smu_cmn_send_smc_msg(ptr noundef %smu, i32 noundef 91, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %do.end

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %1, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %3, ptr noundef nonnull @.str) #16
  br label %if.end

if.end:                                           ; preds = %do.end, %entry.if.end_crit_edge
  ret i32 %call
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_get_allowed_feature_mask(ptr nocapture noundef readonly %smu, ptr noundef %feature_mask, i32 noundef %num) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %num)
  %cmp = icmp ugt i32 %num, 2
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %mul = shl nuw nsw i32 %num, 2
  %2 = call ptr @memset(ptr %feature_mask, i32 0, i32 %mul)
  %3 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %3)
  %4 = load i64, ptr %feature_mask, align 8
  %or = or i64 %4, 57602543935569
  store i64 %or, ptr %feature_mask, align 8
  %pp_feature = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 98, i32 24
  %5 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %pp_feature, align 8
  %and = and i32 %6, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end.if.end5_crit_edge, label %if.then2

if.end.if.end5_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end5

if.then2:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %or4 = or i64 %4, 57602543935575
  %7 = ptrtoint ptr %feature_mask to i32
  call void @__asan_store8_noabort(i32 %7)
  store i64 %or4, ptr %feature_mask, align 8
  br label %if.end5

if.end5:                                          ; preds = %if.then2, %if.end.if.end5_crit_edge
  %8 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load i32, ptr %pp_feature, align 8
  %and8 = and i32 %9, 524288
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and8)
  %tobool9.not = icmp eq i32 %and8, 0
  br i1 %tobool9.not, label %if.end5.if.end17_crit_edge, label %land.lhs.true

if.end5.if.end17_crit_edge:                       ; preds = %if.end5
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end17

land.lhs.true:                                    ; preds = %if.end5
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 172, i32 15
  %10 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %11)
  %cmp11 = icmp ugt i32 %11, 720903
  br i1 %cmp11, label %land.lhs.true12, label %land.lhs.true.if.end17_crit_edge

land.lhs.true.if.end17_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end17

land.lhs.true12:                                  ; preds = %land.lhs.true
  %flags = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 9
  %12 = ptrtoint ptr %flags to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %flags, align 8
  %and13 = and i32 %13, 131072
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and13)
  %tobool14.not = icmp eq i32 %and13, 0
  br i1 %tobool14.not, label %if.then15, label %land.lhs.true12.if.end17_crit_edge

land.lhs.true12.if.end17_crit_edge:               ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end17

if.then15:                                        ; preds = %land.lhs.true12
  call void @__sanitizer_cov_trace_pc() #15
  %14 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %14)
  %15 = load i64, ptr %feature_mask, align 8
  %or16 = or i64 %15, 17179869184
  store i64 %or16, ptr %feature_mask, align 8
  br label %if.end17

if.end17:                                         ; preds = %if.then15, %land.lhs.true12.if.end17_crit_edge, %land.lhs.true.if.end17_crit_edge, %if.end5.if.end17_crit_edge
  %16 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %pp_feature, align 8
  %and20 = and i32 %17, 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and20)
  %tobool21.not = icmp eq i32 %and20, 0
  br i1 %tobool21.not, label %if.end17.if.end24_crit_edge, label %if.then22

if.end17.if.end24_crit_edge:                      ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end24

if.then22:                                        ; preds = %if.end17
  call void @__sanitizer_cov_trace_pc() #15
  %18 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %18)
  %19 = load i64, ptr %feature_mask, align 8
  %or23 = or i64 %19, 3080
  store i64 %or23, ptr %feature_mask, align 8
  br label %if.end24

if.end24:                                         ; preds = %if.then22, %if.end17.if.end24_crit_edge
  %20 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load i32, ptr %pp_feature, align 8
  %and27 = and i32 %21, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and27)
  %tobool28.not = icmp eq i32 %and27, 0
  br i1 %tobool28.not, label %if.end24.if.end31_crit_edge, label %if.then29

if.end24.if.end31_crit_edge:                      ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end31

if.then29:                                        ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #15
  %22 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %22)
  %23 = load i64, ptr %feature_mask, align 8
  %or30 = or i64 %23, 128
  store i64 %or30, ptr %feature_mask, align 8
  br label %if.end31

if.end31:                                         ; preds = %if.then29, %if.end24.if.end31_crit_edge
  %24 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %pp_feature, align 8
  %and34 = and i32 %25, 8192
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and34)
  %tobool35.not = icmp eq i32 %and34, 0
  br i1 %tobool35.not, label %if.end31.if.end38_crit_edge, label %if.then36

if.end31.if.end38_crit_edge:                      ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end38

if.then36:                                        ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #15
  %26 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %26)
  %27 = load i64, ptr %feature_mask, align 8
  %or37 = or i64 %27, 256
  store i64 %or37, ptr %feature_mask, align 8
  br label %if.end38

if.end38:                                         ; preds = %if.then36, %if.end31.if.end38_crit_edge
  %28 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load i32, ptr %pp_feature, align 8
  %and41 = and i32 %29, 4096
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and41)
  %tobool42.not = icmp eq i32 %and41, 0
  br i1 %tobool42.not, label %if.end38.if.end45_crit_edge, label %if.then43

if.end38.if.end45_crit_edge:                      ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end45

if.then43:                                        ; preds = %if.end38
  call void @__sanitizer_cov_trace_pc() #15
  %30 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %30)
  %31 = load i64, ptr %feature_mask, align 8
  %or44 = or i64 %31, 32
  store i64 %or44, ptr %feature_mask, align 8
  br label %if.end45

if.end45:                                         ; preds = %if.then43, %if.end38.if.end45_crit_edge
  %32 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %pp_feature, align 8
  %and48 = and i32 %33, 256
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and48)
  %tobool49.not = icmp eq i32 %and48, 0
  br i1 %tobool49.not, label %if.end45.if.end52_crit_edge, label %if.then50

if.end45.if.end52_crit_edge:                      ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end52

if.then50:                                        ; preds = %if.end45
  call void @__sanitizer_cov_trace_pc() #15
  %34 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %34)
  %35 = load i64, ptr %feature_mask, align 8
  %or51 = or i64 %35, 262144
  store i64 %or51, ptr %feature_mask, align 8
  br label %if.end52

if.end52:                                         ; preds = %if.then50, %if.end45.if.end52_crit_edge
  %36 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %pp_feature, align 8
  %and55 = and i32 %37, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and55)
  %tobool56.not = icmp eq i32 %and55, 0
  br i1 %tobool56.not, label %if.end52.if.end59_crit_edge, label %if.then57

if.end52.if.end59_crit_edge:                      ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end59

if.then57:                                        ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #15
  %38 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %38)
  %39 = load i64, ptr %feature_mask, align 8
  %or58 = or i64 %39, 4096
  store i64 %or58, ptr %feature_mask, align 8
  br label %if.end59

if.end59:                                         ; preds = %if.then57, %if.end52.if.end59_crit_edge
  %40 = ptrtoint ptr %pp_feature to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load i32, ptr %pp_feature, align 8
  %and62 = and i32 %41, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and62)
  %tobool63.not = icmp eq i32 %and62, 0
  br i1 %tobool63.not, label %if.end59.if.end66_crit_edge, label %if.then64

if.end59.if.end66_crit_edge:                      ; preds = %if.end59
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end66

if.then64:                                        ; preds = %if.end59
  call void @__sanitizer_cov_trace_pc() #15
  %42 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %42)
  %43 = load i64, ptr %feature_mask, align 8
  %or65 = or i64 %43, 1048576
  store i64 %or65, ptr %feature_mask, align 8
  br label %if.end66

if.end66:                                         ; preds = %if.then64, %if.end59.if.end66_crit_edge
  %44 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %smu, align 8
  %pg_flags = getelementptr inbounds %struct.amdgpu_device, ptr %45, i32 0, i32 100
  %46 = ptrtoint ptr %pg_flags to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %pg_flags, align 4
  %and68 = and i32 %47, 65536
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and68)
  %tobool69.not = icmp eq i32 %and68, 0
  br i1 %tobool69.not, label %if.end66.if.end72_crit_edge, label %if.then70

if.end66.if.end72_crit_edge:                      ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end72

if.then70:                                        ; preds = %if.end66
  call void @__sanitizer_cov_trace_pc() #15
  %48 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %48)
  %49 = load i64, ptr %feature_mask, align 8
  %or71 = or i64 %49, 2199023255552
  store i64 %or71, ptr %feature_mask, align 8
  br label %if.end72

if.end72:                                         ; preds = %if.then70, %if.end66.if.end72_crit_edge
  %50 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %smu, align 8
  %pg_flags74 = getelementptr inbounds %struct.amdgpu_device, ptr %51, i32 0, i32 100
  %52 = ptrtoint ptr %pg_flags74 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load i32, ptr %pg_flags74, align 4
  %and75 = and i32 %53, 8192
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and75)
  %tobool76.not = icmp eq i32 %and75, 0
  br i1 %tobool76.not, label %if.end72.if.end79_crit_edge, label %if.then77

if.end72.if.end79_crit_edge:                      ; preds = %if.end72
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end79

if.then77:                                        ; preds = %if.end72
  call void @__sanitizer_cov_trace_pc() #15
  %54 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %54)
  %55 = load i64, ptr %feature_mask, align 8
  %or78 = or i64 %55, 1099511627776
  store i64 %or78, ptr %feature_mask, align 8
  br label %if.end79

if.end79:                                         ; preds = %if.then77, %if.end72.if.end79_crit_edge
  %56 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %smu, align 8
  %pg_flags81 = getelementptr inbounds %struct.amdgpu_device, ptr %57, i32 0, i32 100
  %58 = ptrtoint ptr %pg_flags81 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load i32, ptr %pg_flags81, align 4
  %60 = and i32 %59, 147456
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %60)
  %61 = icmp eq i32 %60, 0
  br i1 %61, label %if.end79.if.end90_crit_edge, label %if.then88

if.end79.if.end90_crit_edge:                      ; preds = %if.end79
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end90

if.then88:                                        ; preds = %if.end79
  call void @__sanitizer_cov_trace_pc() #15
  %62 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %62)
  %63 = load i64, ptr %feature_mask, align 8
  %or89 = or i64 %63, 4194304
  store i64 %or89, ptr %feature_mask, align 8
  br label %if.end90

if.end90:                                         ; preds = %if.then88, %if.end79.if.end90_crit_edge
  %dc_controlled_by_gpio = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 48
  %64 = ptrtoint ptr %dc_controlled_by_gpio to i32
  call void @__asan_load1_noabort(i32 %64)
  %65 = load i8, ptr %dc_controlled_by_gpio, align 1, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %65)
  %tobool91.not = icmp eq i8 %65, 0
  br i1 %tobool91.not, label %if.end90.if.end94_crit_edge, label %if.then92

if.end90.if.end94_crit_edge:                      ; preds = %if.end90
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end94

if.then92:                                        ; preds = %if.end90
  call void @__sanitizer_cov_trace_pc() #15
  %66 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %66)
  %67 = load i64, ptr %feature_mask, align 8
  %or93 = or i64 %67, 268435456
  store i64 %or93, ptr %feature_mask, align 8
  br label %if.end94

if.end94:                                         ; preds = %if.then92, %if.end90.if.end94_crit_edge
  call void @__asan_load4_noabort(i32 ptrtoint (ptr @amdgpu_aspm to i32))
  %68 = load i32, ptr @amdgpu_aspm, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %68)
  %tobool95.not = icmp eq i32 %68, 0
  br i1 %tobool95.not, label %if.end94.cleanup_crit_edge, label %if.then96

if.end94.cleanup_crit_edge:                       ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then96:                                        ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #15
  %69 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load8_noabort(i32 %69)
  %70 = load i64, ptr %feature_mask, align 8
  %or97 = or i64 %70, 32768
  store i64 %or97, ptr %feature_mask, align 8
  br label %cleanup

cleanup:                                          ; preds = %if.then96, %if.end94.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %entry.cleanup_crit_edge ], [ 0, %if.then96 ], [ 0, %if.end94.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_set_default_dpm_table(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %dpm_context1 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15, i32 1
  %0 = ptrtoint ptr %dpm_context1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dpm_context1, align 4
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %4 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %4)
  %.pn = load ptr, ptr %.pn.in, align 4
  %table_member.0 = getelementptr i8, ptr %.pn, i32 160
  %call = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 3) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.else15, label %if.then8

if.then8:                                         ; preds = %entry
  %call9 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 6, ptr noundef %1) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9)
  %tobool10.not = icmp eq i32 %call9, 0
  br i1 %tobool10.not, label %if.end12, label %if.then8.cleanup_crit_edge

if.then8.cleanup_crit_edge:                       ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end12:                                         ; preds = %if.then8
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete = getelementptr i8, ptr %.pn, i32 189
  %5 = ptrtoint ptr %SnapToDiscrete to i32
  call void @__asan_load1_noabort(i32 %5)
  %6 = load i8, ptr %SnapToDiscrete, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %6)
  %tobool14.not = icmp eq i8 %6, 0
  %is_fine_grained = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 3
  %frombool = zext i1 %tobool14.not to i8
  %7 = ptrtoint ptr %is_fine_grained to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %frombool, ptr %is_fine_grained, align 4
  br label %if.end26

if.else15:                                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %count = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 2
  %8 = ptrtoint ptr %count to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 1, ptr %count, align 4
  %socclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 3
  %9 = ptrtoint ptr %socclk to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %socclk, align 4
  %div = udiv i32 %10, 100
  %dpm_levels = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 4
  %value = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 4, i32 0, i32 1
  %11 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %div, ptr %value, align 4
  %12 = ptrtoint ptr %dpm_levels to i32
  call void @__asan_store1_noabort(i32 %12)
  store i8 1, ptr %dpm_levels, align 4
  %13 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %div, ptr %1, align 4
  %max = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 1
  %14 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %div, ptr %max, align 4
  br label %if.end26

if.end26:                                         ; preds = %if.else15, %if.end12
  %gfx_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1
  %call28 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 1) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.else41, label %if.then30

if.then30:                                        ; preds = %if.end26
  %call31 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 0, ptr noundef %gfx_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call31)
  %tobool32.not = icmp eq i32 %call31, 0
  br i1 %tobool32.not, label %if.end34, label %if.then30.cleanup_crit_edge

if.then30.cleanup_crit_edge:                      ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end34:                                         ; preds = %if.then30
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete36 = getelementptr i8, ptr %.pn, i32 161
  %15 = ptrtoint ptr %SnapToDiscrete36 to i32
  call void @__asan_load1_noabort(i32 %15)
  %16 = load i8, ptr %SnapToDiscrete36, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %16)
  %tobool37.not = icmp eq i8 %16, 0
  %is_fine_grained39 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 3
  %frombool40 = zext i1 %tobool37.not to i8
  %17 = ptrtoint ptr %is_fine_grained39 to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %frombool40, ptr %is_fine_grained39, align 4
  br label %if.end60

if.else41:                                        ; preds = %if.end26
  call void @__sanitizer_cov_trace_pc() #15
  %count42 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 2
  %18 = ptrtoint ptr %count42 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 1, ptr %count42, align 4
  %gfxclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 1
  %19 = ptrtoint ptr %gfxclk to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %gfxclk, align 4
  %div45 = udiv i32 %20, 100
  %dpm_levels46 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 4
  %value48 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 4, i32 0, i32 1
  %21 = ptrtoint ptr %value48 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %div45, ptr %value48, align 4
  %22 = ptrtoint ptr %dpm_levels46 to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 1, ptr %dpm_levels46, align 4
  %23 = ptrtoint ptr %gfx_table to i32
  call void @__asan_store4_noabort(i32 %23)
  store i32 %div45, ptr %gfx_table, align 4
  %max59 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 1
  %24 = ptrtoint ptr %max59 to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %div45, ptr %max59, align 4
  br label %if.end60

if.end60:                                         ; preds = %if.else41, %if.end34
  %uclk_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2
  %call62 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 2) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call62)
  %tobool63.not = icmp eq i32 %call62, 0
  br i1 %tobool63.not, label %if.else75, label %if.then64

if.then64:                                        ; preds = %if.end60
  %call65 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 7, ptr noundef %uclk_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call65)
  %tobool66.not = icmp eq i32 %call65, 0
  br i1 %tobool66.not, label %if.end68, label %if.then64.cleanup_crit_edge

if.then64.cleanup_crit_edge:                      ; preds = %if.then64
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end68:                                         ; preds = %if.then64
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete70 = getelementptr i8, ptr %.pn, i32 217
  %25 = ptrtoint ptr %SnapToDiscrete70 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %SnapToDiscrete70, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %26)
  %tobool71.not = icmp eq i8 %26, 0
  %is_fine_grained73 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 3
  %frombool74 = zext i1 %tobool71.not to i8
  %27 = ptrtoint ptr %is_fine_grained73 to i32
  call void @__asan_store1_noabort(i32 %27)
  store i8 %frombool74, ptr %is_fine_grained73, align 4
  br label %if.end94

if.else75:                                        ; preds = %if.end60
  call void @__sanitizer_cov_trace_pc() #15
  %count76 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 2
  %28 = ptrtoint ptr %count76 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 1, ptr %count76, align 4
  %uclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 2
  %29 = ptrtoint ptr %uclk to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %uclk, align 8
  %div79 = udiv i32 %30, 100
  %dpm_levels80 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 4
  %value82 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 4, i32 0, i32 1
  %31 = ptrtoint ptr %value82 to i32
  call void @__asan_store4_noabort(i32 %31)
  store i32 %div79, ptr %value82, align 4
  %32 = ptrtoint ptr %dpm_levels80 to i32
  call void @__asan_store1_noabort(i32 %32)
  store i8 1, ptr %dpm_levels80, align 4
  %33 = ptrtoint ptr %uclk_table to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %div79, ptr %uclk_table, align 4
  %max93 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 1
  %34 = ptrtoint ptr %max93 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %div79, ptr %max93, align 4
  br label %if.end94

if.end94:                                         ; preds = %if.else75, %if.end68
  %fclk_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12
  %call96 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 31) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call96)
  %tobool97.not = icmp eq i32 %call96, 0
  br i1 %tobool97.not, label %if.else109, label %if.then98

if.then98:                                        ; preds = %if.end94
  %call99 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 12, ptr noundef %fclk_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call99)
  %tobool100.not = icmp eq i32 %call99, 0
  br i1 %tobool100.not, label %if.end102, label %if.then98.cleanup_crit_edge

if.then98.cleanup_crit_edge:                      ; preds = %if.then98
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end102:                                        ; preds = %if.then98
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete104 = getelementptr i8, ptr %.pn, i32 245
  %35 = ptrtoint ptr %SnapToDiscrete104 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %SnapToDiscrete104, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %36)
  %tobool105.not = icmp eq i8 %36, 0
  %is_fine_grained107 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12, i32 3
  %frombool108 = zext i1 %tobool105.not to i8
  %37 = ptrtoint ptr %is_fine_grained107 to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 %frombool108, ptr %is_fine_grained107, align 4
  br label %if.end128

if.else109:                                       ; preds = %if.end94
  call void @__sanitizer_cov_trace_pc() #15
  %count110 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12, i32 2
  %38 = ptrtoint ptr %count110 to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 1, ptr %count110, align 4
  %fclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 16
  %39 = ptrtoint ptr %fclk to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %fclk, align 8
  %div113 = udiv i32 %40, 100
  %dpm_levels114 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12, i32 4
  %value116 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12, i32 4, i32 0, i32 1
  %41 = ptrtoint ptr %value116 to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %div113, ptr %value116, align 4
  %42 = ptrtoint ptr %dpm_levels114 to i32
  call void @__asan_store1_noabort(i32 %42)
  store i8 1, ptr %dpm_levels114, align 4
  %43 = ptrtoint ptr %fclk_table to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %div113, ptr %fclk_table, align 4
  %max127 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 12, i32 1
  %44 = ptrtoint ptr %max127 to i32
  call void @__asan_store4_noabort(i32 %44)
  store i32 %div113, ptr %max127, align 4
  br label %if.end128

if.end128:                                        ; preds = %if.else109, %if.end102
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 110, i32 6
  %45 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %46)
  %cmp129546.not = icmp eq i8 %46, 0
  br i1 %cmp129546.not, label %if.end128.for.end226_crit_edge, label %for.body.lr.ph

if.end128.for.end226_crit_edge:                   ; preds = %if.end128
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end226

for.body.lr.ph:                                   ; preds = %if.end128
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 110, i32 13
  %vclk_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4
  %is_fine_grained150 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4, i32 3
  %count153 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4, i32 2
  %vclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 6
  %dpm_levels157 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4, i32 4
  %value159 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4, i32 4, i32 0, i32 1
  %max170 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 4, i32 1
  br label %for.body

for.cond172.preheader:                            ; preds = %for.inc
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %60)
  %cmp176549.not = icmp eq i8 %60, 0
  br i1 %cmp176549.not, label %for.cond172.preheader.for.end226_crit_edge, label %for.body178.lr.ph

for.cond172.preheader.for.end226_crit_edge:       ; preds = %for.cond172.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end226

for.body178.lr.ph:                                ; preds = %for.cond172.preheader
  %harvest_config180 = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 110, i32 13
  %dclk_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6
  %is_fine_grained202 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6, i32 3
  %count205 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6, i32 2
  %dclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 7
  %dpm_levels209 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6, i32 4
  %value211 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6, i32 4, i32 0, i32 1
  %max222 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 6, i32 1
  br label %for.body178

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.0547 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %47 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.0547
  %and = and i32 %48, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool132.not = icmp eq i32 %and, 0
  br i1 %tobool132.not, label %if.end134, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

if.end134:                                        ; preds = %for.body
  %call136 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 44) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call136)
  %tobool137.not = icmp eq i32 %call136, 0
  br i1 %tobool137.not, label %if.else152, label %if.then138

if.then138:                                       ; preds = %if.end134
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.0547)
  %tobool139.not = icmp eq i32 %i.0547, 0
  %cond = select i1 %tobool139.not, i32 1, i32 3
  %call140 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef %cond, ptr noundef %vclk_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call140)
  %tobool141.not = icmp eq i32 %call140, 0
  br i1 %tobool141.not, label %if.end143, label %if.then138.cleanup_crit_edge

if.then138.cleanup_crit_edge:                     ; preds = %if.then138
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end143:                                        ; preds = %if.then138
  call void @__sanitizer_cov_trace_pc() #15
  %cond145 = select i1 %tobool139.not, i32 5, i32 7
  %arrayidx146 = getelementptr %struct.DpmDescriptor_t, ptr %table_member.0, i32 %cond145
  %SnapToDiscrete147 = getelementptr inbounds %struct.DpmDescriptor_t, ptr %arrayidx146, i32 0, i32 1
  %49 = ptrtoint ptr %SnapToDiscrete147 to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %SnapToDiscrete147, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %50)
  %tobool148.not = icmp eq i8 %50, 0
  %frombool151 = zext i1 %tobool148.not to i8
  %51 = ptrtoint ptr %is_fine_grained150 to i32
  call void @__asan_store1_noabort(i32 %51)
  store i8 %frombool151, ptr %is_fine_grained150, align 4
  br label %for.inc

if.else152:                                       ; preds = %if.end134
  call void @__sanitizer_cov_trace_pc() #15
  %52 = ptrtoint ptr %count153 to i32
  call void @__asan_store4_noabort(i32 %52)
  store i32 1, ptr %count153, align 4
  %53 = ptrtoint ptr %vclk to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %vclk, align 8
  %div156 = udiv i32 %54, 100
  %55 = ptrtoint ptr %value159 to i32
  call void @__asan_store4_noabort(i32 %55)
  store i32 %div156, ptr %value159, align 4
  %56 = ptrtoint ptr %dpm_levels157 to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 1, ptr %dpm_levels157, align 4
  %57 = ptrtoint ptr %vclk_table to i32
  call void @__asan_store4_noabort(i32 %57)
  store i32 %div156, ptr %vclk_table, align 4
  %58 = ptrtoint ptr %max170 to i32
  call void @__asan_store4_noabort(i32 %58)
  store i32 %div156, ptr %max170, align 4
  br label %for.inc

for.inc:                                          ; preds = %if.else152, %if.end143, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.0547, 1
  %59 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %59)
  %60 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %60 to i32
  %cmp129 = icmp ult i32 %inc, %conv
  br i1 %cmp129, label %for.inc.for.body_crit_edge, label %for.cond172.preheader

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.body178:                                      ; preds = %for.inc224.for.body178_crit_edge, %for.body178.lr.ph
  %i.1550 = phi i32 [ 0, %for.body178.lr.ph ], [ %inc225, %for.inc224.for.body178_crit_edge ]
  %61 = ptrtoint ptr %harvest_config180 to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %harvest_config180, align 4
  %shl181 = shl nuw i32 1, %i.1550
  %and182 = and i32 %62, %shl181
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and182)
  %tobool183.not = icmp eq i32 %and182, 0
  br i1 %tobool183.not, label %if.end185, label %for.body178.for.inc224_crit_edge

for.body178.for.inc224_crit_edge:                 ; preds = %for.body178
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc224

if.end185:                                        ; preds = %for.body178
  %call187 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 44) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call187)
  %tobool188.not = icmp eq i32 %call187, 0
  br i1 %tobool188.not, label %if.else204, label %if.then189

if.then189:                                       ; preds = %if.end185
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %i.1550)
  %tobool190.not = icmp eq i32 %i.1550, 0
  %cond191 = select i1 %tobool190.not, i32 2, i32 4
  %call192 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef %cond191, ptr noundef %dclk_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call192)
  %tobool193.not = icmp eq i32 %call192, 0
  br i1 %tobool193.not, label %if.end195, label %if.then189.cleanup_crit_edge

if.then189.cleanup_crit_edge:                     ; preds = %if.then189
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end195:                                        ; preds = %if.then189
  call void @__sanitizer_cov_trace_pc() #15
  %cond197 = select i1 %tobool190.not, i32 4, i32 6
  %arrayidx198 = getelementptr %struct.DpmDescriptor_t, ptr %table_member.0, i32 %cond197
  %SnapToDiscrete199 = getelementptr inbounds %struct.DpmDescriptor_t, ptr %arrayidx198, i32 0, i32 1
  %63 = ptrtoint ptr %SnapToDiscrete199 to i32
  call void @__asan_load1_noabort(i32 %63)
  %64 = load i8, ptr %SnapToDiscrete199, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %64)
  %tobool200.not = icmp eq i8 %64, 0
  %frombool203 = zext i1 %tobool200.not to i8
  %65 = ptrtoint ptr %is_fine_grained202 to i32
  call void @__asan_store1_noabort(i32 %65)
  store i8 %frombool203, ptr %is_fine_grained202, align 4
  br label %for.inc224

if.else204:                                       ; preds = %if.end185
  call void @__sanitizer_cov_trace_pc() #15
  %66 = ptrtoint ptr %count205 to i32
  call void @__asan_store4_noabort(i32 %66)
  store i32 1, ptr %count205, align 4
  %67 = ptrtoint ptr %dclk to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %dclk, align 4
  %div208 = udiv i32 %68, 100
  %69 = ptrtoint ptr %value211 to i32
  call void @__asan_store4_noabort(i32 %69)
  store i32 %div208, ptr %value211, align 4
  %70 = ptrtoint ptr %dpm_levels209 to i32
  call void @__asan_store1_noabort(i32 %70)
  store i8 1, ptr %dpm_levels209, align 4
  %71 = ptrtoint ptr %dclk_table to i32
  call void @__asan_store4_noabort(i32 %71)
  store i32 %div208, ptr %dclk_table, align 4
  %72 = ptrtoint ptr %max222 to i32
  call void @__asan_store4_noabort(i32 %72)
  store i32 %div208, ptr %max222, align 4
  br label %for.inc224

for.inc224:                                       ; preds = %if.else204, %if.end195, %for.body178.for.inc224_crit_edge
  %inc225 = add nuw nsw i32 %i.1550, 1
  %73 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %num_vcn_inst, align 1
  %conv175 = zext i8 %74 to i32
  %cmp176 = icmp ult i32 %inc225, %conv175
  br i1 %cmp176, label %for.inc224.for.body178_crit_edge, label %for.inc224.for.end226_crit_edge

for.inc224.for.end226_crit_edge:                  ; preds = %for.inc224
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end226

for.inc224.for.body178_crit_edge:                 ; preds = %for.inc224
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body178

for.end226:                                       ; preds = %for.inc224.for.end226_crit_edge, %for.cond172.preheader.for.end226_crit_edge, %if.end128.for.end226_crit_edge
  %dcef_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8
  %call228 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call228)
  %tobool229.not = icmp eq i32 %call228, 0
  br i1 %tobool229.not, label %if.else241, label %if.then230

if.then230:                                       ; preds = %for.end226
  %call231 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 8, ptr noundef %dcef_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call231)
  %tobool232.not = icmp eq i32 %call231, 0
  br i1 %tobool232.not, label %if.end234, label %if.then230.cleanup_crit_edge

if.then230.cleanup_crit_edge:                     ; preds = %if.then230
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end234:                                        ; preds = %if.then230
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete236 = getelementptr i8, ptr %.pn, i32 385
  %75 = ptrtoint ptr %SnapToDiscrete236 to i32
  call void @__asan_load1_noabort(i32 %75)
  %76 = load i8, ptr %SnapToDiscrete236, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %76)
  %tobool237.not = icmp eq i8 %76, 0
  %is_fine_grained239 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8, i32 3
  %frombool240 = zext i1 %tobool237.not to i8
  %77 = ptrtoint ptr %is_fine_grained239 to i32
  call void @__asan_store1_noabort(i32 %77)
  store i8 %frombool240, ptr %is_fine_grained239, align 4
  br label %if.end260

if.else241:                                       ; preds = %for.end226
  call void @__sanitizer_cov_trace_pc() #15
  %count242 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8, i32 2
  %78 = ptrtoint ptr %count242 to i32
  call void @__asan_store4_noabort(i32 %78)
  store i32 1, ptr %count242, align 4
  %dcefclk = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 4
  %79 = ptrtoint ptr %dcefclk to i32
  call void @__asan_load4_noabort(i32 %79)
  %80 = load i32, ptr %dcefclk, align 8
  %div245 = udiv i32 %80, 100
  %dpm_levels246 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8, i32 4
  %value248 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8, i32 4, i32 0, i32 1
  %81 = ptrtoint ptr %value248 to i32
  call void @__asan_store4_noabort(i32 %81)
  store i32 %div245, ptr %value248, align 4
  %82 = ptrtoint ptr %dpm_levels246 to i32
  call void @__asan_store1_noabort(i32 %82)
  store i8 1, ptr %dpm_levels246, align 4
  %83 = ptrtoint ptr %dcef_table to i32
  call void @__asan_store4_noabort(i32 %83)
  store i32 %div245, ptr %dcef_table, align 4
  %max259 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 8, i32 1
  %84 = ptrtoint ptr %max259 to i32
  call void @__asan_store4_noabort(i32 %84)
  store i32 %div245, ptr %max259, align 4
  br label %if.end260

if.end260:                                        ; preds = %if.else241, %if.end234
  %pixel_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9
  %call262 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call262)
  %tobool263.not = icmp eq i32 %call262, 0
  br i1 %tobool263.not, label %if.else275, label %if.then264

if.then264:                                       ; preds = %if.end260
  %call265 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 10, ptr noundef %pixel_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call265)
  %tobool266.not = icmp eq i32 %call265, 0
  br i1 %tobool266.not, label %if.end268, label %if.then264.cleanup_crit_edge

if.then264.cleanup_crit_edge:                     ; preds = %if.then264
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end268:                                        ; preds = %if.then264
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete270 = getelementptr i8, ptr %.pn, i32 441
  %85 = ptrtoint ptr %SnapToDiscrete270 to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %SnapToDiscrete270, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %86)
  %tobool271.not = icmp eq i8 %86, 0
  %is_fine_grained273 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9, i32 3
  %frombool274 = zext i1 %tobool271.not to i8
  %87 = ptrtoint ptr %is_fine_grained273 to i32
  call void @__asan_store1_noabort(i32 %87)
  store i8 %frombool274, ptr %is_fine_grained273, align 4
  br label %if.end295

if.else275:                                       ; preds = %if.end260
  call void @__sanitizer_cov_trace_pc() #15
  %count276 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9, i32 2
  %88 = ptrtoint ptr %count276 to i32
  call void @__asan_store4_noabort(i32 %88)
  store i32 1, ptr %count276, align 4
  %dcefclk279 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 4
  %89 = ptrtoint ptr %dcefclk279 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %dcefclk279, align 8
  %div280 = udiv i32 %90, 100
  %dpm_levels281 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9, i32 4
  %value283 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9, i32 4, i32 0, i32 1
  %91 = ptrtoint ptr %value283 to i32
  call void @__asan_store4_noabort(i32 %91)
  store i32 %div280, ptr %value283, align 4
  %92 = ptrtoint ptr %dpm_levels281 to i32
  call void @__asan_store1_noabort(i32 %92)
  store i8 1, ptr %dpm_levels281, align 4
  %93 = ptrtoint ptr %pixel_table to i32
  call void @__asan_store4_noabort(i32 %93)
  store i32 %div280, ptr %pixel_table, align 4
  %max294 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 9, i32 1
  %94 = ptrtoint ptr %max294 to i32
  call void @__asan_store4_noabort(i32 %94)
  store i32 %div280, ptr %max294, align 4
  br label %if.end295

if.end295:                                        ; preds = %if.else275, %if.end268
  %display_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10
  %call297 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call297)
  %tobool298.not = icmp eq i32 %call297, 0
  br i1 %tobool298.not, label %if.else310, label %if.then299

if.then299:                                       ; preds = %if.end295
  %call300 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 9, ptr noundef %display_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call300)
  %tobool301.not = icmp eq i32 %call300, 0
  br i1 %tobool301.not, label %if.end303, label %if.then299.cleanup_crit_edge

if.then299.cleanup_crit_edge:                     ; preds = %if.then299
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end303:                                        ; preds = %if.then299
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete305 = getelementptr i8, ptr %.pn, i32 413
  %95 = ptrtoint ptr %SnapToDiscrete305 to i32
  call void @__asan_load1_noabort(i32 %95)
  %96 = load i8, ptr %SnapToDiscrete305, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %96)
  %tobool306.not = icmp eq i8 %96, 0
  %is_fine_grained308 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10, i32 3
  %frombool309 = zext i1 %tobool306.not to i8
  %97 = ptrtoint ptr %is_fine_grained308 to i32
  call void @__asan_store1_noabort(i32 %97)
  store i8 %frombool309, ptr %is_fine_grained308, align 4
  br label %if.end330

if.else310:                                       ; preds = %if.end295
  call void @__sanitizer_cov_trace_pc() #15
  %count311 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10, i32 2
  %98 = ptrtoint ptr %count311 to i32
  call void @__asan_store4_noabort(i32 %98)
  store i32 1, ptr %count311, align 4
  %dcefclk314 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 4
  %99 = ptrtoint ptr %dcefclk314 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load i32, ptr %dcefclk314, align 8
  %div315 = udiv i32 %100, 100
  %dpm_levels316 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10, i32 4
  %value318 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10, i32 4, i32 0, i32 1
  %101 = ptrtoint ptr %value318 to i32
  call void @__asan_store4_noabort(i32 %101)
  store i32 %div315, ptr %value318, align 4
  %102 = ptrtoint ptr %dpm_levels316 to i32
  call void @__asan_store1_noabort(i32 %102)
  store i8 1, ptr %dpm_levels316, align 4
  %103 = ptrtoint ptr %display_table to i32
  call void @__asan_store4_noabort(i32 %103)
  store i32 %div315, ptr %display_table, align 4
  %max329 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 10, i32 1
  %104 = ptrtoint ptr %max329 to i32
  call void @__asan_store4_noabort(i32 %104)
  store i32 %div315, ptr %max329, align 4
  br label %if.end330

if.end330:                                        ; preds = %if.else310, %if.end303
  %phy_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11
  %call332 = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call332)
  %tobool333.not = icmp eq i32 %call332, 0
  br i1 %tobool333.not, label %if.else345, label %if.then334

if.then334:                                       ; preds = %if.end330
  %call335 = tail call i32 @smu_v11_0_set_single_dpm_table(ptr noundef %smu, i32 noundef 11, ptr noundef %phy_table) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call335)
  %tobool336.not = icmp eq i32 %call335, 0
  br i1 %tobool336.not, label %if.end338, label %if.then334.cleanup_crit_edge

if.then334.cleanup_crit_edge:                     ; preds = %if.then334
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end338:                                        ; preds = %if.then334
  call void @__sanitizer_cov_trace_pc() #15
  %SnapToDiscrete340 = getelementptr i8, ptr %.pn, i32 469
  %105 = ptrtoint ptr %SnapToDiscrete340 to i32
  call void @__asan_load1_noabort(i32 %105)
  %106 = load i8, ptr %SnapToDiscrete340, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %106)
  %tobool341.not = icmp eq i8 %106, 0
  %is_fine_grained343 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11, i32 3
  %frombool344 = zext i1 %tobool341.not to i8
  %107 = ptrtoint ptr %is_fine_grained343 to i32
  call void @__asan_store1_noabort(i32 %107)
  store i8 %frombool344, ptr %is_fine_grained343, align 4
  br label %cleanup

if.else345:                                       ; preds = %if.end330
  call void @__sanitizer_cov_trace_pc() #15
  %count346 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11, i32 2
  %108 = ptrtoint ptr %count346 to i32
  call void @__asan_store4_noabort(i32 %108)
  store i32 1, ptr %count346, align 4
  %dcefclk349 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 4
  %109 = ptrtoint ptr %dcefclk349 to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load i32, ptr %dcefclk349, align 8
  %div350 = udiv i32 %110, 100
  %dpm_levels351 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11, i32 4
  %value353 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11, i32 4, i32 0, i32 1
  %111 = ptrtoint ptr %value353 to i32
  call void @__asan_store4_noabort(i32 %111)
  store i32 %div350, ptr %value353, align 4
  %112 = ptrtoint ptr %dpm_levels351 to i32
  call void @__asan_store1_noabort(i32 %112)
  store i8 1, ptr %dpm_levels351, align 4
  %113 = ptrtoint ptr %phy_table to i32
  call void @__asan_store4_noabort(i32 %113)
  store i32 %div350, ptr %phy_table, align 4
  %max364 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 11, i32 1
  %114 = ptrtoint ptr %max364 to i32
  call void @__asan_store4_noabort(i32 %114)
  store i32 %div350, ptr %max364, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.else345, %if.end338, %if.then334.cleanup_crit_edge, %if.then299.cleanup_crit_edge, %if.then264.cleanup_crit_edge, %if.then230.cleanup_crit_edge, %if.then189.cleanup_crit_edge, %if.then138.cleanup_crit_edge, %if.then98.cleanup_crit_edge, %if.then64.cleanup_crit_edge, %if.then30.cleanup_crit_edge, %if.then8.cleanup_crit_edge
  %retval.0 = phi i32 [ %call9, %if.then8.cleanup_crit_edge ], [ %call31, %if.then30.cleanup_crit_edge ], [ %call65, %if.then64.cleanup_crit_edge ], [ %call99, %if.then98.cleanup_crit_edge ], [ %call231, %if.then230.cleanup_crit_edge ], [ %call265, %if.then264.cleanup_crit_edge ], [ %call300, %if.then299.cleanup_crit_edge ], [ %call335, %if.then334.cleanup_crit_edge ], [ 0, %if.else345 ], [ 0, %if.end338 ], [ %call192, %if.then189.cleanup_crit_edge ], [ %call140, %if.then138.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_populate_umd_state_clk(ptr nocapture noundef %smu) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %dpm_context1 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15, i32 1
  %0 = ptrtoint ptr %dpm_context1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dpm_context1, align 4
  %gfx_table2 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1
  %uclk_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2
  %pstate_table6 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %4 = ptrtoint ptr %gfx_table2 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %gfx_table2, align 4
  %6 = ptrtoint ptr %pstate_table6 to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %5, ptr %pstate_table6, align 4
  %max = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 1, i32 1
  %7 = ptrtoint ptr %max to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %max, align 4
  %peak = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 0, i32 2
  %9 = ptrtoint ptr %peak to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %peak, align 4
  %10 = ptrtoint ptr %uclk_table to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %uclk_table, align 4
  %uclk_pstate = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 2
  %12 = ptrtoint ptr %uclk_pstate to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %11, ptr %uclk_pstate, align 4
  %max12 = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 2, i32 1
  %13 = ptrtoint ptr %max12 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %max12, align 4
  %peak14 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 2, i32 2
  %15 = ptrtoint ptr %peak14 to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %14, ptr %peak14, align 4
  %16 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %1, align 4
  %socclk_pstate = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 1
  %18 = ptrtoint ptr %socclk_pstate to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %17, ptr %socclk_pstate, align 4
  %max17 = getelementptr inbounds %struct.smu_11_0_dpm_table, ptr %1, i32 0, i32 1
  %19 = ptrtoint ptr %max17 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %max17, align 4
  %peak19 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 1, i32 2
  %21 = ptrtoint ptr %peak19 to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 %20, ptr %peak19, align 4
  %asic_type = getelementptr inbounds %struct.amdgpu_device, ptr %3, i32 0, i32 5
  %22 = ptrtoint ptr %asic_type to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %asic_type, align 8
  %switch.tableidx = add i32 %23, -30
  call void @__sanitizer_cov_trace_const_cmp4(i32 5, i32 %switch.tableidx)
  %24 = icmp ult i32 %switch.tableidx, 5
  br i1 %24, label %switch.hole_check, label %entry.sw.epilog_crit_edge

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

switch.hole_check:                                ; preds = %entry
  %switch.maskindex = trunc i32 %switch.tableidx to i8
  %switch.shifted = lshr i8 27, %switch.maskindex
  %25 = and i8 %switch.shifted, 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %switch.lobit.not = icmp eq i8 %25, 0
  br i1 %switch.lobit.not, label %switch.hole_check.sw.epilog_crit_edge, label %switch.lookup

switch.hole_check.sw.epilog_crit_edge:            ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

switch.lookup:                                    ; preds = %switch.hole_check
  call void @__sanitizer_cov_trace_pc() #15
  %switch.gep = getelementptr inbounds [5 x i32], ptr @switch.table.sienna_cichlid_populate_umd_state_clk, i32 0, i32 %switch.tableidx
  %26 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %26)
  %switch.load = load i32, ptr %switch.gep, align 4
  %switch.gep61 = getelementptr inbounds [5 x i32], ptr @switch.table.sienna_cichlid_populate_umd_state_clk.1646, i32 0, i32 %switch.tableidx
  %27 = ptrtoint ptr %switch.gep61 to i32
  call void @__asan_load4_noabort(i32 %27)
  %switch.load62 = load i32, ptr %switch.gep61, align 4
  %standard34 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 0, i32 1
  %28 = ptrtoint ptr %standard34 to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %switch.load, ptr %standard34, align 4
  %standard36 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 2, i32 1
  %29 = ptrtoint ptr %standard36 to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 %switch.load62, ptr %standard36, align 4
  %standard38 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 22, i32 1, i32 1
  %30 = ptrtoint ptr %standard38 to i32
  call void @__asan_store4_noabort(i32 %30)
  store i32 960, ptr %standard38, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %switch.lookup, %switch.hole_check.sw.epilog_crit_edge, %entry.sw.epilog_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_print_clk_levels(ptr noundef %smu, i32 noundef %clk_type, ptr noundef %buf) #0 align 64 {
entry:
  %cur_value = alloca i32, align 4
  %value = alloca i32, align 4
  %count = alloca i32, align 4
  %freq_values = alloca [3 x i32], align 4
  %smu_version = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %dpm_context3 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15, i32 1
  %2 = ptrtoint ptr %dpm_context3 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %dpm_context3, align 4
  %od_settings4 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 21
  %4 = ptrtoint ptr %od_settings4 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %od_settings4, align 4
  %overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 16
  %6 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %overdrive_table, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %cur_value) #13
  %8 = ptrtoint ptr %cur_value to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 0, ptr %cur_value, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %value) #13
  %9 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 0, ptr %value, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %count) #13
  %10 = ptrtoint ptr %count to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 0, ptr %count, align 4
  call void @llvm.lifetime.start.p0(i64 12, ptr nonnull %freq_values) #13
  %11 = call ptr @memset(ptr %freq_values, i32 0, i32 12)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version) #13
  %12 = ptrtoint ptr %smu_version to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 -1, ptr %smu_version, align 4, !annotation !2399
  %tobool.not.i = icmp eq ptr %buf, null
  %13 = ptrtoint ptr %buf to i32
  %and.i = and i32 %13, 4095
  %idx.neg.i = sub nsw i32 0, %and.i
  %add.ptr.i = getelementptr i8, ptr %buf, i32 %idx.neg.i
  %buf.addr.0 = select i1 %tobool.not.i, ptr null, ptr %add.ptr.i
  %size.0 = select i1 %tobool.not.i, i32 0, i32 %and.i
  %14 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %14, ptr @__sancov_gen_cov_switch_values)
  switch i32 %clk_type, label %entry.if.end289_crit_edge [
    i32 0, label %entry.sw.bb_crit_edge
    i32 13, label %entry.sw.bb_crit_edge482
    i32 6, label %entry.sw.bb_crit_edge483
    i32 14, label %entry.sw.bb_crit_edge484
    i32 7, label %entry.sw.bb_crit_edge485
    i32 12, label %entry.sw.bb_crit_edge486
    i32 1, label %entry.sw.bb_crit_edge487
    i32 3, label %entry.sw.bb_crit_edge488
    i32 2, label %entry.sw.bb_crit_edge489
    i32 4, label %entry.sw.bb_crit_edge490
    i32 8, label %entry.sw.bb_crit_edge491
    i32 15, label %sw.bb62
    i32 18, label %sw.bb203
    i32 19, label %sw.bb220
    i32 22, label %sw.bb238
    i32 21, label %sw.bb262
  ]

entry.sw.bb_crit_edge491:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge490:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge489:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge488:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge487:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge486:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge485:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge484:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge483:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge482:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge:                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.if.end289_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

sw.bb:                                            ; preds = %entry.sw.bb_crit_edge, %entry.sw.bb_crit_edge482, %entry.sw.bb_crit_edge483, %entry.sw.bb_crit_edge484, %entry.sw.bb_crit_edge485, %entry.sw.bb_crit_edge486, %entry.sw.bb_crit_edge487, %entry.sw.bb_crit_edge488, %entry.sw.bb_crit_edge489, %entry.sw.bb_crit_edge490, %entry.sw.bb_crit_edge491
  %call.i = tail call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 1, i32 noundef %clk_type) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %call.i)
  %15 = icmp ult i32 %call.i, 9
  br i1 %15, label %switch.lookup, label %sw.bb.print_clk_out_crit_edge

sw.bb.print_clk_out_crit_edge:                    ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

switch.lookup:                                    ; preds = %sw.bb
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.sienna_cichlid_print_clk_levels, i32 0, i32 %call.i
  %16 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %16)
  %switch.load = load i32, ptr %switch.gep, align 4
  %call9.i = call fastcc i32 @sienna_cichlid_get_smu_metrics_data(ptr noundef %smu, i32 noundef %switch.load, ptr noundef nonnull %cur_value) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call9.i)
  %tobool.not = icmp eq i32 %call9.i, 0
  br i1 %tobool.not, label %if.end, label %switch.lookup.print_clk_out_crit_edge

switch.lookup.print_clk_out_crit_edge:            ; preds = %switch.lookup
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end:                                           ; preds = %switch.lookup
  %17 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %17, ptr @__sancov_gen_cov_switch_values.1652)
  switch i32 %clk_type, label %if.end.if.end7_crit_edge [
    i32 0, label %if.end.if.then6_crit_edge
    i32 13, label %if.end.if.then6_crit_edge492
  ]

if.end.if.then6_crit_edge492:                     ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then6

if.end.if.then6_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then6

if.end.if.end7_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end7

if.then6:                                         ; preds = %if.end.if.then6_crit_edge, %if.end.if.then6_crit_edge492
  call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext false) #13
  br label %if.end7

if.end7:                                          ; preds = %if.then6, %if.end.if.end7_crit_edge
  %call8 = call i32 @smu_v11_0_get_dpm_level_count(ptr noundef %smu, i32 noundef %clk_type, ptr noundef nonnull %count) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool9.not = icmp eq i32 %call8, 0
  br i1 %tobool9.not, label %if.end11, label %if.end7.print_clk_out_crit_edge

if.end7.print_clk_out_crit_edge:                  ; preds = %if.end7
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end11:                                         ; preds = %if.end7
  %.pn.in.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %18 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %table_member.0.i = getelementptr i8, ptr %.pn.i, i32 160
  %call.i395 = call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 1, i32 noundef %clk_type) #13
  %arrayidx5.i = getelementptr %struct.DpmDescriptor_t, ptr %table_member.0.i, i32 %call.i395
  %SnapToDiscrete.i = getelementptr inbounds %struct.DpmDescriptor_t, ptr %arrayidx5.i, i32 0, i32 1
  %19 = ptrtoint ptr %SnapToDiscrete.i to i32
  call void @__asan_load1_noabort(i32 %19)
  %20 = load i8, ptr %SnapToDiscrete.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %20)
  %cmp6.i = icmp eq i8 %20, 0
  br i1 %cmp6.i, label %if.else, label %for.cond.preheader

for.cond.preheader:                               ; preds = %if.end11
  %21 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %count, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %22)
  %cmp14454.not = icmp eq i32 %22, 0
  br i1 %cmp14454.not, label %for.cond.preheader.print_clk_out_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.print_clk_out_crit_edge:       ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

for.body:                                         ; preds = %if.end18.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0456 = phi i32 [ %inc, %if.end18.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %size.1455 = phi i32 [ %add, %if.end18.for.body_crit_edge ], [ %size.0, %for.cond.preheader.for.body_crit_edge ]
  %conv = trunc i32 %i.0456 to i16
  %call15 = call i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef %smu, i32 noundef %clk_type, i16 noundef zeroext %conv, ptr noundef nonnull %value) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call15)
  %tobool16.not = icmp eq i32 %call15, 0
  br i1 %tobool16.not, label %if.end18, label %for.body.print_clk_out_crit_edge

for.body.print_clk_out_crit_edge:                 ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end18:                                         ; preds = %for.body
  %23 = ptrtoint ptr %value to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %value, align 4
  %25 = ptrtoint ptr %cur_value to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %cur_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %26, i32 %24)
  %cmp19 = icmp eq i32 %26, %24
  %cond = select i1 %cmp19, ptr @.str.6, ptr @.str.7
  %call21 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.1455, ptr noundef nonnull @.str.5, i32 noundef %i.0456, i32 noundef %24, ptr noundef nonnull %cond) #13
  %add = add i32 %call21, %size.1455
  %inc = add nuw i32 %i.0456, 1
  %27 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %count, align 4
  %cmp14 = icmp ult i32 %inc, %28
  br i1 %cmp14, label %if.end18.for.body_crit_edge, label %if.end18.print_clk_out_crit_edge

if.end18.print_clk_out_crit_edge:                 ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end18.for.body_crit_edge:                      ; preds = %if.end18
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

if.else:                                          ; preds = %if.end11
  %call22 = call i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef %smu, i32 noundef %clk_type, i16 noundef zeroext 0, ptr noundef nonnull %freq_values) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %tobool23.not = icmp eq i32 %call22, 0
  br i1 %tobool23.not, label %if.end25, label %if.else.print_clk_out_crit_edge

if.else.print_clk_out_crit_edge:                  ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end25:                                         ; preds = %if.else
  %29 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %count, align 4
  %31 = trunc i32 %30 to i16
  %conv26 = add i16 %31, -1
  %arrayidx27 = getelementptr inbounds [3 x i32], ptr %freq_values, i32 0, i32 2
  %call28 = call i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef %smu, i32 noundef %clk_type, i16 noundef zeroext %conv26, ptr noundef %arrayidx27) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call28)
  %tobool29.not = icmp eq i32 %call28, 0
  br i1 %tobool29.not, label %if.end31, label %if.end25.print_clk_out_crit_edge

if.end25.print_clk_out_crit_edge:                 ; preds = %if.end25
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

if.end31:                                         ; preds = %if.end25
  %32 = ptrtoint ptr %cur_value to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load i32, ptr %cur_value, align 4
  %arrayidx32 = getelementptr inbounds [3 x i32], ptr %freq_values, i32 0, i32 1
  %34 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_store4_noabort(i32 %34)
  store i32 %33, ptr %arrayidx32, align 4
  %35 = ptrtoint ptr %freq_values to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %freq_values, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %36)
  %cmp34 = icmp eq i32 %33, %36
  br i1 %cmp34, label %if.end31.if.then43_crit_edge, label %cond.false

if.end31.if.then43_crit_edge:                     ; preds = %if.end31
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then43

cond.false:                                       ; preds = %if.end31
  %37 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx27, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %33, i32 %38)
  %cmp37.not = icmp eq i32 %33, %38
  %39 = ptrtoint ptr %count to i32
  call void @__asan_store4_noabort(i32 %39)
  store i32 3, ptr %count, align 4
  br i1 %cmp37.not, label %cond.false.if.then43_crit_edge, label %cond.false.for.body50.preheader_crit_edge

cond.false.for.body50.preheader_crit_edge:        ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body50.preheader

cond.false.if.then43_crit_edge:                   ; preds = %cond.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then43

if.then43:                                        ; preds = %cond.false.if.then43_crit_edge, %if.end31.if.then43_crit_edge
  %40 = ptrtoint ptr %count to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 2, ptr %count, align 4
  %41 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %arrayidx27, align 4
  %43 = ptrtoint ptr %arrayidx32 to i32
  call void @__asan_store4_noabort(i32 %43)
  store i32 %42, ptr %arrayidx32, align 4
  br label %for.body50.preheader

for.body50.preheader:                             ; preds = %if.then43, %cond.false.for.body50.preheader_crit_edge
  br label %for.body50

for.body50:                                       ; preds = %for.body50.for.body50_crit_edge, %for.body50.preheader
  %i.1460 = phi i32 [ %inc59, %for.body50.for.body50_crit_edge ], [ 0, %for.body50.preheader ]
  %size.2459 = phi i32 [ %add57, %for.body50.for.body50_crit_edge ], [ %size.0, %for.body50.preheader ]
  %arrayidx51 = getelementptr [3 x i32], ptr %freq_values, i32 0, i32 %i.1460
  %44 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %arrayidx51, align 4
  %46 = ptrtoint ptr %cur_value to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %cur_value, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %47, i32 %45)
  %cmp53 = icmp eq i32 %47, %45
  %cond55 = select i1 %cmp53, ptr @.str.6, ptr @.str.7
  %call56 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.2459, ptr noundef nonnull @.str.5, i32 noundef %i.1460, i32 noundef %45, ptr noundef nonnull %cond55) #13
  %add57 = add i32 %call56, %size.2459
  %inc59 = add nuw i32 %i.1460, 1
  %48 = ptrtoint ptr %count to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %count, align 4
  %cmp48 = icmp ult i32 %inc59, %49
  br i1 %cmp48, label %for.body50.for.body50_crit_edge, label %for.body50.print_clk_out_crit_edge

for.body50.print_clk_out_crit_edge:               ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #15
  br label %print_clk_out

for.body50.for.body50_crit_edge:                  ; preds = %for.body50
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body50

sw.bb62:                                          ; preds = %entry
  %call63 = tail call i32 @smu_v11_0_get_current_pcie_link_speed_level(ptr noundef %smu) #13
  %call64 = tail call i32 @smu_v11_0_get_current_pcie_link_width_level(ptr noundef %smu) #13
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %50 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %50)
  %.pn = load ptr, ptr %.pn.in, align 4
  %table_member.0 = getelementptr i8, ptr %.pn, i32 984
  %pcie_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %3, i32 0, i32 13
  %51 = ptrtoint ptr %pcie_table to i32
  call void @__asan_load1_noabort(i32 %51)
  %52 = load i8, ptr %pcie_table, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %52)
  %53 = icmp ult i8 %52, 3
  br i1 %53, label %switch.lookup468, label %cond.false104

cond.false104:                                    ; preds = %sw.bb62
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %52)
  %cmp110 = icmp eq i8 %52, 3
  %cond112 = select i1 %cmp110, ptr @.str.12, ptr @.str.7
  br label %cond.end117

switch.lookup468:                                 ; preds = %sw.bb62
  call void @__sanitizer_cov_trace_pc() #15
  %54 = sext i8 %52 to i32
  %switch.gep469 = getelementptr inbounds [3 x ptr], ptr @switch.table.sienna_cichlid_print_clk_levels.1647, i32 0, i32 %54
  %55 = ptrtoint ptr %switch.gep469 to i32
  call void @__asan_load4_noabort(i32 %55)
  %switch.load470 = load ptr, ptr %switch.gep469, align 4
  br label %cond.end117

cond.end117:                                      ; preds = %switch.lookup468, %cond.false104
  %cond118 = phi ptr [ %cond112, %cond.false104 ], [ %switch.load470, %switch.lookup468 ]
  %arrayidx121 = getelementptr %struct.smu_11_0_dpm_tables, ptr %3, i32 0, i32 13, i32 1, i32 0
  %56 = ptrtoint ptr %arrayidx121 to i32
  call void @__asan_load1_noabort(i32 %56)
  %57 = load i8, ptr %arrayidx121, align 1
  %switch.tableidx = add i8 %57, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx)
  %58 = icmp ult i8 %switch.tableidx, 5
  br i1 %58, label %switch.lookup471, label %cond.false162

cond.false162:                                    ; preds = %cond.end117
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %57)
  %cmp168 = icmp eq i8 %57, 6
  %cond170 = select i1 %cmp168, ptr @.str.18, ptr @.str.7
  br label %cond.end179

switch.lookup471:                                 ; preds = %cond.end117
  call void @__sanitizer_cov_trace_pc() #15
  %59 = sext i8 %switch.tableidx to i32
  %switch.gep472 = getelementptr inbounds [5 x ptr], ptr @switch.table.sienna_cichlid_print_clk_levels.1648, i32 0, i32 %59
  %60 = ptrtoint ptr %switch.gep472 to i32
  call void @__asan_load4_noabort(i32 %60)
  %switch.load473 = load ptr, ptr %switch.gep472, align 4
  br label %cond.end179

cond.end179:                                      ; preds = %switch.lookup471, %cond.false162
  %cond180 = phi ptr [ %cond170, %cond.false162 ], [ %switch.load473, %switch.lookup471 ]
  %61 = ptrtoint ptr %table_member.0 to i32
  call void @__asan_load2_noabort(i32 %61)
  %62 = load i16, ptr %table_member.0, align 2
  %conv182 = zext i16 %62 to i32
  %conv187 = zext i8 %52 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %call63, i32 %conv187)
  %cmp188 = icmp eq i32 %call63, %conv187
  %conv194 = zext i8 %57 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %call64, i32 %conv194)
  %cmp195 = icmp eq i32 %call64, %conv194
  %or.cond449 = select i1 %cmp188, i1 %cmp195, i1 false
  %63 = select i1 %or.cond449, ptr @.str.6, ptr @.str.7
  %call198 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.8, i32 noundef 0, ptr noundef nonnull %cond118, ptr noundef nonnull %cond180, i32 noundef %conv182, ptr noundef nonnull %63) #13
  %add199 = add i32 %call198, %size.0
  %arrayidx81.1 = getelementptr %struct.smu_11_0_dpm_tables, ptr %3, i32 0, i32 13, i32 0, i32 1
  %64 = ptrtoint ptr %arrayidx81.1 to i32
  call void @__asan_load1_noabort(i32 %64)
  %65 = load i8, ptr %arrayidx81.1, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %65)
  %66 = icmp ult i8 %65, 3
  br i1 %66, label %switch.lookup474, label %cond.false104.1

cond.false104.1:                                  ; preds = %cond.end179
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 3, i8 %65)
  %cmp110.1 = icmp eq i8 %65, 3
  %cond112.1 = select i1 %cmp110.1, ptr @.str.12, ptr @.str.7
  br label %cond.end117.1

switch.lookup474:                                 ; preds = %cond.end179
  call void @__sanitizer_cov_trace_pc() #15
  %67 = sext i8 %65 to i32
  %switch.gep475 = getelementptr inbounds [3 x ptr], ptr @switch.table.sienna_cichlid_print_clk_levels.1649, i32 0, i32 %67
  %68 = ptrtoint ptr %switch.gep475 to i32
  call void @__asan_load4_noabort(i32 %68)
  %switch.load476 = load ptr, ptr %switch.gep475, align 4
  br label %cond.end117.1

cond.end117.1:                                    ; preds = %switch.lookup474, %cond.false104.1
  %cond118.1 = phi ptr [ %cond112.1, %cond.false104.1 ], [ %switch.load476, %switch.lookup474 ]
  %arrayidx121.1 = getelementptr %struct.smu_11_0_dpm_tables, ptr %3, i32 0, i32 13, i32 1, i32 1
  %69 = ptrtoint ptr %arrayidx121.1 to i32
  call void @__asan_load1_noabort(i32 %69)
  %70 = load i8, ptr %arrayidx121.1, align 1
  %switch.tableidx478 = add i8 %70, -1
  call void @__sanitizer_cov_trace_const_cmp1(i8 5, i8 %switch.tableidx478)
  %71 = icmp ult i8 %switch.tableidx478, 5
  br i1 %71, label %switch.lookup477, label %cond.false162.1

cond.false162.1:                                  ; preds = %cond.end117.1
  call void @__sanitizer_cov_trace_pc() #15
  call void @__sanitizer_cov_trace_const_cmp1(i8 6, i8 %70)
  %cmp168.1 = icmp eq i8 %70, 6
  %cond170.1 = select i1 %cmp168.1, ptr @.str.18, ptr @.str.7
  br label %print_clk_out.thread

switch.lookup477:                                 ; preds = %cond.end117.1
  call void @__sanitizer_cov_trace_pc() #15
  %72 = sext i8 %switch.tableidx478 to i32
  %switch.gep479 = getelementptr inbounds [5 x ptr], ptr @switch.table.sienna_cichlid_print_clk_levels.1650, i32 0, i32 %72
  %73 = ptrtoint ptr %switch.gep479 to i32
  call void @__asan_load4_noabort(i32 %73)
  %switch.load480 = load ptr, ptr %switch.gep479, align 4
  br label %print_clk_out.thread

print_clk_out.thread:                             ; preds = %switch.lookup477, %cond.false162.1
  %cond180.1 = phi ptr [ %cond170.1, %cond.false162.1 ], [ %switch.load480, %switch.lookup477 ]
  %arrayidx181.1 = getelementptr i8, ptr %.pn, i32 986
  %74 = ptrtoint ptr %arrayidx181.1 to i32
  call void @__asan_load2_noabort(i32 %74)
  %75 = load i16, ptr %arrayidx181.1, align 2
  %conv182.1 = zext i16 %75 to i32
  %conv187.1 = zext i8 %65 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %call63, i32 %conv187.1)
  %cmp188.1 = icmp eq i32 %call63, %conv187.1
  %conv194.1 = zext i8 %70 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %call64, i32 %conv194.1)
  %cmp195.1 = icmp eq i32 %call64, %conv194.1
  %or.cond449.1 = select i1 %cmp188.1, i1 %cmp195.1, i1 false
  %76 = select i1 %or.cond449.1, ptr @.str.6, ptr @.str.7
  %call198.1 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add199, ptr noundef nonnull @.str.8, i32 noundef 1, ptr noundef nonnull %cond118.1, ptr noundef nonnull %cond180.1, i32 noundef %conv182.1, ptr noundef nonnull %76) #13
  %add199.1 = add i32 %call198.1, %add199
  br label %if.end289

sw.bb203:                                         ; preds = %entry
  %od_enabled = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %77 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %77)
  %78 = load i8, ptr %od_enabled, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %78)
  %tobool204.not = icmp eq i8 %78, 0
  %tobool206.not = icmp eq ptr %7, null
  %or.cond = select i1 %tobool204.not, i1 true, i1 %tobool206.not
  %tobool208.not = icmp eq ptr %5, null
  %or.cond387 = select i1 %or.cond, i1 true, i1 %tobool208.not
  br i1 %or.cond387, label %sw.bb203.if.end289_crit_edge, label %if.end210

sw.bb203.if.end289_crit_edge:                     ; preds = %sw.bb203
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end210:                                        ; preds = %sw.bb203
  %arrayidx.i = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 4, i32 0
  %79 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %arrayidx.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %80)
  %tobool.i.not = icmp eq i8 %80, 0
  br i1 %tobool.i.not, label %if.end210.if.end289_crit_edge, label %if.end213

if.end210.if.end289_crit_edge:                    ; preds = %if.end210
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end213:                                        ; preds = %if.end210
  call void @__sanitizer_cov_trace_pc() #15
  %call214 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.19) #13
  %add215 = add i32 %call214, %size.0
  %81 = ptrtoint ptr %7 to i32
  call void @__asan_load2_noabort(i32 %81)
  %82 = load i16, ptr %7, align 4
  %conv216 = zext i16 %82 to i32
  %GfxclkFmax = getelementptr inbounds %struct.OverDriveTable_t, ptr %7, i32 0, i32 1
  %83 = ptrtoint ptr %GfxclkFmax to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %GfxclkFmax, align 2
  %conv217 = zext i16 %84 to i32
  %call218 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add215, ptr noundef nonnull @.str.20, i32 noundef %conv216, i32 noundef %conv217) #13
  %add219 = add i32 %call218, %add215
  br label %if.end289

sw.bb220:                                         ; preds = %entry
  %od_enabled221 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %85 = ptrtoint ptr %od_enabled221 to i32
  call void @__asan_load1_noabort(i32 %85)
  %86 = load i8, ptr %od_enabled221, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %86)
  %tobool222.not = icmp eq i8 %86, 0
  %tobool224.not = icmp eq ptr %7, null
  %or.cond388 = select i1 %tobool222.not, i1 true, i1 %tobool224.not
  %tobool226.not = icmp eq ptr %5, null
  %or.cond389 = select i1 %or.cond388, i1 true, i1 %tobool226.not
  br i1 %or.cond389, label %sw.bb220.if.end289_crit_edge, label %if.end228

sw.bb220.if.end289_crit_edge:                     ; preds = %sw.bb220
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end228:                                        ; preds = %sw.bb220
  %arrayidx.i396 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 4, i32 2
  %87 = ptrtoint ptr %arrayidx.i396 to i32
  call void @__asan_load1_noabort(i32 %87)
  %88 = load i8, ptr %arrayidx.i396, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %88)
  %tobool.i397.not = icmp eq i8 %88, 0
  br i1 %tobool.i397.not, label %if.end228.if.end289_crit_edge, label %if.end231

if.end228.if.end289_crit_edge:                    ; preds = %if.end228
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end231:                                        ; preds = %if.end228
  call void @__sanitizer_cov_trace_pc() #15
  %call232 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.21) #13
  %add233 = add i32 %call232, %size.0
  %UclkFmin = getelementptr inbounds %struct.OverDriveTable_t, ptr %7, i32 0, i32 4
  %89 = ptrtoint ptr %UclkFmin to i32
  call void @__asan_load2_noabort(i32 %89)
  %90 = load i16, ptr %UclkFmin, align 2
  %conv234 = zext i16 %90 to i32
  %UclkFmax = getelementptr inbounds %struct.OverDriveTable_t, ptr %7, i32 0, i32 5
  %91 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_load2_noabort(i32 %91)
  %92 = load i16, ptr %UclkFmax, align 4
  %conv235 = zext i16 %92 to i32
  %call236 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add233, ptr noundef nonnull @.str.22, i32 noundef %conv234, i32 noundef %conv235) #13
  %add237 = add i32 %call236, %add233
  br label %if.end289

sw.bb238:                                         ; preds = %entry
  %od_enabled239 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %93 = ptrtoint ptr %od_enabled239 to i32
  call void @__asan_load1_noabort(i32 %93)
  %94 = load i8, ptr %od_enabled239, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %94)
  %tobool240.not = icmp eq i8 %94, 0
  %tobool242.not = icmp eq ptr %7, null
  %or.cond390 = select i1 %tobool240.not, i1 true, i1 %tobool242.not
  %tobool244.not = icmp eq ptr %5, null
  %or.cond391 = select i1 %or.cond390, i1 true, i1 %tobool244.not
  br i1 %or.cond391, label %sw.bb238.if.end289_crit_edge, label %if.end246

sw.bb238.if.end289_crit_edge:                     ; preds = %sw.bb238
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end246:                                        ; preds = %sw.bb238
  %call247 = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version) #13
  %arrayidx249 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 172, i32 15
  %95 = ptrtoint ptr %arrayidx249 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load i32, ptr %arrayidx249, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %96)
  %cmp251 = icmp eq i32 %96, 720903
  br i1 %cmp251, label %land.lhs.true, label %if.end246.if.end256_crit_edge

if.end246.if.end256_crit_edge:                    ; preds = %if.end246
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end256

land.lhs.true:                                    ; preds = %if.end246
  %97 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3811584, i32 %98)
  %cmp253 = icmp ult i32 %98, 3811584
  br i1 %cmp253, label %land.lhs.true.if.end289_crit_edge, label %land.lhs.true.if.end256_crit_edge

land.lhs.true.if.end256_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end256

land.lhs.true.if.end289_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end256:                                        ; preds = %land.lhs.true.if.end256_crit_edge, %if.end246.if.end256_crit_edge
  %call257 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.23) #13
  %add258 = add i32 %call257, %size.0
  %VddGfxOffset = getelementptr inbounds %struct.OverDriveTable_t, ptr %7, i32 0, i32 14
  %99 = ptrtoint ptr %VddGfxOffset to i32
  call void @__asan_load2_noabort(i32 %99)
  %100 = load i16, ptr %VddGfxOffset, align 2
  %conv259 = sext i16 %100 to i32
  %call260 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add258, ptr noundef nonnull @.str.24, i32 noundef %conv259) #13
  %add261 = add i32 %call260, %add258
  br label %if.end289

sw.bb262:                                         ; preds = %entry
  %od_enabled263 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %101 = ptrtoint ptr %od_enabled263 to i32
  call void @__asan_load1_noabort(i32 %101)
  %102 = load i8, ptr %od_enabled263, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %102)
  %tobool264.not = icmp eq i8 %102, 0
  %tobool266.not = icmp eq ptr %7, null
  %or.cond392 = select i1 %tobool264.not, i1 true, i1 %tobool266.not
  %tobool268.not = icmp eq ptr %5, null
  %or.cond393 = select i1 %or.cond392, i1 true, i1 %tobool268.not
  br i1 %or.cond393, label %sw.bb262.if.end289_crit_edge, label %if.end270

sw.bb262.if.end289_crit_edge:                     ; preds = %sw.bb262
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.end270:                                        ; preds = %sw.bb262
  %call271 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.0, ptr noundef nonnull @.str.25, ptr noundef nonnull @.str.26) #13
  %add272 = add i32 %call271, %size.0
  %arrayidx.i398 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 4, i32 0
  %103 = ptrtoint ptr %arrayidx.i398 to i32
  call void @__asan_load1_noabort(i32 %103)
  %104 = load i8, ptr %arrayidx.i398, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %104)
  %tobool.i399.not = icmp eq i8 %104, 0
  br i1 %tobool.i399.not, label %if.end270.if.end277_crit_edge, label %if.then274

if.end270.if.end277_crit_edge:                    ; preds = %if.end270
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end277

if.then274:                                       ; preds = %if.end270
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i400 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 6, i32 1
  %105 = ptrtoint ptr %arrayidx.i400 to i32
  call void @__asan_loadN_noabort(i32 %105, i32 4)
  %106 = load i32, ptr %arrayidx.i400, align 1
  %arrayidx5.i403 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 5, i32 0
  %107 = ptrtoint ptr %arrayidx5.i403 to i32
  call void @__asan_loadN_noabort(i32 %107, i32 4)
  %108 = load i32, ptr %arrayidx5.i403, align 1
  %call275 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %add272, ptr noundef nonnull @.str.27, i32 noundef %106, i32 noundef %108) #13
  %add276 = add i32 %call275, %add272
  br label %if.end277

if.end277:                                        ; preds = %if.then274, %if.end270.if.end277_crit_edge
  %size.4 = phi i32 [ %add276, %if.then274 ], [ %add272, %if.end270.if.end277_crit_edge ]
  %arrayidx.i404 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 4, i32 2
  %109 = ptrtoint ptr %arrayidx.i404 to i32
  call void @__asan_load1_noabort(i32 %109)
  %110 = load i8, ptr %arrayidx.i404, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %110)
  %tobool.i405.not = icmp eq i8 %110, 0
  br i1 %tobool.i405.not, label %if.end277.if.end289_crit_edge, label %if.then279

if.end277.if.end289_crit_edge:                    ; preds = %if.end277
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.then279:                                       ; preds = %if.end277
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i406 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 6, i32 6
  %111 = ptrtoint ptr %arrayidx.i406 to i32
  call void @__asan_loadN_noabort(i32 %111, i32 4)
  %112 = load i32, ptr %arrayidx.i406, align 1
  %arrayidx5.i409 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %5, i32 0, i32 5, i32 7
  %113 = ptrtoint ptr %arrayidx5.i409 to i32
  call void @__asan_loadN_noabort(i32 %113, i32 4)
  %114 = load i32, ptr %arrayidx5.i409, align 1
  %call280 = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef %buf.addr.0, i32 noundef %size.4, ptr noundef nonnull @.str.28, i32 noundef %112, i32 noundef %114) #13
  %add281 = add i32 %call280, %size.4
  br label %if.end289

print_clk_out:                                    ; preds = %for.body50.print_clk_out_crit_edge, %if.end25.print_clk_out_crit_edge, %if.else.print_clk_out_crit_edge, %if.end18.print_clk_out_crit_edge, %for.body.print_clk_out_crit_edge, %for.cond.preheader.print_clk_out_crit_edge, %if.end7.print_clk_out_crit_edge, %switch.lookup.print_clk_out_crit_edge, %sw.bb.print_clk_out_crit_edge
  %size.5 = phi i32 [ %size.0, %if.end25.print_clk_out_crit_edge ], [ %size.0, %if.else.print_clk_out_crit_edge ], [ %size.0, %if.end7.print_clk_out_crit_edge ], [ %size.0, %switch.lookup.print_clk_out_crit_edge ], [ %size.0, %sw.bb.print_clk_out_crit_edge ], [ %size.0, %for.cond.preheader.print_clk_out_crit_edge ], [ %add57, %for.body50.print_clk_out_crit_edge ], [ %size.1455, %for.body.print_clk_out_crit_edge ], [ %add, %if.end18.print_clk_out_crit_edge ]
  %115 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %115, ptr @__sancov_gen_cov_switch_values.1653)
  switch i32 %clk_type, label %print_clk_out.if.end289_crit_edge [
    i32 0, label %print_clk_out.if.then288_crit_edge
    i32 13, label %print_clk_out.if.then288_crit_edge493
  ]

print_clk_out.if.then288_crit_edge493:            ; preds = %print_clk_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then288

print_clk_out.if.then288_crit_edge:               ; preds = %print_clk_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then288

print_clk_out.if.end289_crit_edge:                ; preds = %print_clk_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end289

if.then288:                                       ; preds = %print_clk_out.if.then288_crit_edge, %print_clk_out.if.then288_crit_edge493
  call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext true) #13
  br label %if.end289

if.end289:                                        ; preds = %if.then288, %print_clk_out.if.end289_crit_edge, %if.then279, %if.end277.if.end289_crit_edge, %sw.bb262.if.end289_crit_edge, %if.end256, %land.lhs.true.if.end289_crit_edge, %sw.bb238.if.end289_crit_edge, %if.end231, %if.end228.if.end289_crit_edge, %sw.bb220.if.end289_crit_edge, %if.end213, %if.end210.if.end289_crit_edge, %sw.bb203.if.end289_crit_edge, %print_clk_out.thread, %entry.if.end289_crit_edge
  %size.6 = phi i32 [ %size.0, %entry.if.end289_crit_edge ], [ %size.5, %print_clk_out.if.end289_crit_edge ], [ %size.5, %if.then288 ], [ %size.0, %if.end210.if.end289_crit_edge ], [ %add219, %if.end213 ], [ %size.0, %sw.bb203.if.end289_crit_edge ], [ %size.0, %if.end228.if.end289_crit_edge ], [ %add237, %if.end231 ], [ %size.0, %sw.bb220.if.end289_crit_edge ], [ %add261, %if.end256 ], [ %size.0, %land.lhs.true.if.end289_crit_edge ], [ %size.0, %sw.bb238.if.end289_crit_edge ], [ %size.4, %if.end277.if.end289_crit_edge ], [ %add281, %if.then279 ], [ %size.0, %sw.bb262.if.end289_crit_edge ], [ %add199.1, %print_clk_out.thread ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version) #13
  call void @llvm.lifetime.end.p0(i64 12, ptr nonnull %freq_values) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %count) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %value) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %cur_value) #13
  ret i32 %size.6
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_force_clk_levels(ptr noundef %smu, i32 noundef %clk_type, i32 noundef %mask) #0 align 64 {
entry:
  %min_freq = alloca i32, align 4
  %max_freq = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %min_freq) #13
  %2 = ptrtoint ptr %min_freq to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 0, ptr %min_freq, align 4
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %max_freq) #13
  %3 = ptrtoint ptr %max_freq to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 0, ptr %max_freq, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %mask)
  %tobool.not = icmp eq i32 %mask, 0
  %4 = tail call i32 @llvm.cttz.i32(i32 %mask, i1 true), !range !2400
  %spec.select = select i1 %tobool.not, i32 0, i32 %4
  %5 = tail call i32 @llvm.ctlz.i32(i32 %mask, i1 false) #13, !range !2400
  %sub4 = sub nsw i32 31, %5
  %cond7 = select i1 %tobool.not, i32 0, i32 %sub4
  %6 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %6, ptr @__sancov_gen_cov_switch_values.1654)
  switch i32 %clk_type, label %entry.if.end37_crit_edge [
    i32 13, label %entry.if.then_crit_edge
    i32 0, label %entry.if.then_crit_edge59
    i32 6, label %entry.sw.bb_crit_edge
    i32 14, label %entry.sw.bb_crit_edge60
    i32 7, label %entry.sw.bb_crit_edge61
    i32 12, label %entry.sw.bb_crit_edge62
    i32 8, label %entry.forec_level_out.thread_crit_edge
  ]

entry.forec_level_out.thread_crit_edge:           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %forec_level_out.thread

entry.sw.bb_crit_edge62:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge61:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge60:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.sw.bb_crit_edge:                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

entry.if.then_crit_edge59:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then

entry.if.then_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then

entry.if.end37_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end37

if.then:                                          ; preds = %entry.if.then_crit_edge, %entry.if.then_crit_edge59
  tail call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext false) #13
  %7 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %7, ptr @__sancov_gen_cov_switch_values.1655)
  switch i32 %clk_type, label %if.then.if.end37_crit_edge [
    i32 0, label %if.then.sw.bb_crit_edge
    i32 13, label %if.then.sw.bb_crit_edge63
    i32 6, label %if.then.sw.bb_crit_edge64
    i32 8, label %if.then.forec_level_out.thread_crit_edge
    i32 7, label %if.then.sw.bb_crit_edge65
    i32 12, label %if.then.sw.bb_crit_edge66
  ]

if.then.sw.bb_crit_edge66:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

if.then.sw.bb_crit_edge65:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

if.then.forec_level_out.thread_crit_edge:         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %forec_level_out.thread

if.then.sw.bb_crit_edge64:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

if.then.sw.bb_crit_edge63:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

if.then.sw.bb_crit_edge:                          ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb

if.then.if.end37_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end37

sw.bb:                                            ; preds = %if.then.sw.bb_crit_edge, %if.then.sw.bb_crit_edge63, %if.then.sw.bb_crit_edge64, %if.then.sw.bb_crit_edge65, %if.then.sw.bb_crit_edge66, %entry.sw.bb_crit_edge, %entry.sw.bb_crit_edge60, %entry.sw.bb_crit_edge61, %entry.sw.bb_crit_edge62
  %.pn.in.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %8 = ptrtoint ptr %.pn.in.i to i32
  call void @__asan_load4_noabort(i32 %8)
  %.pn.i = load ptr, ptr %.pn.in.i, align 4
  %table_member.0.i = getelementptr i8, ptr %.pn.i, i32 160
  %call.i = tail call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 1, i32 noundef %clk_type) #13
  %arrayidx5.i = getelementptr %struct.DpmDescriptor_t, ptr %table_member.0.i, i32 %call.i
  %SnapToDiscrete.i = getelementptr inbounds %struct.DpmDescriptor_t, ptr %arrayidx5.i, i32 0, i32 1
  %9 = ptrtoint ptr %SnapToDiscrete.i to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %SnapToDiscrete.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %10)
  %cmp6.i = icmp eq i8 %10, 0
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %spec.select)
  %cmp13.not = icmp ne i32 %spec.select, 0
  %cond14 = zext i1 %cmp13.not to i32
  %soft_min_level.0 = select i1 %cmp6.i, i32 %cond14, i32 %spec.select
  %conv = trunc i32 %soft_min_level.0 to i16
  %call16 = call i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef %smu, i32 noundef %clk_type, i16 noundef zeroext %conv, ptr noundef nonnull %min_freq) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call16)
  %tobool17.not = icmp eq i32 %call16, 0
  br i1 %tobool17.not, label %if.end19, label %sw.bb.forec_level_out_crit_edge

sw.bb.forec_level_out_crit_edge:                  ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  br label %forec_level_out

if.end19:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %cond7)
  %cmp11.not = icmp ne i32 %cond7, 0
  %cond12 = zext i1 %cmp11.not to i32
  %soft_max_level.0 = select i1 %cmp6.i, i32 %cond12, i32 %cond7
  %conv20 = trunc i32 %soft_max_level.0 to i16
  %call21 = call i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef %smu, i32 noundef %clk_type, i16 noundef zeroext %conv20, ptr noundef nonnull %max_freq) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call21)
  %tobool22.not = icmp eq i32 %call21, 0
  br i1 %tobool22.not, label %if.end24, label %if.end19.forec_level_out_crit_edge

if.end19.forec_level_out_crit_edge:               ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #15
  br label %forec_level_out

if.end24:                                         ; preds = %if.end19
  call void @__sanitizer_cov_trace_pc() #15
  %11 = ptrtoint ptr %min_freq to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load i32, ptr %min_freq, align 4
  %13 = ptrtoint ptr %max_freq to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load i32, ptr %max_freq, align 4
  %call25 = call i32 @smu_v11_0_set_soft_freq_limited_range(ptr noundef %smu, i32 noundef %clk_type, i32 noundef %12, i32 noundef %14) #13
  br label %forec_level_out

forec_level_out.thread:                           ; preds = %if.then.forec_level_out.thread_crit_edge, %entry.forec_level_out.thread_crit_edge
  %15 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %smu, align 8
  %17 = ptrtoint ptr %16 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %16, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %18, ptr noundef nonnull @.str.29) #16
  br label %if.end37

forec_level_out:                                  ; preds = %if.end24, %if.end19.forec_level_out_crit_edge, %sw.bb.forec_level_out_crit_edge
  %19 = zext i32 %clk_type to i64
  call void @__sanitizer_cov_trace_switch(i64 %19, ptr @__sancov_gen_cov_switch_values.1656)
  switch i32 %clk_type, label %forec_level_out.if.end37_crit_edge [
    i32 13, label %forec_level_out.if.then36_crit_edge
    i32 0, label %forec_level_out.if.then36_crit_edge67
  ]

forec_level_out.if.then36_crit_edge67:            ; preds = %forec_level_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then36

forec_level_out.if.then36_crit_edge:              ; preds = %forec_level_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then36

forec_level_out.if.end37_crit_edge:               ; preds = %forec_level_out
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end37

if.then36:                                        ; preds = %forec_level_out.if.then36_crit_edge, %forec_level_out.if.then36_crit_edge67
  call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext true) #13
  br label %if.end37

if.end37:                                         ; preds = %if.then36, %forec_level_out.if.end37_crit_edge, %forec_level_out.thread, %if.then.if.end37_crit_edge, %entry.if.end37_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %max_freq) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %min_freq) #13
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_od_edit_dpm_table(ptr noundef %smu, i32 noundef %type, ptr nocapture noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  %smu_version = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 16
  %0 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %overdrive_table, align 4
  %od_settings1 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 21
  %2 = ptrtoint ptr %od_settings1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %od_settings1, align 4
  %4 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %smu, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version) #13
  %6 = ptrtoint ptr %smu_version to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 -1, ptr %smu_version, align 4, !annotation !2399
  %od_enabled = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %7 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %7)
  %8 = load i8, ptr %od_enabled, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %8)
  %tobool.not = icmp eq i8 %8, 0
  br i1 %tobool.not, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %9 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %10, ptr noundef nonnull @.str.32) #16
  br label %cleanup

if.end:                                           ; preds = %entry
  %tobool5.not = icmp eq ptr %3, null
  br i1 %tobool5.not, label %do.end9, label %if.end12

do.end9:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %11 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %12, ptr noundef nonnull @.str.36) #16
  br label %cleanup

if.end12:                                         ; preds = %if.end
  %tobool14.not = icmp eq ptr %1, null
  br i1 %tobool14.not, label %if.end12.do.end19_crit_edge, label %land.lhs.true

if.end12.do.end19_crit_edge:                      ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end19

land.lhs.true:                                    ; preds = %if.end12
  %boot_overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 17
  %13 = ptrtoint ptr %boot_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %boot_overdrive_table, align 8
  %tobool15.not = icmp eq ptr %14, null
  br i1 %tobool15.not, label %land.lhs.true.do.end19_crit_edge, label %if.end22

land.lhs.true.do.end19_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end19

do.end19:                                         ; preds = %land.lhs.true.do.end19_crit_edge, %if.end12.do.end19_crit_edge
  %15 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str.39) #16
  br label %cleanup

if.end22:                                         ; preds = %land.lhs.true
  %17 = zext i32 %type to i64
  call void @__sanitizer_cov_trace_switch(i64 %17, ptr @__sancov_gen_cov_switch_values.1657)
  switch i32 %type, label %if.end22.cleanup_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb94
    i32 4, label %sw.bb179
    i32 5, label %if.end22.sw.bb182_crit_edge
    i32 6, label %sw.bb205
  ]

if.end22.sw.bb182_crit_edge:                      ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.bb182

if.end22.cleanup_crit_edge:                       ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sw.bb:                                            ; preds = %if.end22
  %arrayidx.i = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 4, i32 0
  %18 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %arrayidx.i, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool.i.not = icmp eq i8 %19, 0
  br i1 %tobool.i.not, label %do.end26, label %for.cond.preheader

for.cond.preheader:                               ; preds = %sw.bb
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp407.not = icmp eq i32 %size, 0
  br i1 %cmp407.not, label %for.cond.preheader.cleanup_crit_edge, label %for.body.lr.ph

for.cond.preheader.cleanup_crit_edge:             ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.lr.ph:                                   ; preds = %for.cond.preheader
  %GfxclkFmax72 = getelementptr inbounds %struct.OverDriveTable_t, ptr %1, i32 0, i32 1
  br label %for.body

do.end26:                                         ; preds = %sw.bb
  call void @__sanitizer_cov_trace_pc() #15
  %20 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %21, ptr noundef nonnull @.str.42) #16
  br label %cleanup

for.body:                                         ; preds = %if.end89.for.body_crit_edge, %for.body.lr.ph
  %i.0408 = phi i32 [ 0, %for.body.lr.ph ], [ %add, %if.end89.for.body_crit_edge ]
  %add = add i32 %i.0408, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %add, i32 %size)
  %cmp30 = icmp ugt i32 %add, %size
  br i1 %cmp30, label %do.end34, label %if.end37

do.end34:                                         ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  %22 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %smu, align 8
  %24 = ptrtoint ptr %23 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %23, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %25, ptr noundef nonnull @.str.45, i32 noundef %size) #16
  br label %cleanup

if.end37:                                         ; preds = %for.body
  %arrayidx = getelementptr i32, ptr %input, i32 %i.0408
  %26 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %arrayidx, align 4
  %28 = zext i32 %27 to i64
  call void @__sanitizer_cov_trace_switch(i64 %28, ptr @__sancov_gen_cov_switch_values.1658)
  switch i32 %27, label %do.end75 [
    i32 0, label %sw.bb38
    i32 1, label %sw.bb54
  ]

sw.bb38:                                          ; preds = %if.end37
  %add39 = or i32 %i.0408, 1
  %arrayidx40 = getelementptr i32, ptr %input, i32 %add39
  %29 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load4_noabort(i32 %29)
  %30 = load i32, ptr %arrayidx40, align 4
  %31 = ptrtoint ptr %GfxclkFmax72 to i32
  call void @__asan_load2_noabort(i32 %31)
  %32 = load i16, ptr %GfxclkFmax72, align 2
  %conv = zext i16 %32 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %30, i32 %conv)
  %cmp41 = icmp sgt i32 %30, %conv
  br i1 %cmp41, label %do.end46, label %sw.bb38.sw.epilog_crit_edge

sw.bb38.sw.epilog_crit_edge:                      ; preds = %sw.bb38
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

do.end46:                                         ; preds = %sw.bb38
  call void @__sanitizer_cov_trace_pc() #15
  %conv.le = zext i16 %32 to i32
  %33 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load ptr, ptr %smu, align 8
  %35 = ptrtoint ptr %34 to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load ptr, ptr %34, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %36, ptr noundef nonnull @.str.48, i32 noundef %30, i32 noundef %conv.le) #16
  br label %cleanup

sw.bb54:                                          ; preds = %if.end37
  %add55 = or i32 %i.0408, 1
  %arrayidx56 = getelementptr i32, ptr %input, i32 %add55
  %37 = ptrtoint ptr %arrayidx56 to i32
  call void @__asan_load4_noabort(i32 %37)
  %38 = load i32, ptr %arrayidx56, align 4
  %39 = ptrtoint ptr %1 to i32
  call void @__asan_load2_noabort(i32 %39)
  %40 = load i16, ptr %1, align 4
  %conv58 = zext i16 %40 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %38, i32 %conv58)
  %cmp59 = icmp slt i32 %38, %conv58
  br i1 %cmp59, label %do.end64, label %sw.bb54.sw.epilog_crit_edge

sw.bb54.sw.epilog_crit_edge:                      ; preds = %sw.bb54
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

do.end64:                                         ; preds = %sw.bb54
  call void @__sanitizer_cov_trace_pc() #15
  %conv58.le = zext i16 %40 to i32
  %41 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %smu, align 8
  %43 = ptrtoint ptr %42 to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %42, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %44, ptr noundef nonnull @.str.51, i32 noundef %38, i32 noundef %conv58.le) #16
  br label %cleanup

do.end75:                                         ; preds = %if.end37
  call void @__sanitizer_cov_trace_pc() #15
  %45 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load ptr, ptr %smu, align 8
  %47 = ptrtoint ptr %46 to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %46, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %48, ptr noundef nonnull @.str.54, i32 noundef %27) #16
  %49 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %49)
  %50 = load ptr, ptr %smu, align 8
  %51 = ptrtoint ptr %50 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %50, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %52, ptr noundef nonnull @.str.57) #16
  br label %cleanup

sw.epilog:                                        ; preds = %sw.bb54.sw.epilog_crit_edge, %sw.bb38.sw.epilog_crit_edge
  %add84.pre-phi = phi i32 [ %add55, %sw.bb54.sw.epilog_crit_edge ], [ %add39, %sw.bb38.sw.epilog_crit_edge ]
  %freq_setting.0 = phi i32 [ 0, %sw.bb54.sw.epilog_crit_edge ], [ 1, %sw.bb38.sw.epilog_crit_edge ]
  %freq_ptr.0 = phi ptr [ %GfxclkFmax72, %sw.bb54.sw.epilog_crit_edge ], [ %1, %sw.bb38.sw.epilog_crit_edge ]
  %arrayidx85 = getelementptr i32, ptr %input, i32 %add84.pre-phi
  %53 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx85, align 4
  %arrayidx.i358 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 6, i32 %freq_setting.0
  %55 = ptrtoint ptr %arrayidx.i358 to i32
  call void @__asan_loadN_noabort(i32 %55, i32 4)
  %56 = load i32, ptr %arrayidx.i358, align 1
  call void @__sanitizer_cov_trace_cmp4(i32 %56, i32 %54)
  %cmp.i = icmp ugt i32 %56, %54
  br i1 %cmp.i, label %do.end.i, label %if.end.i

do.end.i:                                         ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #15
  %57 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %smu, align 8
  %59 = ptrtoint ptr %58 to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load ptr, ptr %58, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %60, ptr noundef nonnull @.str.84, i32 noundef %freq_setting.0, i32 noundef %54, i32 noundef %56) #16
  br label %cleanup

if.end.i:                                         ; preds = %sw.epilog
  %arrayidx3.i = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 5, i32 %freq_setting.0
  %61 = ptrtoint ptr %arrayidx3.i to i32
  call void @__asan_loadN_noabort(i32 %61, i32 4)
  %62 = load i32, ptr %arrayidx3.i, align 1
  call void @__sanitizer_cov_trace_cmp4(i32 %62, i32 %54)
  %cmp4.i = icmp ult i32 %62, %54
  br i1 %cmp4.i, label %do.end7.i, label %if.end89

do.end7.i:                                        ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  %63 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load ptr, ptr %smu, align 8
  %65 = ptrtoint ptr %64 to i32
  call void @__asan_load4_noabort(i32 %65)
  %66 = load ptr, ptr %64, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %66, ptr noundef nonnull @.str.87, i32 noundef %freq_setting.0, i32 noundef %54, i32 noundef %62) #16
  br label %cleanup

if.end89:                                         ; preds = %if.end.i
  %67 = ptrtoint ptr %arrayidx85 to i32
  call void @__asan_load4_noabort(i32 %67)
  %68 = load i32, ptr %arrayidx85, align 4
  %conv92 = trunc i32 %68 to i16
  %69 = ptrtoint ptr %freq_ptr.0 to i32
  call void @__asan_store2_noabort(i32 %69)
  store i16 %conv92, ptr %freq_ptr.0, align 2
  %cmp = icmp ult i32 %add, %size
  br i1 %cmp, label %if.end89.for.body_crit_edge, label %if.end89.cleanup_crit_edge

if.end89.cleanup_crit_edge:                       ; preds = %if.end89
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end89.for.body_crit_edge:                      ; preds = %if.end89
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

sw.bb94:                                          ; preds = %if.end22
  %arrayidx.i359 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 4, i32 2
  %70 = ptrtoint ptr %arrayidx.i359 to i32
  call void @__asan_load1_noabort(i32 %70)
  %71 = load i8, ptr %arrayidx.i359, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %71)
  %tobool.i360.not = icmp eq i8 %71, 0
  br i1 %tobool.i360.not, label %do.end99, label %for.cond103.preheader

for.cond103.preheader:                            ; preds = %sw.bb94
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %size)
  %cmp104402.not = icmp eq i32 %size, 0
  br i1 %cmp104402.not, label %for.cond103.preheader.cleanup_crit_edge, label %for.body106.lr.ph

for.cond103.preheader.cleanup_crit_edge:          ; preds = %for.cond103.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body106.lr.ph:                                ; preds = %for.cond103.preheader
  %UclkFmin138 = getelementptr inbounds %struct.OverDriveTable_t, ptr %1, i32 0, i32 4
  %UclkFmax153 = getelementptr inbounds %struct.OverDriveTable_t, ptr %1, i32 0, i32 5
  br label %for.body106

do.end99:                                         ; preds = %sw.bb94
  call void @__sanitizer_cov_trace_pc() #15
  %72 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %73, ptr noundef nonnull @.str.60) #16
  br label %cleanup

for.body106:                                      ; preds = %if.end172.for.body106_crit_edge, %for.body106.lr.ph
  %i.1403 = phi i32 [ 0, %for.body106.lr.ph ], [ %add107, %if.end172.for.body106_crit_edge ]
  %add107 = add i32 %i.1403, 2
  call void @__sanitizer_cov_trace_cmp4(i32 %add107, i32 %size)
  %cmp108 = icmp ugt i32 %add107, %size
  br i1 %cmp108, label %do.end113, label %if.end116

do.end113:                                        ; preds = %for.body106
  call void @__sanitizer_cov_trace_pc() #15
  %74 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %smu, align 8
  %76 = ptrtoint ptr %75 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %75, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %77, ptr noundef nonnull @.str.45, i32 noundef %size) #16
  br label %cleanup

if.end116:                                        ; preds = %for.body106
  %arrayidx117 = getelementptr i32, ptr %input, i32 %i.1403
  %78 = ptrtoint ptr %arrayidx117 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx117, align 4
  %80 = zext i32 %79 to i64
  call void @__sanitizer_cov_trace_switch(i64 %80, ptr @__sancov_gen_cov_switch_values.1659)
  switch i32 %79, label %do.end157 [
    i32 0, label %sw.bb118
    i32 1, label %sw.bb135
  ]

sw.bb118:                                         ; preds = %if.end116
  %add119 = or i32 %i.1403, 1
  %arrayidx120 = getelementptr i32, ptr %input, i32 %add119
  %81 = ptrtoint ptr %arrayidx120 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %arrayidx120, align 4
  %83 = ptrtoint ptr %UclkFmax153 to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %UclkFmax153, align 4
  %conv121 = zext i16 %84 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %82, i32 %conv121)
  %cmp122 = icmp sgt i32 %82, %conv121
  br i1 %cmp122, label %do.end127, label %sw.bb118.sw.epilog166_crit_edge

sw.bb118.sw.epilog166_crit_edge:                  ; preds = %sw.bb118
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog166

do.end127:                                        ; preds = %sw.bb118
  call void @__sanitizer_cov_trace_pc() #15
  %conv121.le = zext i16 %84 to i32
  %85 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %85)
  %86 = load ptr, ptr %smu, align 8
  %87 = ptrtoint ptr %86 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load ptr, ptr %86, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %88, ptr noundef nonnull @.str.65, i32 noundef %82, i32 noundef %conv121.le) #16
  br label %cleanup

sw.bb135:                                         ; preds = %if.end116
  %add136 = or i32 %i.1403, 1
  %arrayidx137 = getelementptr i32, ptr %input, i32 %add136
  %89 = ptrtoint ptr %arrayidx137 to i32
  call void @__asan_load4_noabort(i32 %89)
  %90 = load i32, ptr %arrayidx137, align 4
  %91 = ptrtoint ptr %UclkFmin138 to i32
  call void @__asan_load2_noabort(i32 %91)
  %92 = load i16, ptr %UclkFmin138, align 2
  %conv139 = zext i16 %92 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %90, i32 %conv139)
  %cmp140 = icmp slt i32 %90, %conv139
  br i1 %cmp140, label %do.end145, label %sw.bb135.sw.epilog166_crit_edge

sw.bb135.sw.epilog166_crit_edge:                  ; preds = %sw.bb135
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog166

do.end145:                                        ; preds = %sw.bb135
  call void @__sanitizer_cov_trace_pc() #15
  %conv139.le = zext i16 %92 to i32
  %93 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load ptr, ptr %smu, align 8
  %95 = ptrtoint ptr %94 to i32
  call void @__asan_load4_noabort(i32 %95)
  %96 = load ptr, ptr %94, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %96, ptr noundef nonnull @.str.68, i32 noundef %90, i32 noundef %conv139.le) #16
  br label %cleanup

do.end157:                                        ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #15
  %97 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %97)
  %98 = load ptr, ptr %smu, align 8
  %99 = ptrtoint ptr %98 to i32
  call void @__asan_load4_noabort(i32 %99)
  %100 = load ptr, ptr %98, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %100, ptr noundef nonnull @.str.71, i32 noundef %79) #16
  %101 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %101)
  %102 = load ptr, ptr %smu, align 8
  %103 = ptrtoint ptr %102 to i32
  call void @__asan_load4_noabort(i32 %103)
  %104 = load ptr, ptr %102, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %104, ptr noundef nonnull @.str.57) #16
  br label %cleanup

sw.epilog166:                                     ; preds = %sw.bb135.sw.epilog166_crit_edge, %sw.bb118.sw.epilog166_crit_edge
  %add167.pre-phi = phi i32 [ %add136, %sw.bb135.sw.epilog166_crit_edge ], [ %add119, %sw.bb118.sw.epilog166_crit_edge ]
  %freq_setting.1 = phi i32 [ 7, %sw.bb135.sw.epilog166_crit_edge ], [ 6, %sw.bb118.sw.epilog166_crit_edge ]
  %freq_ptr.1 = phi ptr [ %UclkFmax153, %sw.bb135.sw.epilog166_crit_edge ], [ %UclkFmin138, %sw.bb118.sw.epilog166_crit_edge ]
  %arrayidx168 = getelementptr i32, ptr %input, i32 %add167.pre-phi
  %105 = ptrtoint ptr %arrayidx168 to i32
  call void @__asan_load4_noabort(i32 %105)
  %106 = load i32, ptr %arrayidx168, align 4
  %arrayidx.i361 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 6, i32 %freq_setting.1
  %107 = ptrtoint ptr %arrayidx.i361 to i32
  call void @__asan_loadN_noabort(i32 %107, i32 4)
  %108 = load i32, ptr %arrayidx.i361, align 1
  call void @__sanitizer_cov_trace_cmp4(i32 %108, i32 %106)
  %cmp.i362 = icmp ugt i32 %108, %106
  br i1 %cmp.i362, label %do.end.i363, label %if.end.i366

do.end.i363:                                      ; preds = %sw.epilog166
  call void @__sanitizer_cov_trace_pc() #15
  %109 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %109)
  %110 = load ptr, ptr %smu, align 8
  %111 = ptrtoint ptr %110 to i32
  call void @__asan_load4_noabort(i32 %111)
  %112 = load ptr, ptr %110, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %112, ptr noundef nonnull @.str.84, i32 noundef %freq_setting.1, i32 noundef %106, i32 noundef %108) #16
  br label %cleanup

if.end.i366:                                      ; preds = %sw.epilog166
  %arrayidx3.i364 = getelementptr %struct.smu_11_0_7_overdrive_table, ptr %3, i32 0, i32 5, i32 %freq_setting.1
  %113 = ptrtoint ptr %arrayidx3.i364 to i32
  call void @__asan_loadN_noabort(i32 %113, i32 4)
  %114 = load i32, ptr %arrayidx3.i364, align 1
  call void @__sanitizer_cov_trace_cmp4(i32 %114, i32 %106)
  %cmp4.i365 = icmp ult i32 %114, %106
  br i1 %cmp4.i365, label %do.end7.i367, label %if.end172

do.end7.i367:                                     ; preds = %if.end.i366
  call void @__sanitizer_cov_trace_pc() #15
  %115 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %115)
  %116 = load ptr, ptr %smu, align 8
  %117 = ptrtoint ptr %116 to i32
  call void @__asan_load4_noabort(i32 %117)
  %118 = load ptr, ptr %116, align 8
  tail call void (ptr, ptr, ...) @_dev_warn(ptr noundef %118, ptr noundef nonnull @.str.87, i32 noundef %freq_setting.1, i32 noundef %106, i32 noundef %114) #16
  br label %cleanup

if.end172:                                        ; preds = %if.end.i366
  %119 = ptrtoint ptr %arrayidx168 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx168, align 4
  %conv175 = trunc i32 %120 to i16
  %121 = ptrtoint ptr %freq_ptr.1 to i32
  call void @__asan_store2_noabort(i32 %121)
  store i16 %conv175, ptr %freq_ptr.1, align 2
  %cmp104 = icmp ult i32 %add107, %size
  br i1 %cmp104, label %if.end172.for.body106_crit_edge, label %if.end172.cleanup_crit_edge

if.end172.cleanup_crit_edge:                      ; preds = %if.end172
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end172.for.body106_crit_edge:                  ; preds = %if.end172
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body106

sw.bb179:                                         ; preds = %if.end22
  call void @__sanitizer_cov_trace_pc() #15
  %122 = call ptr @memcpy(ptr %1, ptr %14, i32 52)
  br label %sw.bb182

sw.bb182:                                         ; preds = %sw.bb179, %if.end22.sw.bb182_crit_edge
  %user_overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 18
  %123 = ptrtoint ptr %user_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %123)
  %124 = load ptr, ptr %user_overdrive_table, align 4
  %bcmp = tail call i32 @bcmp(ptr noundef nonnull dereferenceable(52) %1, ptr noundef dereferenceable(52) %124, i32 52) #17
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bcmp)
  %tobool184.not = icmp eq i32 %bcmp, 0
  br i1 %tobool184.not, label %sw.bb182.cleanup_crit_edge, label %if.then185

sw.bb182.cleanup_crit_edge:                       ; preds = %sw.bb182
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then185:                                       ; preds = %sw.bb182
  tail call fastcc void @sienna_cichlid_dump_od_table(ptr noundef %smu, ptr noundef nonnull %1)
  %call186 = tail call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 11, i32 noundef 0, ptr noundef nonnull %1, i1 noundef zeroext true) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call186)
  %tobool187.not = icmp eq i32 %call186, 0
  br i1 %tobool187.not, label %if.end194, label %do.end191

do.end191:                                        ; preds = %if.then185
  call void @__sanitizer_cov_trace_pc() #15
  %125 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %125)
  %126 = load ptr, ptr %smu, align 8
  %127 = ptrtoint ptr %126 to i32
  call void @__asan_load4_noabort(i32 %127)
  %128 = load ptr, ptr %126, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %128, ptr noundef nonnull @.str.76) #16
  br label %cleanup

if.end194:                                        ; preds = %if.then185
  call void @__sanitizer_cov_trace_pc() #15
  %129 = ptrtoint ptr %user_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %129)
  %130 = load ptr, ptr %user_overdrive_table, align 4
  %131 = call ptr @memcpy(ptr %130, ptr %1, i32 52)
  %user_od = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 64, i32 5
  %132 = ptrtoint ptr %user_od to i32
  call void @__asan_store4_noabort(i32 %132)
  store i32 1, ptr %user_od, align 4
  %133 = load ptr, ptr %user_overdrive_table, align 4
  %134 = ptrtoint ptr %boot_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %boot_overdrive_table, align 8
  %bcmp357 = tail call i32 @bcmp(ptr noundef dereferenceable(52) %133, ptr noundef dereferenceable(52) %135, i32 52) #17
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %bcmp357)
  %tobool199.not = icmp ne i32 %bcmp357, 0
  %spec.store.select = zext i1 %tobool199.not to i32
  %136 = ptrtoint ptr %user_od to i32
  call void @__asan_store4_noabort(i32 %136)
  store i32 %spec.store.select, ptr %user_od, align 4
  br label %cleanup

sw.bb205:                                         ; preds = %if.end22
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %size)
  %cmp206.not = icmp eq i32 %size, 1
  br i1 %cmp206.not, label %if.end214, label %do.end211

do.end211:                                        ; preds = %sw.bb205
  call void @__sanitizer_cov_trace_pc() #15
  %137 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %137)
  %138 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %138, ptr noundef nonnull @.str.79, i32 noundef %size) #16
  br label %cleanup

if.end214:                                        ; preds = %sw.bb205
  %call215 = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version) #13
  %arrayidx216 = getelementptr %struct.amdgpu_device, ptr %5, i32 0, i32 172, i32 15
  %139 = ptrtoint ptr %arrayidx216 to i32
  call void @__asan_load4_noabort(i32 %139)
  %140 = load i32, ptr %arrayidx216, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %140)
  %cmp218 = icmp eq i32 %140, 720903
  br i1 %cmp218, label %land.lhs.true220, label %if.end214.if.end229_crit_edge

if.end214.if.end229_crit_edge:                    ; preds = %if.end214
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end229

land.lhs.true220:                                 ; preds = %if.end214
  %141 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %141)
  %142 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3811584, i32 %142)
  %cmp221 = icmp ult i32 %142, 3811584
  br i1 %cmp221, label %do.end226, label %land.lhs.true220.if.end229_crit_edge

land.lhs.true220.if.end229_crit_edge:             ; preds = %land.lhs.true220
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end229

do.end226:                                        ; preds = %land.lhs.true220
  call void @__sanitizer_cov_trace_pc() #15
  %143 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %143)
  %144 = load ptr, ptr %smu, align 8
  %145 = ptrtoint ptr %144 to i32
  call void @__asan_load4_noabort(i32 %145)
  %146 = load ptr, ptr %144, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %146, ptr noundef nonnull @.str.82) #16
  br label %cleanup

if.end229:                                        ; preds = %land.lhs.true220.if.end229_crit_edge, %if.end214.if.end229_crit_edge
  %147 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %147)
  %148 = load i32, ptr %input, align 4
  %conv231 = trunc i32 %148 to i16
  %VddGfxOffset = getelementptr inbounds %struct.OverDriveTable_t, ptr %1, i32 0, i32 14
  %149 = ptrtoint ptr %VddGfxOffset to i32
  call void @__asan_store2_noabort(i32 %149)
  store i16 %conv231, ptr %VddGfxOffset, align 2
  call fastcc void @sienna_cichlid_dump_od_table(ptr noundef %smu, ptr noundef nonnull %1)
  br label %cleanup

cleanup:                                          ; preds = %if.end229, %do.end226, %do.end211, %if.end194, %do.end191, %sw.bb182.cleanup_crit_edge, %if.end172.cleanup_crit_edge, %do.end7.i367, %do.end.i363, %do.end157, %do.end145, %do.end127, %do.end113, %do.end99, %for.cond103.preheader.cleanup_crit_edge, %if.end89.cleanup_crit_edge, %do.end7.i, %do.end.i, %do.end75, %do.end64, %do.end46, %do.end34, %do.end26, %for.cond.preheader.cleanup_crit_edge, %if.end22.cleanup_crit_edge, %do.end19, %do.end9, %do.end
  %retval.0 = phi i32 [ -22, %do.end211 ], [ -95, %do.end226 ], [ %call186, %do.end191 ], [ -22, %do.end113 ], [ -22, %do.end157 ], [ -22, %do.end145 ], [ -22, %do.end127 ], [ -524, %do.end99 ], [ -22, %do.end34 ], [ -22, %do.end75 ], [ -22, %do.end64 ], [ -22, %do.end46 ], [ -524, %do.end26 ], [ -22, %do.end19 ], [ -2, %do.end9 ], [ -22, %do.end ], [ -38, %if.end22.cleanup_crit_edge ], [ 0, %sw.bb182.cleanup_crit_edge ], [ 0, %if.end194 ], [ 0, %if.end229 ], [ -22, %do.end.i ], [ -22, %do.end7.i ], [ -22, %do.end.i363 ], [ -22, %do.end7.i367 ], [ 0, %for.cond.preheader.cleanup_crit_edge ], [ 0, %for.cond103.preheader.cleanup_crit_edge ], [ 0, %if.end89.cleanup_crit_edge ], [ 0, %if.end172.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version) #13
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_restore_user_od_settings(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_power_profile_mode(ptr noundef %smu, ptr noundef %buf) #0 align 64 {
entry:
  %activity_monitor_external = alloca %struct.DpmActivityMonitorCoeffIntExternal_t, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 136, ptr nonnull %activity_monitor_external) #13
  %0 = call ptr @memset(ptr %activity_monitor_external, i32 255, i32 136)
  %tobool.not = icmp eq ptr %buf, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef nonnull %buf, i32 noundef 0, ptr noundef nonnull @.str.105, ptr noundef nonnull @.str.94, ptr noundef nonnull @.str.95, ptr noundef nonnull @.str.96, ptr noundef nonnull @.str.97, ptr noundef nonnull @.str.98, ptr noundef nonnull @.str.99, ptr noundef nonnull @.str.100, ptr noundef nonnull @.str.101, ptr noundef nonnull @.str.102, ptr noundef nonnull @.str.103, ptr noundef nonnull @.str.104) #13
  %power_profile_mode = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 40
  %Gfx_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 2
  %Gfx_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 5
  %Gfx_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 3
  %Gfx_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 6
  %Gfx_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 4
  %Gfx_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 7
  %Gfx_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 11
  %Gfx_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 12
  %Gfx_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 13
  %Fclk_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 16
  %Fclk_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 19
  %Fclk_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 17
  %Fclk_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 20
  %Fclk_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 18
  %Fclk_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 21
  %Fclk_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 25
  %Fclk_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 26
  %Fclk_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 27
  %Mem_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 30
  %Mem_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 33
  %Mem_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 31
  %Mem_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 34
  %Mem_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 32
  %Mem_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 35
  %Mem_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 39
  %Mem_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 40
  %Mem_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 41
  br label %for.body

for.body:                                         ; preds = %if.end11.for.body_crit_edge, %if.end
  %size.098 = phi i32 [ %call, %if.end ], [ %add39, %if.end11.for.body_crit_edge ]
  %i.097 = phi i32 [ 0, %if.end ], [ %inc, %if.end11.for.body_crit_edge ]
  %call1 = call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 5, i32 noundef %i.097) #13
  %sext.mask = and i32 %call1, 32768
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %sext.mask)
  %cmp3.not = icmp eq i32 %sext.mask, 0
  br i1 %cmp3.not, label %if.end6, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end6:                                          ; preds = %for.body
  %conv296 = and i32 %call1, 65535
  %call8 = call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 10, i32 noundef %conv296, ptr noundef nonnull %activity_monitor_external, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool9.not = icmp eq i32 %call8, 0
  br i1 %tobool9.not, label %if.end11, label %do.end

do.end:                                           ; preds = %if.end6
  call void @__sanitizer_cov_trace_pc() #15
  %1 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load ptr, ptr %smu, align 8
  %3 = ptrtoint ptr %2 to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %2, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %4, ptr noundef nonnull @.str.106, ptr noundef nonnull @.str.107) #16
  br label %cleanup

if.end11:                                         ; preds = %if.end6
  %arrayidx = getelementptr [7 x ptr], ptr @amdgpu_pp_profile_name, i32 0, i32 %i.097
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %arrayidx, align 4
  %7 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_cmp4(i32 %i.097, i32 %8)
  %cmp12 = icmp eq i32 %i.097, %8
  %cond = select i1 %cmp12, ptr @.str.6, ptr @.str.109
  %call14 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef nonnull %buf, i32 noundef %size.098, ptr noundef nonnull @.str.108, i32 noundef %i.097, ptr noundef %6, ptr noundef nonnull %cond) #13
  %add15 = add i32 %call14, %size.098
  %9 = ptrtoint ptr %Gfx_FPS to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %Gfx_FPS, align 2
  %conv16 = zext i8 %10 to i32
  %11 = ptrtoint ptr %Gfx_MinFreqStep to i32
  call void @__asan_load1_noabort(i32 %11)
  %12 = load i8, ptr %Gfx_MinFreqStep, align 1
  %conv17 = zext i8 %12 to i32
  %13 = ptrtoint ptr %Gfx_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %Gfx_MinActiveFreqType, align 1
  %conv18 = zext i8 %14 to i32
  %15 = ptrtoint ptr %Gfx_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %Gfx_MinActiveFreq, align 2
  %conv19 = zext i16 %16 to i32
  %17 = ptrtoint ptr %Gfx_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %Gfx_BoosterFreqType, align 4
  %conv20 = zext i8 %18 to i32
  %19 = ptrtoint ptr %Gfx_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %19)
  %20 = load i16, ptr %Gfx_BoosterFreq, align 4
  %conv21 = zext i16 %20 to i32
  %21 = ptrtoint ptr %Gfx_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %Gfx_PD_Data_limit_c, align 4
  %23 = ptrtoint ptr %Gfx_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load i32, ptr %Gfx_PD_Data_error_coeff, align 4
  %25 = ptrtoint ptr %Gfx_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %Gfx_PD_Data_error_rate_coeff, align 4
  %call22 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef nonnull %buf, i32 noundef %add15, ptr noundef nonnull @.str.110, ptr noundef nonnull @.str.109, i32 noundef 0, ptr noundef nonnull @.str.111, i32 noundef %conv16, i32 noundef %conv17, i32 noundef %conv18, i32 noundef %conv19, i32 noundef %conv20, i32 noundef %conv21, i32 noundef %22, i32 noundef %24, i32 noundef %26) #13
  %add23 = add i32 %call22, %add15
  %27 = ptrtoint ptr %Fclk_FPS to i32
  call void @__asan_load1_noabort(i32 %27)
  %28 = load i8, ptr %Fclk_FPS, align 2
  %conv24 = zext i8 %28 to i32
  %29 = ptrtoint ptr %Fclk_MinFreqStep to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %Fclk_MinFreqStep, align 1
  %conv25 = zext i8 %30 to i32
  %31 = ptrtoint ptr %Fclk_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %31)
  %32 = load i8, ptr %Fclk_MinActiveFreqType, align 1
  %conv26 = zext i8 %32 to i32
  %33 = ptrtoint ptr %Fclk_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %Fclk_MinActiveFreq, align 2
  %conv27 = zext i16 %34 to i32
  %35 = ptrtoint ptr %Fclk_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %Fclk_BoosterFreqType, align 4
  %conv28 = zext i8 %36 to i32
  %37 = ptrtoint ptr %Fclk_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %Fclk_BoosterFreq, align 4
  %conv29 = zext i16 %38 to i32
  %39 = ptrtoint ptr %Fclk_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %Fclk_PD_Data_limit_c, align 4
  %41 = ptrtoint ptr %Fclk_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load i32, ptr %Fclk_PD_Data_error_coeff, align 4
  %43 = ptrtoint ptr %Fclk_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load i32, ptr %Fclk_PD_Data_error_rate_coeff, align 4
  %call30 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef nonnull %buf, i32 noundef %add23, ptr noundef nonnull @.str.110, ptr noundef nonnull @.str.109, i32 noundef 1, ptr noundef nonnull @.str.112, i32 noundef %conv24, i32 noundef %conv25, i32 noundef %conv26, i32 noundef %conv27, i32 noundef %conv28, i32 noundef %conv29, i32 noundef %40, i32 noundef %42, i32 noundef %44) #13
  %add31 = add i32 %call30, %add23
  %45 = ptrtoint ptr %Mem_FPS to i32
  call void @__asan_load1_noabort(i32 %45)
  %46 = load i8, ptr %Mem_FPS, align 2
  %conv32 = zext i8 %46 to i32
  %47 = ptrtoint ptr %Mem_MinFreqStep to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %Mem_MinFreqStep, align 1
  %conv33 = zext i8 %48 to i32
  %49 = ptrtoint ptr %Mem_MinActiveFreqType to i32
  call void @__asan_load1_noabort(i32 %49)
  %50 = load i8, ptr %Mem_MinActiveFreqType, align 1
  %conv34 = zext i8 %50 to i32
  %51 = ptrtoint ptr %Mem_MinActiveFreq to i32
  call void @__asan_load2_noabort(i32 %51)
  %52 = load i16, ptr %Mem_MinActiveFreq, align 2
  %conv35 = zext i16 %52 to i32
  %53 = ptrtoint ptr %Mem_BoosterFreqType to i32
  call void @__asan_load1_noabort(i32 %53)
  %54 = load i8, ptr %Mem_BoosterFreqType, align 4
  %conv36 = zext i8 %54 to i32
  %55 = ptrtoint ptr %Mem_BoosterFreq to i32
  call void @__asan_load2_noabort(i32 %55)
  %56 = load i16, ptr %Mem_BoosterFreq, align 4
  %conv37 = zext i16 %56 to i32
  %57 = ptrtoint ptr %Mem_PD_Data_limit_c to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %Mem_PD_Data_limit_c, align 4
  %59 = ptrtoint ptr %Mem_PD_Data_error_coeff to i32
  call void @__asan_load4_noabort(i32 %59)
  %60 = load i32, ptr %Mem_PD_Data_error_coeff, align 4
  %61 = ptrtoint ptr %Mem_PD_Data_error_rate_coeff to i32
  call void @__asan_load4_noabort(i32 %61)
  %62 = load i32, ptr %Mem_PD_Data_error_rate_coeff, align 4
  %call38 = call i32 (ptr, i32, ptr, ...) @sysfs_emit_at(ptr noundef nonnull %buf, i32 noundef %add31, ptr noundef nonnull @.str.110, ptr noundef nonnull @.str.109, i32 noundef 2, ptr noundef nonnull @.str.113, i32 noundef %conv32, i32 noundef %conv33, i32 noundef %conv34, i32 noundef %conv35, i32 noundef %conv36, i32 noundef %conv37, i32 noundef %58, i32 noundef %60, i32 noundef %62) #13
  %add39 = add i32 %call38, %add31
  %inc = add nuw nsw i32 %i.097, 1
  %exitcond.not = icmp eq i32 %inc, 7
  br i1 %exitcond.not, label %if.end11.cleanup_crit_edge, label %if.end11.for.body_crit_edge

if.end11.for.body_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

if.end11.cleanup_crit_edge:                       ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cleanup:                                          ; preds = %if.end11.cleanup_crit_edge, %do.end, %for.body.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call8, %do.end ], [ -22, %entry.cleanup_crit_edge ], [ %add39, %if.end11.cleanup_crit_edge ], [ -22, %for.body.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 136, ptr nonnull %activity_monitor_external) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_set_power_profile_mode(ptr noundef %smu, ptr noundef readonly %input, i32 noundef %size) #0 align 64 {
entry:
  %activity_monitor_external = alloca %struct.DpmActivityMonitorCoeffIntExternal_t, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 136, ptr nonnull %activity_monitor_external) #13
  %0 = call ptr @memset(ptr %activity_monitor_external, i32 255, i32 136)
  %arrayidx = getelementptr i32, ptr %input, i32 %size
  %1 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %arrayidx, align 4
  %power_profile_mode = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 40
  %3 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %2, ptr %power_profile_mode, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %2)
  %cmp = icmp ugt i32 %2, 6
  br i1 %cmp, label %do.end, label %if.end

do.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %4 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %smu, align 8
  %6 = ptrtoint ptr %5 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %5, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %7, ptr noundef nonnull @.str.114, i32 noundef %2) #16
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_const_cmp4(i32 6, i32 %2)
  %cmp4 = icmp eq i32 %2, 6
  br i1 %cmp4, label %if.then5, label %if.end.if.end69_crit_edge

if.end.if.end69_crit_edge:                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end69

if.then5:                                         ; preds = %if.end
  %call = call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 10, i32 noundef 6, ptr noundef nonnull %activity_monitor_external, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end12, label %do.end9

do.end9:                                          ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %8 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %smu, align 8
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %9, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %11, ptr noundef nonnull @.str.106, ptr noundef nonnull @.str.115) #16
  br label %cleanup

if.end12:                                         ; preds = %if.then5
  %12 = ptrtoint ptr %input to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %input, align 4
  %14 = zext i32 %13 to i64
  call void @__sanitizer_cov_trace_switch(i64 %14, ptr @__sancov_gen_cov_switch_values.1660)
  switch i32 %13, label %if.end12.sw.epilog_crit_edge [
    i32 0, label %sw.bb
    i32 1, label %sw.bb28
    i32 2, label %sw.bb44
  ]

if.end12.sw.epilog_crit_edge:                     ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb:                                            ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx14 = getelementptr i32, ptr %input, i32 1
  %15 = ptrtoint ptr %arrayidx14 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load i32, ptr %arrayidx14, align 4
  %conv = trunc i32 %16 to i8
  %Gfx_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 2
  %17 = ptrtoint ptr %Gfx_FPS to i32
  call void @__asan_store1_noabort(i32 %17)
  store i8 %conv, ptr %Gfx_FPS, align 2
  %arrayidx15 = getelementptr i32, ptr %input, i32 2
  %18 = ptrtoint ptr %arrayidx15 to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %arrayidx15, align 4
  %conv16 = trunc i32 %19 to i8
  %Gfx_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 5
  %20 = ptrtoint ptr %Gfx_MinFreqStep to i32
  call void @__asan_store1_noabort(i32 %20)
  store i8 %conv16, ptr %Gfx_MinFreqStep, align 1
  %arrayidx17 = getelementptr i32, ptr %input, i32 3
  %21 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %arrayidx17, align 4
  %conv18 = trunc i32 %22 to i8
  %Gfx_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 3
  %23 = ptrtoint ptr %Gfx_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %conv18, ptr %Gfx_MinActiveFreqType, align 1
  %arrayidx19 = getelementptr i32, ptr %input, i32 4
  %24 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx19, align 4
  %conv20 = trunc i32 %25 to i16
  %Gfx_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 6
  %26 = ptrtoint ptr %Gfx_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %26)
  store i16 %conv20, ptr %Gfx_MinActiveFreq, align 2
  %arrayidx21 = getelementptr i32, ptr %input, i32 5
  %27 = ptrtoint ptr %arrayidx21 to i32
  call void @__asan_load4_noabort(i32 %27)
  %28 = load i32, ptr %arrayidx21, align 4
  %conv22 = trunc i32 %28 to i8
  %Gfx_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 4
  %29 = ptrtoint ptr %Gfx_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %29)
  store i8 %conv22, ptr %Gfx_BoosterFreqType, align 4
  %arrayidx23 = getelementptr i32, ptr %input, i32 6
  %30 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %arrayidx23, align 4
  %conv24 = trunc i32 %31 to i16
  %Gfx_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 7
  %32 = ptrtoint ptr %Gfx_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 %conv24, ptr %Gfx_BoosterFreq, align 4
  %arrayidx25 = getelementptr i32, ptr %input, i32 7
  %33 = ptrtoint ptr %arrayidx25 to i32
  call void @__asan_load4_noabort(i32 %33)
  %34 = load i32, ptr %arrayidx25, align 4
  %Gfx_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 11
  %35 = ptrtoint ptr %Gfx_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %35)
  store i32 %34, ptr %Gfx_PD_Data_limit_c, align 4
  %arrayidx26 = getelementptr i32, ptr %input, i32 8
  %36 = ptrtoint ptr %arrayidx26 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load i32, ptr %arrayidx26, align 4
  %Gfx_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 12
  %38 = ptrtoint ptr %Gfx_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %38)
  store i32 %37, ptr %Gfx_PD_Data_error_coeff, align 4
  %arrayidx27 = getelementptr i32, ptr %input, i32 9
  %39 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load4_noabort(i32 %39)
  %40 = load i32, ptr %arrayidx27, align 4
  %Gfx_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 13
  %41 = ptrtoint ptr %Gfx_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %41)
  store i32 %40, ptr %Gfx_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.bb28:                                          ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx29 = getelementptr i32, ptr %input, i32 1
  %42 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx29, align 4
  %conv30 = trunc i32 %43 to i8
  %Fclk_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 16
  %44 = ptrtoint ptr %Fclk_FPS to i32
  call void @__asan_store1_noabort(i32 %44)
  store i8 %conv30, ptr %Fclk_FPS, align 2
  %arrayidx31 = getelementptr i32, ptr %input, i32 2
  %45 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load4_noabort(i32 %45)
  %46 = load i32, ptr %arrayidx31, align 4
  %conv32 = trunc i32 %46 to i8
  %Fclk_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 19
  %47 = ptrtoint ptr %Fclk_MinFreqStep to i32
  call void @__asan_store1_noabort(i32 %47)
  store i8 %conv32, ptr %Fclk_MinFreqStep, align 1
  %arrayidx33 = getelementptr i32, ptr %input, i32 3
  %48 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %arrayidx33, align 4
  %conv34 = trunc i32 %49 to i8
  %Fclk_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 17
  %50 = ptrtoint ptr %Fclk_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %50)
  store i8 %conv34, ptr %Fclk_MinActiveFreqType, align 1
  %arrayidx35 = getelementptr i32, ptr %input, i32 4
  %51 = ptrtoint ptr %arrayidx35 to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load i32, ptr %arrayidx35, align 4
  %conv36 = trunc i32 %52 to i16
  %Fclk_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 20
  %53 = ptrtoint ptr %Fclk_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %53)
  store i16 %conv36, ptr %Fclk_MinActiveFreq, align 2
  %arrayidx37 = getelementptr i32, ptr %input, i32 5
  %54 = ptrtoint ptr %arrayidx37 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %arrayidx37, align 4
  %conv38 = trunc i32 %55 to i8
  %Fclk_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 18
  %56 = ptrtoint ptr %Fclk_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %56)
  store i8 %conv38, ptr %Fclk_BoosterFreqType, align 4
  %arrayidx39 = getelementptr i32, ptr %input, i32 6
  %57 = ptrtoint ptr %arrayidx39 to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load i32, ptr %arrayidx39, align 4
  %conv40 = trunc i32 %58 to i16
  %Fclk_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 21
  %59 = ptrtoint ptr %Fclk_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %59)
  store i16 %conv40, ptr %Fclk_BoosterFreq, align 4
  %arrayidx41 = getelementptr i32, ptr %input, i32 7
  %60 = ptrtoint ptr %arrayidx41 to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load i32, ptr %arrayidx41, align 4
  %Fclk_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 25
  %62 = ptrtoint ptr %Fclk_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %62)
  store i32 %61, ptr %Fclk_PD_Data_limit_c, align 4
  %arrayidx42 = getelementptr i32, ptr %input, i32 8
  %63 = ptrtoint ptr %arrayidx42 to i32
  call void @__asan_load4_noabort(i32 %63)
  %64 = load i32, ptr %arrayidx42, align 4
  %Fclk_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 26
  %65 = ptrtoint ptr %Fclk_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %65)
  store i32 %64, ptr %Fclk_PD_Data_error_coeff, align 4
  %arrayidx43 = getelementptr i32, ptr %input, i32 9
  %66 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load i32, ptr %arrayidx43, align 4
  %Fclk_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 27
  %68 = ptrtoint ptr %Fclk_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %68)
  store i32 %67, ptr %Fclk_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.bb44:                                          ; preds = %if.end12
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx45 = getelementptr i32, ptr %input, i32 1
  %69 = ptrtoint ptr %arrayidx45 to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load i32, ptr %arrayidx45, align 4
  %conv46 = trunc i32 %70 to i8
  %Mem_FPS = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 30
  %71 = ptrtoint ptr %Mem_FPS to i32
  call void @__asan_store1_noabort(i32 %71)
  store i8 %conv46, ptr %Mem_FPS, align 2
  %arrayidx47 = getelementptr i32, ptr %input, i32 2
  %72 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load i32, ptr %arrayidx47, align 4
  %conv48 = trunc i32 %73 to i8
  %Mem_MinFreqStep = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 33
  %74 = ptrtoint ptr %Mem_MinFreqStep to i32
  call void @__asan_store1_noabort(i32 %74)
  store i8 %conv48, ptr %Mem_MinFreqStep, align 1
  %arrayidx49 = getelementptr i32, ptr %input, i32 3
  %75 = ptrtoint ptr %arrayidx49 to i32
  call void @__asan_load4_noabort(i32 %75)
  %76 = load i32, ptr %arrayidx49, align 4
  %conv50 = trunc i32 %76 to i8
  %Mem_MinActiveFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 31
  %77 = ptrtoint ptr %Mem_MinActiveFreqType to i32
  call void @__asan_store1_noabort(i32 %77)
  store i8 %conv50, ptr %Mem_MinActiveFreqType, align 1
  %arrayidx51 = getelementptr i32, ptr %input, i32 4
  %78 = ptrtoint ptr %arrayidx51 to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load i32, ptr %arrayidx51, align 4
  %conv52 = trunc i32 %79 to i16
  %Mem_MinActiveFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 34
  %80 = ptrtoint ptr %Mem_MinActiveFreq to i32
  call void @__asan_store2_noabort(i32 %80)
  store i16 %conv52, ptr %Mem_MinActiveFreq, align 2
  %arrayidx53 = getelementptr i32, ptr %input, i32 5
  %81 = ptrtoint ptr %arrayidx53 to i32
  call void @__asan_load4_noabort(i32 %81)
  %82 = load i32, ptr %arrayidx53, align 4
  %conv54 = trunc i32 %82 to i8
  %Mem_BoosterFreqType = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 32
  %83 = ptrtoint ptr %Mem_BoosterFreqType to i32
  call void @__asan_store1_noabort(i32 %83)
  store i8 %conv54, ptr %Mem_BoosterFreqType, align 4
  %arrayidx55 = getelementptr i32, ptr %input, i32 6
  %84 = ptrtoint ptr %arrayidx55 to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load i32, ptr %arrayidx55, align 4
  %conv56 = trunc i32 %85 to i16
  %Mem_BoosterFreq = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 35
  %86 = ptrtoint ptr %Mem_BoosterFreq to i32
  call void @__asan_store2_noabort(i32 %86)
  store i16 %conv56, ptr %Mem_BoosterFreq, align 4
  %arrayidx57 = getelementptr i32, ptr %input, i32 7
  %87 = ptrtoint ptr %arrayidx57 to i32
  call void @__asan_load4_noabort(i32 %87)
  %88 = load i32, ptr %arrayidx57, align 4
  %Mem_PD_Data_limit_c = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 39
  %89 = ptrtoint ptr %Mem_PD_Data_limit_c to i32
  call void @__asan_store4_noabort(i32 %89)
  store i32 %88, ptr %Mem_PD_Data_limit_c, align 4
  %arrayidx58 = getelementptr i32, ptr %input, i32 8
  %90 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load i32, ptr %arrayidx58, align 4
  %Mem_PD_Data_error_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 40
  %92 = ptrtoint ptr %Mem_PD_Data_error_coeff to i32
  call void @__asan_store4_noabort(i32 %92)
  store i32 %91, ptr %Mem_PD_Data_error_coeff, align 4
  %arrayidx59 = getelementptr i32, ptr %input, i32 9
  %93 = ptrtoint ptr %arrayidx59 to i32
  call void @__asan_load4_noabort(i32 %93)
  %94 = load i32, ptr %arrayidx59, align 4
  %Mem_PD_Data_error_rate_coeff = getelementptr inbounds %struct.DpmActivityMonitorCoeffInt_t, ptr %activity_monitor_external, i32 0, i32 41
  %95 = ptrtoint ptr %Mem_PD_Data_error_rate_coeff to i32
  call void @__asan_store4_noabort(i32 %95)
  store i32 %94, ptr %Mem_PD_Data_error_rate_coeff, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb44, %sw.bb28, %sw.bb, %if.end12.sw.epilog_crit_edge
  %call60 = call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 10, i32 noundef 6, ptr noundef nonnull %activity_monitor_external, i1 noundef zeroext true) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call60)
  %tobool61.not = icmp eq i32 %call60, 0
  br i1 %tobool61.not, label %sw.epilog.if.end69_crit_edge, label %do.end65

sw.epilog.if.end69_crit_edge:                     ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end69

do.end65:                                         ; preds = %sw.epilog
  call void @__sanitizer_cov_trace_pc() #15
  %96 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %smu, align 8
  %98 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %97, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %99, ptr noundef nonnull @.str.119, ptr noundef nonnull @.str.115) #16
  br label %cleanup

if.end69:                                         ; preds = %sw.epilog.if.end69_crit_edge, %if.end.if.end69_crit_edge
  %100 = ptrtoint ptr %power_profile_mode to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load i32, ptr %power_profile_mode, align 4
  %call71 = call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 5, i32 noundef %101) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call71)
  %cmp72 = icmp slt i32 %call71, 0
  br i1 %cmp72, label %if.end69.cleanup_crit_edge, label %if.end75

if.end69.cleanup_crit_edge:                       ; preds = %if.end69
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end75:                                         ; preds = %if.end69
  call void @__sanitizer_cov_trace_pc() #15
  %shl = shl nuw i32 1, %call71
  %call76 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 14, i32 noundef %shl, ptr noundef null) #13
  br label %cleanup

cleanup:                                          ; preds = %if.end75, %if.end69.cleanup_crit_edge, %do.end65, %do.end9, %do.end
  %retval.0 = phi i32 [ -22, %do.end ], [ %call, %do.end9 ], [ %call60, %do.end65 ], [ 0, %if.end75 ], [ -22, %if.end69.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 136, ptr nonnull %activity_monitor_external) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_dpm_set_vcn_enable(ptr noundef %smu, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %cond = select i1 %enable, i32 85, i32 86
  %num_vcn_inst = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 6
  %2 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %num_vcn_inst, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp24.not = icmp eq i8 %3, 0
  br i1 %cmp24.not, label %entry.cleanup_crit_edge, label %for.body.lr.ph

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.lr.ph:                                   ; preds = %entry
  %harvest_config = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 110, i32 13
  br label %for.body

for.body:                                         ; preds = %for.inc.for.body_crit_edge, %for.body.lr.ph
  %i.025 = phi i32 [ 0, %for.body.lr.ph ], [ %inc, %for.inc.for.body_crit_edge ]
  %4 = ptrtoint ptr %harvest_config to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %harvest_config, align 4
  %shl = shl nuw i32 1, %i.025
  %and = and i32 %5, %shl
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %if.end, label %for.body.for.inc_crit_edge

for.body.for.inc_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

if.end:                                           ; preds = %for.body
  %call = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 44) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool4.not = icmp eq i32 %call, 0
  br i1 %tobool4.not, label %if.end.for.inc_crit_edge, label %if.then5

if.end.for.inc_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

if.then5:                                         ; preds = %if.end
  %mul = shl i32 %i.025, 16
  %call8 = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef %cond, i32 noundef %mul, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call8)
  %tobool9.not = icmp eq i32 %call8, 0
  br i1 %tobool9.not, label %if.then5.for.inc_crit_edge, label %if.then5.cleanup_crit_edge

if.then5.cleanup_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then5.for.inc_crit_edge:                       ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc

for.inc:                                          ; preds = %if.then5.for.inc_crit_edge, %if.end.for.inc_crit_edge, %for.body.for.inc_crit_edge
  %inc = add nuw nsw i32 %i.025, 1
  %6 = ptrtoint ptr %num_vcn_inst to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %num_vcn_inst, align 1
  %conv = zext i8 %7 to i32
  %cmp = icmp ult i32 %inc, %conv
  br i1 %cmp, label %for.inc.for.body_crit_edge, label %for.inc.cleanup_crit_edge

for.inc.cleanup_crit_edge:                        ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.inc.for.body_crit_edge:                       ; preds = %for.inc
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

cleanup:                                          ; preds = %for.inc.cleanup_crit_edge, %if.then5.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %for.inc.cleanup_crit_edge ], [ %call8, %if.then5.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_dpm_set_jpeg_enable(ptr noundef %smu, i1 noundef zeroext %enable) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 44) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %enable, label %if.then, label %if.else

if.then:                                          ; preds = %entry
  br i1 %tobool1.not, label %if.then.if.end15_crit_edge, label %if.then2

if.then.if.end15_crit_edge:                       ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.then2:                                         ; preds = %if.then
  %call3 = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 87, i32 noundef 0, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call3)
  %tobool4.not = icmp eq i32 %call3, 0
  br i1 %tobool4.not, label %if.then2.if.end15_crit_edge, label %if.then2.cleanup_crit_edge

if.then2.cleanup_crit_edge:                       ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then2.if.end15_crit_edge:                      ; preds = %if.then2
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.else:                                          ; preds = %entry
  br i1 %tobool1.not, label %if.else.if.end15_crit_edge, label %if.then9

if.else.if.end15_crit_edge:                       ; preds = %if.else
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.then9:                                         ; preds = %if.else
  %call10 = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 88, i32 noundef 0, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call10)
  %tobool11.not = icmp eq i32 %call10, 0
  br i1 %tobool11.not, label %if.then9.if.end15_crit_edge, label %if.then9.cleanup_crit_edge

if.then9.cleanup_crit_edge:                       ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then9.if.end15_crit_edge:                      ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end15

if.end15:                                         ; preds = %if.then9.if.end15_crit_edge, %if.else.if.end15_crit_edge, %if.then2.if.end15_crit_edge, %if.then.if.end15_crit_edge
  br label %cleanup

cleanup:                                          ; preds = %if.end15, %if.then9.cleanup_crit_edge, %if.then2.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end15 ], [ %call3, %if.then2.cleanup_crit_edge ], [ %call10, %if.then9.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_read_sensor(ptr noundef %smu, i32 noundef %sensor, ptr noundef %data, ptr noundef writeonly %size) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %data, null
  %tobool1.not = icmp eq ptr %size, null
  %or.cond = or i1 %tobool.not, %tobool1.not
  br i1 %or.cond, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %sensor_lock = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 10
  tail call void @mutex_lock_nested(ptr noundef %sensor_lock, i32 noundef 0) #13
  %0 = zext i32 %sensor to i64
  call void @__sanitizer_cov_trace_switch(i64 %0, ptr @__sancov_gen_cov_switch_values.1661)
  switch i32 %sensor, label %if.end.sw.epilog_crit_edge [
    i32 22, label %do.end
    i32 8, label %sw.bb8
    i32 7, label %sw.bb9
    i32 15, label %sw.bb11
    i32 11, label %sw.bb13
    i32 10, label %sw.bb15
    i32 12, label %sw.bb17
    i32 9, label %sw.bb19
    i32 0, label %sw.bb21
    i32 3, label %sw.bb24
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %1 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %1)
  %.pn = load ptr, ptr %.pn.in, align 4
  %temp.0 = getelementptr i8, ptr %.pn, i32 1018
  %2 = ptrtoint ptr %temp.0 to i32
  call void @__asan_load2_noabort(i32 %2)
  %3 = load i16, ptr %temp.0, align 2
  %4 = ptrtoint ptr %data to i32
  call void @__asan_store2_noabort(i32 %4)
  store i16 %3, ptr %data, align 2
  br label %sw.epilog.sink.split

sw.bb8:                                           ; preds = %if.end
  %metrics_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %5 = ptrtoint ptr %metrics_table.i to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %metrics_table.i, align 8
  %metrics_lock.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i, i32 noundef 0) #13
  %call.i = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool5.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool5.not.i, label %if.end.i, label %sw.bb8.sienna_cichlid_get_smu_metrics_data.exit_crit_edge

sw.bb8.sienna_cichlid_get_smu_metrics_data.exit_crit_edge: ; preds = %sw.bb8
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit

if.end.i:                                         ; preds = %sw.bb8
  call void @__sanitizer_cov_trace_pc() #15
  %AverageUclkActivity.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %6, i32 0, i32 8
  %7 = ptrtoint ptr %AverageUclkActivity.i to i32
  call void @__asan_load2_noabort(i32 %7)
  %cond164.in.i = load i16, ptr %AverageUclkActivity.i, align 2
  %cond164.i = zext i16 %cond164.in.i to i32
  %8 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %cond164.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit

sienna_cichlid_get_smu_metrics_data.exit:         ; preds = %if.end.i, %sw.bb8.sienna_cichlid_get_smu_metrics_data.exit_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i) #13
  br label %sw.epilog.sink.split

sw.bb9:                                           ; preds = %if.end
  %metrics_table.i63 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %9 = ptrtoint ptr %metrics_table.i63 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load ptr, ptr %metrics_table.i63, align 8
  %metrics_lock.i69 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i69, i32 noundef 0) #13
  %call.i70 = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i70)
  %tobool5.not.i71 = icmp eq i32 %call.i70, 0
  br i1 %tobool5.not.i71, label %if.end.i73, label %sw.bb9.sienna_cichlid_get_smu_metrics_data.exit74_crit_edge

sw.bb9.sienna_cichlid_get_smu_metrics_data.exit74_crit_edge: ; preds = %sw.bb9
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit74

if.end.i73:                                       ; preds = %sw.bb9
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxActivity148.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %10, i32 0, i32 7
  %11 = ptrtoint ptr %AverageGfxActivity148.i to i32
  call void @__asan_load2_noabort(i32 %11)
  %cond154.in.i = load i16, ptr %AverageGfxActivity148.i, align 4
  %cond154.i = zext i16 %cond154.in.i to i32
  %12 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %cond154.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit74

sienna_cichlid_get_smu_metrics_data.exit74:       ; preds = %if.end.i73, %sw.bb9.sienna_cichlid_get_smu_metrics_data.exit74_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i69) #13
  br label %sw.epilog.sink.split

sw.bb11:                                          ; preds = %if.end
  %metrics_table.i75 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %13 = ptrtoint ptr %metrics_table.i75 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %metrics_table.i75, align 8
  %metrics_lock.i81 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i81, i32 noundef 0) #13
  %call.i82 = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i82)
  %tobool5.not.i83 = icmp eq i32 %call.i82, 0
  br i1 %tobool5.not.i83, label %if.end.i85, label %sw.bb11.sienna_cichlid_get_smu_metrics_data.exit86_crit_edge

sw.bb11.sienna_cichlid_get_smu_metrics_data.exit86_crit_edge: ; preds = %sw.bb11
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit86

if.end.i85:                                       ; preds = %sw.bb11
  call void @__sanitizer_cov_trace_pc() #15
  %AverageSocketPower.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %14, i32 0, i32 13
  %15 = ptrtoint ptr %AverageSocketPower.i to i32
  call void @__asan_load2_noabort(i32 %15)
  %cond175.in.in.i = load i16, ptr %AverageSocketPower.i, align 4
  %cond175.in.i = zext i16 %cond175.in.in.i to i32
  %cond175.i = shl nuw nsw i32 %cond175.in.i, 8
  %16 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %16)
  store i32 %cond175.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit86

sienna_cichlid_get_smu_metrics_data.exit86:       ; preds = %if.end.i85, %sw.bb11.sienna_cichlid_get_smu_metrics_data.exit86_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i81) #13
  br label %sw.epilog.sink.split

sw.bb13:                                          ; preds = %if.end
  %metrics_table.i87 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %17 = ptrtoint ptr %metrics_table.i87 to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %metrics_table.i87, align 8
  %metrics_lock.i93 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i93, i32 noundef 0) #13
  %call.i94 = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i94)
  %tobool5.not.i95 = icmp eq i32 %call.i94, 0
  br i1 %tobool5.not.i95, label %if.end.i97, label %sw.bb13.sienna_cichlid_get_smu_metrics_data.exit98_crit_edge

sw.bb13.sienna_cichlid_get_smu_metrics_data.exit98_crit_edge: ; preds = %sw.bb13
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit98

if.end.i97:                                       ; preds = %sw.bb13
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureHotspot.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %18, i32 0, i32 15
  %19 = ptrtoint ptr %TemperatureHotspot.i to i32
  call void @__asan_load2_noabort(i32 %19)
  %cond195.in.i = load i16, ptr %TemperatureHotspot.i, align 4
  %cond195.i = zext i16 %cond195.in.i to i32
  %mul196.i = mul nuw nsw i32 %cond195.i, 1000
  %20 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %20)
  store i32 %mul196.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit98

sienna_cichlid_get_smu_metrics_data.exit98:       ; preds = %if.end.i97, %sw.bb13.sienna_cichlid_get_smu_metrics_data.exit98_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i93) #13
  br label %sw.epilog.sink.split

sw.bb15:                                          ; preds = %if.end
  %metrics_table.i99 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %21 = ptrtoint ptr %metrics_table.i99 to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %metrics_table.i99, align 8
  %metrics_lock.i105 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i105, i32 noundef 0) #13
  %call.i106 = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i106)
  %tobool5.not.i107 = icmp eq i32 %call.i106, 0
  br i1 %tobool5.not.i107, label %if.end.i109, label %sw.bb15.sienna_cichlid_get_smu_metrics_data.exit110_crit_edge

sw.bb15.sienna_cichlid_get_smu_metrics_data.exit110_crit_edge: ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit110

if.end.i109:                                      ; preds = %sw.bb15
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureEdge.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %22, i32 0, i32 14
  %23 = ptrtoint ptr %TemperatureEdge.i to i32
  call void @__asan_load2_noabort(i32 %23)
  %cond185.in.i = load i16, ptr %TemperatureEdge.i, align 2
  %cond185.i = zext i16 %cond185.in.i to i32
  %mul.i = mul nuw nsw i32 %cond185.i, 1000
  %24 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 %mul.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit110

sienna_cichlid_get_smu_metrics_data.exit110:      ; preds = %if.end.i109, %sw.bb15.sienna_cichlid_get_smu_metrics_data.exit110_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i105) #13
  br label %sw.epilog.sink.split

sw.bb17:                                          ; preds = %if.end
  %metrics_table.i111 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %25 = ptrtoint ptr %metrics_table.i111 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %metrics_table.i111, align 8
  %metrics_lock.i117 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i117, i32 noundef 0) #13
  %call.i118 = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i118)
  %tobool5.not.i119 = icmp eq i32 %call.i118, 0
  br i1 %tobool5.not.i119, label %if.end.i121, label %sw.bb17.sienna_cichlid_get_smu_metrics_data.exit122_crit_edge

sw.bb17.sienna_cichlid_get_smu_metrics_data.exit122_crit_edge: ; preds = %sw.bb17
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit122

if.end.i121:                                      ; preds = %sw.bb17
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureMem.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %26, i32 0, i32 16
  %27 = ptrtoint ptr %TemperatureMem.i to i32
  call void @__asan_load2_noabort(i32 %27)
  %cond206.in.i = load i16, ptr %TemperatureMem.i, align 2
  %cond206.i = zext i16 %cond206.in.i to i32
  %mul207.i = mul nuw nsw i32 %cond206.i, 1000
  %28 = ptrtoint ptr %data to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %mul207.i, ptr %data, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit122

sienna_cichlid_get_smu_metrics_data.exit122:      ; preds = %if.end.i121, %sw.bb17.sienna_cichlid_get_smu_metrics_data.exit122_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i117) #13
  br label %sw.epilog.sink.split

sw.bb19:                                          ; preds = %if.end
  %call.i123 = tail call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 1, i32 noundef 7) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i123)
  %cmp.i124 = icmp slt i32 %call.i123, 0
  br i1 %cmp.i124, label %sw.bb19.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge, label %if.end.i125

sw.bb19.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge: ; preds = %sw.bb19
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit

if.end.i125:                                      ; preds = %sw.bb19
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %call.i123)
  %29 = icmp ult i32 %call.i123, 9
  br i1 %29, label %switch.lookup, label %if.end.i125.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge

if.end.i125.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge: ; preds = %if.end.i125
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit

switch.lookup:                                    ; preds = %if.end.i125
  call void @__sanitizer_cov_trace_pc() #15
  %switch.gep = getelementptr inbounds [9 x i32], ptr @switch.table.sienna_cichlid_read_sensor, i32 0, i32 %call.i123
  %30 = ptrtoint ptr %switch.gep to i32
  call void @__asan_load4_noabort(i32 %30)
  %switch.load = load i32, ptr %switch.gep, align 4
  %call9.i = tail call fastcc i32 @sienna_cichlid_get_smu_metrics_data(ptr noundef %smu, i32 noundef %switch.load, ptr noundef nonnull %data) #13
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit

sienna_cichlid_get_current_clk_freq_by_table.exit: ; preds = %switch.lookup, %if.end.i125.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge, %sw.bb19.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge
  %retval.0.i = phi i32 [ %call9.i, %switch.lookup ], [ %call.i123, %sw.bb19.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge ], [ -22, %if.end.i125.sienna_cichlid_get_current_clk_freq_by_table.exit_crit_edge ]
  %31 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %31)
  %32 = load i32, ptr %data, align 4
  %mul = mul i32 %32, 100
  store i32 %mul, ptr %data, align 4
  br label %sw.epilog.sink.split

sw.bb21:                                          ; preds = %if.end
  %call.i126 = tail call i32 @smu_cmn_to_asic_specific_index(ptr noundef %smu, i32 noundef 1, i32 noundef 0) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i126)
  %cmp.i127 = icmp slt i32 %call.i126, 0
  br i1 %cmp.i127, label %sw.bb21.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge, label %if.end.i128

sw.bb21.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge: ; preds = %sw.bb21
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit141

if.end.i128:                                      ; preds = %sw.bb21
  call void @__sanitizer_cov_trace_const_cmp4(i32 9, i32 %call.i126)
  %33 = icmp ult i32 %call.i126, 9
  br i1 %33, label %switch.lookup142, label %if.end.i128.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge

if.end.i128.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge: ; preds = %if.end.i128
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit141

switch.lookup142:                                 ; preds = %if.end.i128
  call void @__sanitizer_cov_trace_pc() #15
  %switch.gep143 = getelementptr inbounds [9 x i32], ptr @switch.table.sienna_cichlid_read_sensor.1651, i32 0, i32 %call.i126
  %34 = ptrtoint ptr %switch.gep143 to i32
  call void @__asan_load4_noabort(i32 %34)
  %switch.load144 = load i32, ptr %switch.gep143, align 4
  %call9.i138 = tail call fastcc i32 @sienna_cichlid_get_smu_metrics_data(ptr noundef %smu, i32 noundef %switch.load144, ptr noundef nonnull %data) #13
  br label %sienna_cichlid_get_current_clk_freq_by_table.exit141

sienna_cichlid_get_current_clk_freq_by_table.exit141: ; preds = %switch.lookup142, %if.end.i128.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge, %sw.bb21.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge
  %retval.0.i140 = phi i32 [ %call9.i138, %switch.lookup142 ], [ %call.i126, %sw.bb21.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge ], [ -22, %if.end.i128.sienna_cichlid_get_current_clk_freq_by_table.exit141_crit_edge ]
  %35 = ptrtoint ptr %data to i32
  call void @__asan_load4_noabort(i32 %35)
  %36 = load i32, ptr %data, align 4
  %mul23 = mul i32 %36, 100
  store i32 %mul23, ptr %data, align 4
  br label %sw.epilog.sink.split

sw.bb24:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %call25 = tail call i32 @smu_v11_0_get_gfx_vdd(ptr noundef %smu, ptr noundef nonnull %data) #13
  br label %sw.epilog.sink.split

sw.epilog.sink.split:                             ; preds = %sw.bb24, %sienna_cichlid_get_current_clk_freq_by_table.exit141, %sienna_cichlid_get_current_clk_freq_by_table.exit, %sienna_cichlid_get_smu_metrics_data.exit122, %sienna_cichlid_get_smu_metrics_data.exit110, %sienna_cichlid_get_smu_metrics_data.exit98, %sienna_cichlid_get_smu_metrics_data.exit86, %sienna_cichlid_get_smu_metrics_data.exit74, %sienna_cichlid_get_smu_metrics_data.exit, %do.end
  %ret.0.ph = phi i32 [ 0, %do.end ], [ %call.i, %sienna_cichlid_get_smu_metrics_data.exit ], [ %call.i70, %sienna_cichlid_get_smu_metrics_data.exit74 ], [ %call.i82, %sienna_cichlid_get_smu_metrics_data.exit86 ], [ %call.i94, %sienna_cichlid_get_smu_metrics_data.exit98 ], [ %call.i106, %sienna_cichlid_get_smu_metrics_data.exit110 ], [ %call.i118, %sienna_cichlid_get_smu_metrics_data.exit122 ], [ %retval.0.i, %sienna_cichlid_get_current_clk_freq_by_table.exit ], [ %retval.0.i140, %sienna_cichlid_get_current_clk_freq_by_table.exit141 ], [ %call25, %sw.bb24 ]
  %37 = ptrtoint ptr %size to i32
  call void @__asan_store4_noabort(i32 %37)
  store i32 4, ptr %size, align 4
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.epilog.sink.split, %if.end.sw.epilog_crit_edge
  %ret.0 = phi i32 [ -95, %if.end.sw.epilog_crit_edge ], [ %ret.0.ph, %sw.epilog.sink.split ]
  tail call void @mutex_unlock(ptr noundef %sensor_lock) #13
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %ret.0, %sw.epilog ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_pre_display_config_changed(ptr nocapture noundef readnone %smu) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_display_config_changed(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %watermarks_bitmap = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 34
  %0 = ptrtoint ptr %watermarks_bitmap to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load i32, ptr %watermarks_bitmap, align 4
  %and = and i32 %1, 1
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %land.lhs.true

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true:                                    ; preds = %entry
  %call = tail call i32 @smu_cmn_feature_is_supported(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool1.not = icmp eq i32 %call, 0
  br i1 %tobool1.not, label %land.lhs.true.cleanup_crit_edge, label %land.lhs.true2

land.lhs.true.cleanup_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true2:                                   ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %call3 = tail call i32 @smu_cmn_feature_is_supported(ptr noundef %smu, i32 noundef 3) #13
  br label %cleanup

cleanup:                                          ; preds = %land.lhs.true2, %land.lhs.true.cleanup_crit_edge, %entry.cleanup_crit_edge
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_notify_smc_display_config(ptr noundef %smu) #0 align 64 {
entry:
  %clock_req = alloca %struct.pp_display_clock_request, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %clock_req) #13
  %0 = ptrtoint ptr %clock_req to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %clock_req, align 4, !annotation !2399
  %1 = getelementptr inbounds %struct.pp_display_clock_request, ptr %clock_req, i32 0, i32 1
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %1, align 4, !annotation !2399
  %display_config = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 18
  %3 = ptrtoint ptr %display_config to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %display_config, align 4
  %min_dcef_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %4, i32 0, i32 20
  %5 = ptrtoint ptr %min_dcef_set_clk to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %min_dcef_set_clk, align 4
  %min_dcef_deep_sleep_set_clk = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %4, i32 0, i32 21
  %7 = ptrtoint ptr %min_dcef_deep_sleep_set_clk to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %min_dcef_deep_sleep_set_clk, align 4
  %min_mem_set_clock = getelementptr inbounds %struct.amd_pp_display_configuration, ptr %4, i32 0, i32 7
  %9 = ptrtoint ptr %min_mem_set_clock to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %min_mem_set_clock, align 4
  %call = tail call i32 @smu_cmn_feature_is_supported(ptr noundef %smu, i32 noundef 10) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.if.end21_crit_edge, label %if.then

entry.if.end21_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end21

if.then:                                          ; preds = %entry
  %11 = ptrtoint ptr %clock_req to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 4, ptr %clock_req, align 4
  %mul = mul i32 %6, 10
  %12 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %mul, ptr %1, align 4
  %call4 = call i32 @smu_v11_0_display_clock_voltage_request(ptr noundef %smu, ptr noundef nonnull %clock_req) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4)
  %tobool5.not = icmp eq i32 %call4, 0
  br i1 %tobool5.not, label %if.then6, label %do.end17

if.then6:                                         ; preds = %if.then
  %call7 = call i32 @smu_cmn_feature_is_supported(ptr noundef %smu, i32 noundef 21) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool8.not = icmp eq i32 %call7, 0
  br i1 %tobool8.not, label %if.then6.if.end21_crit_edge, label %if.then9

if.then6.if.end21_crit_edge:                      ; preds = %if.then6
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end21

if.then9:                                         ; preds = %if.then6
  %div = udiv i32 %8, 100
  %call11 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 48, i32 noundef %div, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call11)
  %tobool12.not = icmp eq i32 %call11, 0
  br i1 %tobool12.not, label %if.then9.if.end21_crit_edge, label %do.end

if.then9.if.end21_crit_edge:                      ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end21

do.end:                                           ; preds = %if.then9
  call void @__sanitizer_cov_trace_pc() #15
  %13 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %smu, align 8
  %15 = ptrtoint ptr %14 to i32
  call void @__asan_load4_noabort(i32 %15)
  %16 = load ptr, ptr %14, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %16, ptr noundef nonnull @.str.121) #16
  br label %cleanup

do.end17:                                         ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  %17 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %17)
  %18 = load ptr, ptr %smu, align 8
  %19 = ptrtoint ptr %18 to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %18, align 8
  call void (ptr, ptr, ...) @_dev_info(ptr noundef %20, ptr noundef nonnull @.str.124) #16
  br label %if.end21

if.end21:                                         ; preds = %do.end17, %if.then9.if.end21_crit_edge, %if.then6.if.end21_crit_edge, %entry.if.end21_crit_edge
  %call22 = call i32 @smu_cmn_feature_is_enabled(ptr noundef %smu, i32 noundef 2) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call22)
  %tobool23.not = icmp eq i32 %call22, 0
  br i1 %tobool23.not, label %if.end21.cleanup_crit_edge, label %if.then24

if.end21.cleanup_crit_edge:                       ; preds = %if.end21
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then24:                                        ; preds = %if.end21
  %div26 = udiv i32 %10, 100
  %call27 = call i32 @smu_v11_0_set_hard_freq_limited_range(ptr noundef %smu, i32 noundef 7, i32 noundef %div26, i32 noundef 0) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call27)
  %tobool28.not = icmp eq i32 %call27, 0
  br i1 %tobool28.not, label %if.then24.cleanup_crit_edge, label %do.end32

if.then24.cleanup_crit_edge:                      ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end32:                                         ; preds = %if.then24
  call void @__sanitizer_cov_trace_pc() #15
  %21 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %smu, align 8
  %23 = ptrtoint ptr %22 to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %22, align 8
  call void (ptr, ptr, ...) @_dev_err(ptr noundef %24, ptr noundef nonnull @.str.127, ptr noundef nonnull @.str.122) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end32, %if.then24.cleanup_crit_edge, %if.end21.cleanup_crit_edge, %do.end
  %retval.0 = phi i32 [ %call27, %do.end32 ], [ %call11, %do.end ], [ 0, %if.then24.cleanup_crit_edge ], [ 0, %if.end21.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %clock_req) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @sienna_cichlid_is_dpm_running(ptr noundef %smu) #0 align 64 {
entry:
  %feature_mask = alloca [2 x i32], align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 8, ptr nonnull %feature_mask) #13
  %0 = ptrtoint ptr %feature_mask to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %feature_mask, align 4, !annotation !2399
  %1 = getelementptr inbounds [2 x i32], ptr %feature_mask, i32 0, i32 1
  %2 = ptrtoint ptr %1 to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %1, align 4, !annotation !2399
  %call = call i32 @smu_cmn_get_enabled_mask(ptr noundef %smu, ptr noundef nonnull %feature_mask, i32 noundef 2) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %3 = ptrtoint ptr %feature_mask to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %feature_mask, align 4
  %5 = and i32 %4, 507
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %5)
  %tobool3 = icmp ne i32 %5, 0
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i1 [ %tobool3, %if.end ], [ false, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 8, ptr nonnull %feature_mask) #13
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_fan_speed_pwm(ptr noundef, ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_fan_speed_rpm(ptr noundef %smu, ptr noundef writeonly %speed) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %speed, null
  br i1 %tobool.not, label %entry.return_crit_edge, label %if.end

entry.return_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %return

if.end:                                           ; preds = %entry
  %metrics_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %0 = ptrtoint ptr %metrics_table.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %metrics_table.i, align 8
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 172, i32 15
  %4 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %5)
  %cmp.i = icmp eq i32 %5, 720903
  br i1 %cmp.i, label %land.rhs.i, label %if.end.land.end.i_crit_edge

if.end.land.end.i_crit_edge:                      ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.end.i

land.rhs.i:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %smc_fw_version.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %6 = ptrtoint ptr %smc_fw_version.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %smc_fw_version.i, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3818239, i32 %7)
  %cmp4.i = icmp ugt i32 %7, 3818239
  br label %land.end.i

land.end.i:                                       ; preds = %land.rhs.i, %if.end.land.end.i_crit_edge
  %8 = phi i1 [ false, %if.end.land.end.i_crit_edge ], [ %cmp4.i, %land.rhs.i ]
  %metrics_lock.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock.i, i32 noundef 0) #13
  %call.i = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool5.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool5.not.i, label %if.end.i, label %land.end.i.sienna_cichlid_get_smu_metrics_data.exit_crit_edge

land.end.i.sienna_cichlid_get_smu_metrics_data.exit_crit_edge: ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_get_smu_metrics_data.exit

if.end.i:                                         ; preds = %land.end.i
  call void @__sanitizer_cov_trace_pc() #15
  %CurrFanSpeed.i = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 29
  %CurrFanSpeed238.i = getelementptr inbounds %struct.SmuMetrics_t, ptr %1, i32 0, i32 28
  %cond241.in.in.i = select i1 %8, ptr %CurrFanSpeed.i, ptr %CurrFanSpeed238.i
  %9 = ptrtoint ptr %cond241.in.in.i to i32
  call void @__asan_load2_noabort(i32 %9)
  %cond241.in.i = load i16, ptr %cond241.in.in.i, align 2
  %cond241.i = zext i16 %cond241.in.i to i32
  %10 = ptrtoint ptr %speed to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %cond241.i, ptr %speed, align 4
  br label %sienna_cichlid_get_smu_metrics_data.exit

sienna_cichlid_get_smu_metrics_data.exit:         ; preds = %if.end.i, %land.end.i.sienna_cichlid_get_smu_metrics_data.exit_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock.i) #13
  br label %return

return:                                           ; preds = %sienna_cichlid_get_smu_metrics_data.exit, %entry.return_crit_edge
  %retval.0 = phi i32 [ %call.i, %sienna_cichlid_get_smu_metrics_data.exit ], [ -22, %entry.return_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_set_watermarks_table(ptr noundef %smu, ptr noundef readonly %clock_ranges) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %watermarks_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 6
  %0 = ptrtoint ptr %watermarks_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %watermarks_table, align 8
  %tobool.not = icmp eq ptr %clock_ranges, null
  br i1 %tobool.not, label %entry.if.end68_crit_edge, label %if.then

entry.if.end68_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end68

if.then:                                          ; preds = %entry
  %2 = ptrtoint ptr %clock_ranges to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %clock_ranges, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %3)
  %cmp = icmp ugt i32 %3, 4
  br i1 %cmp, label %if.then.cleanup_crit_edge, label %lor.lhs.false

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

lor.lhs.false:                                    ; preds = %if.then
  %num_writer_wm_sets = getelementptr inbounds %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 2
  %4 = ptrtoint ptr %num_writer_wm_sets to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %num_writer_wm_sets, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 4, i32 %5)
  %cmp1 = icmp ugt i32 %5, 4
  br i1 %cmp1, label %lor.lhs.false.cleanup_crit_edge, label %for.cond.preheader

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.cond.preheader:                               ; preds = %lor.lhs.false
  %6 = ptrtoint ptr %clock_ranges to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %clock_ranges, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %7)
  %cmp4136.not = icmp eq i32 %7, 0
  br i1 %cmp4136.not, label %for.cond.preheader.for.cond27.preheader_crit_edge, label %for.cond.preheader.for.body_crit_edge

for.cond.preheader.for.body_crit_edge:            ; preds = %for.cond.preheader
  br label %for.body

for.cond.preheader.for.cond27.preheader_crit_edge: ; preds = %for.cond.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond27.preheader

for.cond27.preheaderthread-pre-split:             ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  %8 = ptrtoint ptr %num_writer_wm_sets to i32
  call void @__asan_load4_noabort(i32 %8)
  %.pr = load i32, ptr %num_writer_wm_sets, align 4
  br label %for.cond27.preheader

for.cond27.preheader:                             ; preds = %for.cond27.preheaderthread-pre-split, %for.cond.preheader.for.cond27.preheader_crit_edge
  %9 = phi i32 [ %.pr, %for.cond27.preheaderthread-pre-split ], [ %5, %for.cond.preheader.for.cond27.preheader_crit_edge ]
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %9)
  %cmp29138.not = icmp eq i32 %9, 0
  br i1 %cmp29138.not, label %for.cond27.preheader.for.end67_crit_edge, label %for.cond27.preheader.for.body30_crit_edge

for.cond27.preheader.for.body30_crit_edge:        ; preds = %for.cond27.preheader
  br label %for.body30

for.cond27.preheader.for.end67_crit_edge:         ; preds = %for.cond27.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end67

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.cond.preheader.for.body_crit_edge
  %i.0137 = phi i32 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.cond.preheader.for.body_crit_edge ]
  %arrayidx = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 1, i32 %i.0137
  %min_drain_clk_mhz = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 1, i32 %i.0137, i32 2
  %10 = ptrtoint ptr %min_drain_clk_mhz to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %min_drain_clk_mhz, align 2
  %arrayidx6 = getelementptr [2 x [4 x %struct.WatermarkRowGeneric_t]], ptr %1, i32 0, i32 1, i32 %i.0137
  %12 = ptrtoint ptr %arrayidx6 to i32
  call void @__asan_store2_noabort(i32 %12)
  store i16 %11, ptr %arrayidx6, align 2
  %max_drain_clk_mhz = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 1, i32 %i.0137, i32 3
  %13 = ptrtoint ptr %max_drain_clk_mhz to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %max_drain_clk_mhz, align 2
  %MaxClock = getelementptr [2 x [4 x %struct.WatermarkRowGeneric_t]], ptr %1, i32 0, i32 1, i32 %i.0137, i32 1
  %15 = ptrtoint ptr %MaxClock to i32
  call void @__asan_store2_noabort(i32 %15)
  store i16 %14, ptr %MaxClock, align 2
  %16 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load2_noabort(i32 %16)
  %17 = load i16, ptr %arrayidx, align 2
  %MinUclk = getelementptr [2 x [4 x %struct.WatermarkRowGeneric_t]], ptr %1, i32 0, i32 1, i32 %i.0137, i32 2
  %18 = ptrtoint ptr %MinUclk to i32
  call void @__asan_store2_noabort(i32 %18)
  store i16 %17, ptr %MinUclk, align 2
  %max_fill_clk_mhz = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 1, i32 %i.0137, i32 1
  %19 = ptrtoint ptr %max_fill_clk_mhz to i32
  call void @__asan_load2_noabort(i32 %19)
  %20 = load i16, ptr %max_fill_clk_mhz, align 2
  %MaxUclk = getelementptr [2 x [4 x %struct.WatermarkRowGeneric_t]], ptr %1, i32 0, i32 1, i32 %i.0137, i32 3
  %21 = ptrtoint ptr %MaxUclk to i32
  call void @__asan_store2_noabort(i32 %21)
  store i16 %20, ptr %MaxUclk, align 2
  %wm_inst = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 1, i32 %i.0137, i32 4
  %22 = ptrtoint ptr %wm_inst to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %wm_inst, align 2
  %WmSetting = getelementptr [2 x [4 x %struct.WatermarkRowGeneric_t]], ptr %1, i32 0, i32 1, i32 %i.0137, i32 4
  %24 = ptrtoint ptr %WmSetting to i32
  call void @__asan_store1_noabort(i32 %24)
  store i8 %23, ptr %WmSetting, align 2
  %inc = add nuw i32 %i.0137, 1
  %25 = ptrtoint ptr %clock_ranges to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load i32, ptr %clock_ranges, align 4
  %cmp4 = icmp ult i32 %inc, %26
  br i1 %cmp4, label %for.body.for.body_crit_edge, label %for.cond27.preheaderthread-pre-split

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

for.body30:                                       ; preds = %for.body30.for.body30_crit_edge, %for.cond27.preheader.for.body30_crit_edge
  %i.1139 = phi i32 [ %inc66, %for.body30.for.body30_crit_edge ], [ 0, %for.cond27.preheader.for.body30_crit_edge ]
  %arrayidx31 = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 3, i32 %i.1139
  %27 = ptrtoint ptr %arrayidx31 to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %arrayidx31, align 2
  %arrayidx35 = getelementptr [4 x %struct.WatermarkRowGeneric_t], ptr %1, i32 0, i32 %i.1139
  %29 = ptrtoint ptr %arrayidx35 to i32
  call void @__asan_store2_noabort(i32 %29)
  store i16 %28, ptr %arrayidx35, align 2
  %max_fill_clk_mhz39 = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 3, i32 %i.1139, i32 1
  %30 = ptrtoint ptr %max_fill_clk_mhz39 to i32
  call void @__asan_load2_noabort(i32 %30)
  %31 = load i16, ptr %max_fill_clk_mhz39, align 2
  %MaxClock43 = getelementptr [4 x %struct.WatermarkRowGeneric_t], ptr %1, i32 0, i32 %i.1139, i32 1
  %32 = ptrtoint ptr %MaxClock43 to i32
  call void @__asan_store2_noabort(i32 %32)
  store i16 %31, ptr %MaxClock43, align 2
  %min_drain_clk_mhz46 = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 3, i32 %i.1139, i32 2
  %33 = ptrtoint ptr %min_drain_clk_mhz46 to i32
  call void @__asan_load2_noabort(i32 %33)
  %34 = load i16, ptr %min_drain_clk_mhz46, align 2
  %MinUclk50 = getelementptr [4 x %struct.WatermarkRowGeneric_t], ptr %1, i32 0, i32 %i.1139, i32 2
  %35 = ptrtoint ptr %MinUclk50 to i32
  call void @__asan_store2_noabort(i32 %35)
  store i16 %34, ptr %MinUclk50, align 2
  %max_drain_clk_mhz53 = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 3, i32 %i.1139, i32 3
  %36 = ptrtoint ptr %max_drain_clk_mhz53 to i32
  call void @__asan_load2_noabort(i32 %36)
  %37 = load i16, ptr %max_drain_clk_mhz53, align 2
  %MaxUclk57 = getelementptr [4 x %struct.WatermarkRowGeneric_t], ptr %1, i32 0, i32 %i.1139, i32 3
  %38 = ptrtoint ptr %MaxUclk57 to i32
  call void @__asan_store2_noabort(i32 %38)
  store i16 %37, ptr %MaxUclk57, align 2
  %wm_inst60 = getelementptr %struct.pp_smu_wm_range_sets, ptr %clock_ranges, i32 0, i32 3, i32 %i.1139, i32 4
  %39 = ptrtoint ptr %wm_inst60 to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %wm_inst60, align 2
  %WmSetting64 = getelementptr [4 x %struct.WatermarkRowGeneric_t], ptr %1, i32 0, i32 %i.1139, i32 4
  %41 = ptrtoint ptr %WmSetting64 to i32
  call void @__asan_store1_noabort(i32 %41)
  store i8 %40, ptr %WmSetting64, align 2
  %inc66 = add nuw i32 %i.1139, 1
  %42 = ptrtoint ptr %num_writer_wm_sets to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %num_writer_wm_sets, align 4
  %cmp29 = icmp ult i32 %inc66, %43
  br i1 %cmp29, label %for.body30.for.body30_crit_edge, label %for.body30.for.end67_crit_edge

for.body30.for.end67_crit_edge:                   ; preds = %for.body30
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end67

for.body30.for.body30_crit_edge:                  ; preds = %for.body30
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body30

for.end67:                                        ; preds = %for.body30.for.end67_crit_edge, %for.cond27.preheader.for.end67_crit_edge
  %watermarks_bitmap = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 34
  %44 = ptrtoint ptr %watermarks_bitmap to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load i32, ptr %watermarks_bitmap, align 4
  %or = or i32 %45, 1
  store i32 %or, ptr %watermarks_bitmap, align 4
  br label %if.end68

if.end68:                                         ; preds = %for.end67, %entry.if.end68_crit_edge
  %watermarks_bitmap69 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 34
  %46 = ptrtoint ptr %watermarks_bitmap69 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load i32, ptr %watermarks_bitmap69, align 4
  %48 = and i32 %47, 3
  call void @__sanitizer_cov_trace_const_cmp4(i32 1, i32 %48)
  %49 = icmp eq i32 %48, 1
  br i1 %49, label %if.then74, label %if.end68.cleanup_crit_edge

if.end68.cleanup_crit_edge:                       ; preds = %if.end68
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then74:                                        ; preds = %if.end68
  %call = tail call i32 @smu_cmn_write_watermarks_table(ptr noundef %smu) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool75.not = icmp eq i32 %call, 0
  br i1 %tobool75.not, label %if.end77, label %do.end

do.end:                                           ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #15
  %50 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %smu, align 8
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %51, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %53, ptr noundef nonnull @.str.129) #16
  br label %cleanup

if.end77:                                         ; preds = %if.then74
  call void @__sanitizer_cov_trace_pc() #15
  %54 = ptrtoint ptr %watermarks_bitmap69 to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load i32, ptr %watermarks_bitmap69, align 4
  %or79 = or i32 %55, 2
  store i32 %or79, ptr %watermarks_bitmap69, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end77, %do.end, %if.end68.cleanup_crit_edge, %lor.lhs.false.cleanup_crit_edge, %if.then.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ -22, %lor.lhs.false.cleanup_crit_edge ], [ -22, %if.then.cleanup_crit_edge ], [ 0, %if.end77 ], [ 0, %if.end68.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_get_thermal_temperature_range(ptr nocapture noundef readonly %smu, ptr noundef writeonly %range) #5 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %range, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %smu_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14
  %0 = ptrtoint ptr %smu_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu_table, align 8
  %2 = call ptr @memcpy(ptr %range, ptr @smu11_thermal_policy, i32 40)
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %3 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %3)
  %.pn = load ptr, ptr %.pn.in, align 4
  %table_member.0 = getelementptr i8, ptr %.pn, i32 52
  %4 = ptrtoint ptr %table_member.0 to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %table_member.0, align 2
  %arrayidx9 = getelementptr i8, ptr %.pn, i32 54
  %6 = ptrtoint ptr %arrayidx9 to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %arrayidx9, align 2
  %arrayidx10 = getelementptr i8, ptr %.pn, i32 56
  %8 = ptrtoint ptr %arrayidx10 to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %arrayidx10, align 2
  %conv = zext i16 %5 to i32
  %mul = mul nuw nsw i32 %conv, 1000
  %max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 1
  %10 = ptrtoint ptr %max to i32
  call void @__asan_store4_noabort(i32 %10)
  store i32 %mul, ptr %max, align 4
  %mul12 = add nuw nsw i32 %mul, 5000
  %edge_emergency_max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 2
  %11 = ptrtoint ptr %edge_emergency_max to i32
  call void @__asan_store4_noabort(i32 %11)
  store i32 %mul12, ptr %edge_emergency_max, align 4
  %conv13 = zext i16 %7 to i32
  %mul14 = mul nuw nsw i32 %conv13, 1000
  %hotspot_crit_max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 4
  %12 = ptrtoint ptr %hotspot_crit_max to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %mul14, ptr %hotspot_crit_max, align 4
  %mul17 = add nuw nsw i32 %mul14, 5000
  %hotspot_emergency_max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 5
  %13 = ptrtoint ptr %hotspot_emergency_max to i32
  call void @__asan_store4_noabort(i32 %13)
  store i32 %mul17, ptr %hotspot_emergency_max, align 4
  %conv18 = zext i16 %9 to i32
  %mul19 = mul nuw nsw i32 %conv18, 1000
  %mem_crit_max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 7
  %14 = ptrtoint ptr %mem_crit_max to i32
  call void @__asan_store4_noabort(i32 %14)
  store i32 %mul19, ptr %mem_crit_max, align 4
  %mul22 = add nuw nsw i32 %mul19, 5000
  %mem_emergency_max = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 8
  %15 = ptrtoint ptr %mem_emergency_max to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 %mul22, ptr %mem_emergency_max, align 4
  %software_shutdown_temp = getelementptr inbounds %struct.smu_11_0_7_powerplay_table, ptr %1, i32 0, i32 11
  %16 = ptrtoint ptr %software_shutdown_temp to i32
  call void @__asan_loadN_noabort(i32 %16, i32 2)
  %17 = load i16, ptr %software_shutdown_temp, align 1
  %conv23 = zext i16 %17 to i32
  %software_shutdown_temp24 = getelementptr inbounds %struct.smu_temperature_range, ptr %range, i32 0, i32 9
  %18 = ptrtoint ptr %software_shutdown_temp24 to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 %conv23, ptr %software_shutdown_temp24, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %if.end ], [ -22, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_uclk_dpm_states(ptr nocapture noundef readonly %smu, ptr noundef writeonly %clocks_in_khz, ptr noundef writeonly %num_states) #8 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tobool.not = icmp eq ptr %clocks_in_khz, null
  %tobool1.not = icmp eq ptr %num_states, null
  %or.cond = or i1 %tobool.not, %tobool1.not
  br i1 %or.cond, label %entry.cleanup_crit_edge, label %lor.lhs.false2

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

lor.lhs.false2:                                   ; preds = %entry
  %driver_pptable = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %0 = ptrtoint ptr %driver_pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_pptable, align 4
  %tobool3.not = icmp eq ptr %1, null
  br i1 %tobool3.not, label %lor.lhs.false2.cleanup_crit_edge, label %do.end

lor.lhs.false2.cleanup_crit_edge:                 ; preds = %lor.lhs.false2
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

do.end:                                           ; preds = %lor.lhs.false2
  %NumDiscreteLevels = getelementptr i8, ptr %1, i32 218
  %2 = ptrtoint ptr %NumDiscreteLevels to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %NumDiscreteLevels, align 2
  %table_member2.0 = getelementptr i8, ptr %1, i32 604
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %cmp31 = icmp eq i8 %3, 0
  %cmp34 = icmp eq ptr %table_member2.0, null
  %or.cond62 = select i1 %cmp31, i1 true, i1 %cmp34
  br i1 %or.cond62, label %do.end.cleanup_crit_edge, label %for.body.preheader

do.end.cleanup_crit_edge:                         ; preds = %do.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.preheader:                               ; preds = %do.end
  %conv = zext i8 %3 to i32
  %4 = ptrtoint ptr %num_states to i32
  call void @__asan_store4_noabort(i32 %4)
  store i32 %conv, ptr %num_states, align 4
  %5 = zext i8 %3 to i16
  br label %for.body

for.body:                                         ; preds = %for.body.for.body_crit_edge, %for.body.preheader
  %i.066 = phi i16 [ %inc, %for.body.for.body_crit_edge ], [ 0, %for.body.preheader ]
  %dpm_levels.065 = phi ptr [ %incdec.ptr42, %for.body.for.body_crit_edge ], [ %table_member2.0, %for.body.preheader ]
  %clocks_in_khz.addr.064 = phi ptr [ %incdec.ptr, %for.body.for.body_crit_edge ], [ %clocks_in_khz, %for.body.preheader ]
  %6 = ptrtoint ptr %dpm_levels.065 to i32
  call void @__asan_load2_noabort(i32 %6)
  %7 = load i16, ptr %dpm_levels.065, align 2
  %conv41 = zext i16 %7 to i32
  %mul = mul nuw nsw i32 %conv41, 1000
  %8 = ptrtoint ptr %clocks_in_khz.addr.064 to i32
  call void @__asan_store4_noabort(i32 %8)
  store i32 %mul, ptr %clocks_in_khz.addr.064, align 4
  %incdec.ptr = getelementptr i32, ptr %clocks_in_khz.addr.064, i32 1
  %incdec.ptr42 = getelementptr i16, ptr %dpm_levels.065, i32 1
  %inc = add nuw nsw i16 %i.066, 1
  %cmp39 = icmp ult i16 %inc, %5
  br i1 %cmp39, label %for.body.for.body_crit_edge, label %for.body.cleanup_crit_edge

for.body.cleanup_crit_edge:                       ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.for.body_crit_edge:                      ; preds = %for.body
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body

cleanup:                                          ; preds = %for.body.cleanup_crit_edge, %do.end.cleanup_crit_edge, %lor.lhs.false2.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ -22, %lor.lhs.false2.cleanup_crit_edge ], [ -22, %entry.cleanup_crit_edge ], [ -22, %do.end.cleanup_crit_edge ], [ 0, %for.body.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_set_default_od_settings(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 16
  %0 = ptrtoint ptr %overdrive_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %overdrive_table, align 4
  %boot_overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 17
  %2 = ptrtoint ptr %boot_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %boot_overdrive_table, align 8
  %user_overdrive_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 18
  %4 = ptrtoint ptr %user_overdrive_table to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %user_overdrive_table, align 4
  %6 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %smu, align 8
  %in_suspend = getelementptr inbounds %struct.amdgpu_device, ptr %7, i32 0, i32 137
  %8 = ptrtoint ptr %in_suspend to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %in_suspend, align 1, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not = icmp eq i8 %9, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %call = tail call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 11, i32 noundef 0, ptr noundef %3, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool3.not = icmp eq i32 %call, 0
  br i1 %tobool3.not, label %if.end6, label %do.end

do.end:                                           ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %10 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %smu, align 8
  %12 = ptrtoint ptr %11 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %11, align 8
  tail call void (ptr, ptr, ...) @_dev_err(ptr noundef %13, ptr noundef nonnull @.str.131) #16
  br label %cleanup

if.end6:                                          ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  tail call fastcc void @sienna_cichlid_dump_od_table(ptr noundef %smu, ptr noundef %3)
  %14 = call ptr @memcpy(ptr %1, ptr %3, i32 52)
  %15 = call ptr @memcpy(ptr %5, ptr %3, i32 52)
  br label %cleanup

cleanup:                                          ; preds = %if.end6, %do.end, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %do.end ], [ 0, %if.end6 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_performance_level(ptr noundef, i32 noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_display_disable_memory_clock_switch(ptr noundef %smu, i1 noundef zeroext %disable_memory_clock_switch) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %frombool = zext i1 %disable_memory_clock_switch to i8
  %disable_uclk_switch = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 36
  %0 = ptrtoint ptr %disable_uclk_switch to i32
  call void @__asan_load1_noabort(i32 %0)
  %1 = load i8, ptr %disable_uclk_switch, align 4, !range !2398
  call void @__sanitizer_cov_trace_cmp1(i8 %1, i8 %frombool)
  %cmp = icmp eq i8 %1, %frombool
  br i1 %cmp, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %max_sustainable_clocks1 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 7
  %2 = ptrtoint ptr %max_sustainable_clocks1 to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %max_sustainable_clocks1, align 4
  %uclock = getelementptr inbounds %struct.smu_11_0_max_sustainable_clocks, ptr %3, i32 0, i32 3
  %4 = ptrtoint ptr %uclock to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %uclock, align 4
  %hard_min_uclk_req_from_dal = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 35
  %6 = ptrtoint ptr %hard_min_uclk_req_from_dal to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %hard_min_uclk_req_from_dal, align 8
  %. = select i1 %disable_memory_clock_switch, i32 %5, i32 %7
  %call7 = tail call i32 @smu_v11_0_set_hard_freq_limited_range(ptr noundef %smu, i32 noundef 7, i32 noundef %., i32 noundef 0) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call7)
  %tobool9.not = icmp eq i32 %call7, 0
  br i1 %tobool9.not, label %if.then10, label %if.end.cleanup_crit_edge

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then10:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %8 = ptrtoint ptr %disable_uclk_switch to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %frombool, ptr %disable_uclk_switch, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.then10, %if.end.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ 0, %entry.cleanup_crit_edge ], [ 0, %if.then10 ], [ %call7, %if.end.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @sienna_cichlid_dump_pptable(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_pptable = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %0 = ptrtoint ptr %driver_pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_pptable, align 4
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 172, i32 15
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720909, i32 %5)
  %cmp = icmp eq i32 %5, 720909
  br i1 %cmp, label %if.then, label %do.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  tail call fastcc void @beige_goby_dump_pptable(ptr noundef %smu)
  br label %cleanup

do.end:                                           ; preds = %entry
  %6 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %3, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %7, ptr noundef nonnull @.str.133) #16
  %8 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %smu, align 8
  %10 = ptrtoint ptr %9 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %9, align 8
  %12 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load i32, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %11, ptr noundef nonnull @.str.136, i32 noundef %13) #16
  %14 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %smu, align 8
  %16 = ptrtoint ptr %15 to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %15, align 8
  %FeaturesToRun = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 1
  %18 = ptrtoint ptr %FeaturesToRun to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load i32, ptr %FeaturesToRun, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %17, ptr noundef nonnull @.str.139, i32 noundef %19) #16
  %20 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %smu, align 8
  %22 = ptrtoint ptr %21 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load ptr, ptr %21, align 8
  %arrayidx20 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 1, i32 1
  %24 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %arrayidx20, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %23, ptr noundef nonnull @.str.142, i32 noundef %25) #16
  %26 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %smu, align 8
  %28 = ptrtoint ptr %27 to i32
  call void @__asan_load4_noabort(i32 %28)
  %29 = load ptr, ptr %27, align 8
  %arrayidx27 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 2, i32 0
  %30 = ptrtoint ptr %arrayidx27 to i32
  call void @__asan_load2_noabort(i32 %30)
  %31 = load i16, ptr %arrayidx27, align 2
  %conv = zext i16 %31 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %29, ptr noundef nonnull @.str.145, i32 noundef 0, i32 noundef %conv) #16
  %32 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %smu, align 8
  %34 = ptrtoint ptr %33 to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %33, align 8
  %arrayidx33 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 3, i32 0
  %36 = ptrtoint ptr %arrayidx33 to i32
  call void @__asan_load2_noabort(i32 %36)
  %37 = load i16, ptr %arrayidx33, align 2
  %conv34 = zext i16 %37 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %35, ptr noundef nonnull @.str.148, i32 noundef 0, i32 noundef %conv34) #16
  %38 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %smu, align 8
  %40 = ptrtoint ptr %39 to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %39, align 8
  %arrayidx40 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 4, i32 0
  %42 = ptrtoint ptr %arrayidx40 to i32
  call void @__asan_load2_noabort(i32 %42)
  %43 = load i16, ptr %arrayidx40, align 2
  %conv41 = zext i16 %43 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %41, ptr noundef nonnull @.str.151, i32 noundef 0, i32 noundef %conv41) #16
  %44 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %smu, align 8
  %46 = ptrtoint ptr %45 to i32
  call void @__asan_load4_noabort(i32 %46)
  %47 = load ptr, ptr %45, align 8
  %arrayidx47 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 5, i32 0
  %48 = ptrtoint ptr %arrayidx47 to i32
  call void @__asan_load2_noabort(i32 %48)
  %49 = load i16, ptr %arrayidx47, align 2
  %conv48 = zext i16 %49 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %47, ptr noundef nonnull @.str.154, i32 noundef 0, i32 noundef %conv48) #16
  %50 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %smu, align 8
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %51, align 8
  %arrayidx27.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 2, i32 1
  %54 = ptrtoint ptr %arrayidx27.1 to i32
  call void @__asan_load2_noabort(i32 %54)
  %55 = load i16, ptr %arrayidx27.1, align 2
  %conv.1 = zext i16 %55 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %53, ptr noundef nonnull @.str.145, i32 noundef 1, i32 noundef %conv.1) #16
  %56 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %smu, align 8
  %58 = ptrtoint ptr %57 to i32
  call void @__asan_load4_noabort(i32 %58)
  %59 = load ptr, ptr %57, align 8
  %arrayidx33.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 3, i32 1
  %60 = ptrtoint ptr %arrayidx33.1 to i32
  call void @__asan_load2_noabort(i32 %60)
  %61 = load i16, ptr %arrayidx33.1, align 2
  %conv34.1 = zext i16 %61 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %59, ptr noundef nonnull @.str.148, i32 noundef 1, i32 noundef %conv34.1) #16
  %62 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %smu, align 8
  %64 = ptrtoint ptr %63 to i32
  call void @__asan_load4_noabort(i32 %64)
  %65 = load ptr, ptr %63, align 8
  %arrayidx40.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 4, i32 1
  %66 = ptrtoint ptr %arrayidx40.1 to i32
  call void @__asan_load2_noabort(i32 %66)
  %67 = load i16, ptr %arrayidx40.1, align 2
  %conv41.1 = zext i16 %67 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %65, ptr noundef nonnull @.str.151, i32 noundef 1, i32 noundef %conv41.1) #16
  %68 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %smu, align 8
  %70 = ptrtoint ptr %69 to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load ptr, ptr %69, align 8
  %arrayidx47.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 5, i32 1
  %72 = ptrtoint ptr %arrayidx47.1 to i32
  call void @__asan_load2_noabort(i32 %72)
  %73 = load i16, ptr %arrayidx47.1, align 2
  %conv48.1 = zext i16 %73 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %71, ptr noundef nonnull @.str.154, i32 noundef 1, i32 noundef %conv48.1) #16
  %74 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %smu, align 8
  %76 = ptrtoint ptr %75 to i32
  call void @__asan_load4_noabort(i32 %76)
  %77 = load ptr, ptr %75, align 8
  %arrayidx27.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 2, i32 2
  %78 = ptrtoint ptr %arrayidx27.2 to i32
  call void @__asan_load2_noabort(i32 %78)
  %79 = load i16, ptr %arrayidx27.2, align 2
  %conv.2 = zext i16 %79 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %77, ptr noundef nonnull @.str.145, i32 noundef 2, i32 noundef %conv.2) #16
  %80 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %smu, align 8
  %82 = ptrtoint ptr %81 to i32
  call void @__asan_load4_noabort(i32 %82)
  %83 = load ptr, ptr %81, align 8
  %arrayidx33.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 3, i32 2
  %84 = ptrtoint ptr %arrayidx33.2 to i32
  call void @__asan_load2_noabort(i32 %84)
  %85 = load i16, ptr %arrayidx33.2, align 2
  %conv34.2 = zext i16 %85 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %83, ptr noundef nonnull @.str.148, i32 noundef 2, i32 noundef %conv34.2) #16
  %86 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %smu, align 8
  %88 = ptrtoint ptr %87 to i32
  call void @__asan_load4_noabort(i32 %88)
  %89 = load ptr, ptr %87, align 8
  %arrayidx40.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 4, i32 2
  %90 = ptrtoint ptr %arrayidx40.2 to i32
  call void @__asan_load2_noabort(i32 %90)
  %91 = load i16, ptr %arrayidx40.2, align 2
  %conv41.2 = zext i16 %91 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %89, ptr noundef nonnull @.str.151, i32 noundef 2, i32 noundef %conv41.2) #16
  %92 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %smu, align 8
  %94 = ptrtoint ptr %93 to i32
  call void @__asan_load4_noabort(i32 %94)
  %95 = load ptr, ptr %93, align 8
  %arrayidx47.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 5, i32 2
  %96 = ptrtoint ptr %arrayidx47.2 to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %arrayidx47.2, align 2
  %conv48.2 = zext i16 %97 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %95, ptr noundef nonnull @.str.154, i32 noundef 2, i32 noundef %conv48.2) #16
  %98 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %smu, align 8
  %100 = ptrtoint ptr %99 to i32
  call void @__asan_load4_noabort(i32 %100)
  %101 = load ptr, ptr %99, align 8
  %arrayidx27.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 2, i32 3
  %102 = ptrtoint ptr %arrayidx27.3 to i32
  call void @__asan_load2_noabort(i32 %102)
  %103 = load i16, ptr %arrayidx27.3, align 2
  %conv.3 = zext i16 %103 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %101, ptr noundef nonnull @.str.145, i32 noundef 3, i32 noundef %conv.3) #16
  %104 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %smu, align 8
  %106 = ptrtoint ptr %105 to i32
  call void @__asan_load4_noabort(i32 %106)
  %107 = load ptr, ptr %105, align 8
  %arrayidx33.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 3, i32 3
  %108 = ptrtoint ptr %arrayidx33.3 to i32
  call void @__asan_load2_noabort(i32 %108)
  %109 = load i16, ptr %arrayidx33.3, align 2
  %conv34.3 = zext i16 %109 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %107, ptr noundef nonnull @.str.148, i32 noundef 3, i32 noundef %conv34.3) #16
  %110 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %smu, align 8
  %112 = ptrtoint ptr %111 to i32
  call void @__asan_load4_noabort(i32 %112)
  %113 = load ptr, ptr %111, align 8
  %arrayidx40.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 4, i32 3
  %114 = ptrtoint ptr %arrayidx40.3 to i32
  call void @__asan_load2_noabort(i32 %114)
  %115 = load i16, ptr %arrayidx40.3, align 2
  %conv41.3 = zext i16 %115 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %113, ptr noundef nonnull @.str.151, i32 noundef 3, i32 noundef %conv41.3) #16
  %116 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %smu, align 8
  %118 = ptrtoint ptr %117 to i32
  call void @__asan_load4_noabort(i32 %118)
  %119 = load ptr, ptr %117, align 8
  %arrayidx47.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 5, i32 3
  %120 = ptrtoint ptr %arrayidx47.3 to i32
  call void @__asan_load2_noabort(i32 %120)
  %121 = load i16, ptr %arrayidx47.3, align 2
  %conv48.3 = zext i16 %121 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %119, ptr noundef nonnull @.str.154, i32 noundef 3, i32 noundef %conv48.3) #16
  %122 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %smu, align 8
  %124 = ptrtoint ptr %123 to i32
  call void @__asan_load4_noabort(i32 %124)
  %125 = load ptr, ptr %123, align 8
  %arrayidx58 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 6, i32 0
  %126 = ptrtoint ptr %arrayidx58 to i32
  call void @__asan_load2_noabort(i32 %126)
  %127 = load i16, ptr %arrayidx58, align 2
  %conv59 = zext i16 %127 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %125, ptr noundef nonnull @.str.157, i32 noundef 0, i32 noundef %conv59) #16
  %128 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %smu, align 8
  %130 = ptrtoint ptr %129 to i32
  call void @__asan_load4_noabort(i32 %130)
  %131 = load ptr, ptr %129, align 8
  %arrayidx65 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 7, i32 0
  %132 = ptrtoint ptr %arrayidx65 to i32
  call void @__asan_load2_noabort(i32 %132)
  %133 = load i16, ptr %arrayidx65, align 2
  %conv66 = zext i16 %133 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %131, ptr noundef nonnull @.str.160, i32 noundef 0, i32 noundef %conv66) #16
  %134 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %smu, align 8
  %136 = ptrtoint ptr %135 to i32
  call void @__asan_load4_noabort(i32 %136)
  %137 = load ptr, ptr %135, align 8
  %arrayidx58.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 6, i32 1
  %138 = ptrtoint ptr %arrayidx58.1 to i32
  call void @__asan_load2_noabort(i32 %138)
  %139 = load i16, ptr %arrayidx58.1, align 2
  %conv59.1 = zext i16 %139 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %137, ptr noundef nonnull @.str.157, i32 noundef 1, i32 noundef %conv59.1) #16
  %140 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %smu, align 8
  %142 = ptrtoint ptr %141 to i32
  call void @__asan_load4_noabort(i32 %142)
  %143 = load ptr, ptr %141, align 8
  %arrayidx65.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 7, i32 1
  %144 = ptrtoint ptr %arrayidx65.1 to i32
  call void @__asan_load2_noabort(i32 %144)
  %145 = load i16, ptr %arrayidx65.1, align 2
  %conv66.1 = zext i16 %145 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %143, ptr noundef nonnull @.str.160, i32 noundef 1, i32 noundef %conv66.1) #16
  %146 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %smu, align 8
  %148 = ptrtoint ptr %147 to i32
  call void @__asan_load4_noabort(i32 %148)
  %149 = load ptr, ptr %147, align 8
  %arrayidx79 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 0
  %150 = ptrtoint ptr %arrayidx79 to i32
  call void @__asan_load2_noabort(i32 %150)
  %151 = load i16, ptr %arrayidx79, align 2
  %conv80 = zext i16 %151 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %149, ptr noundef nonnull @.str.163, i32 noundef 0, i32 noundef %conv80) #16
  %152 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %smu, align 8
  %154 = ptrtoint ptr %153 to i32
  call void @__asan_load4_noabort(i32 %154)
  %155 = load ptr, ptr %153, align 8
  %arrayidx79.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 1
  %156 = ptrtoint ptr %arrayidx79.1 to i32
  call void @__asan_load2_noabort(i32 %156)
  %157 = load i16, ptr %arrayidx79.1, align 2
  %conv80.1 = zext i16 %157 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %155, ptr noundef nonnull @.str.163, i32 noundef 1, i32 noundef %conv80.1) #16
  %158 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %smu, align 8
  %160 = ptrtoint ptr %159 to i32
  call void @__asan_load4_noabort(i32 %160)
  %161 = load ptr, ptr %159, align 8
  %arrayidx79.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 2
  %162 = ptrtoint ptr %arrayidx79.2 to i32
  call void @__asan_load2_noabort(i32 %162)
  %163 = load i16, ptr %arrayidx79.2, align 2
  %conv80.2 = zext i16 %163 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %161, ptr noundef nonnull @.str.163, i32 noundef 2, i32 noundef %conv80.2) #16
  %164 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %smu, align 8
  %166 = ptrtoint ptr %165 to i32
  call void @__asan_load4_noabort(i32 %166)
  %167 = load ptr, ptr %165, align 8
  %arrayidx79.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 3
  %168 = ptrtoint ptr %arrayidx79.3 to i32
  call void @__asan_load2_noabort(i32 %168)
  %169 = load i16, ptr %arrayidx79.3, align 2
  %conv80.3 = zext i16 %169 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %167, ptr noundef nonnull @.str.163, i32 noundef 3, i32 noundef %conv80.3) #16
  %170 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %smu, align 8
  %172 = ptrtoint ptr %171 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load ptr, ptr %171, align 8
  %arrayidx79.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 4
  %174 = ptrtoint ptr %arrayidx79.4 to i32
  call void @__asan_load2_noabort(i32 %174)
  %175 = load i16, ptr %arrayidx79.4, align 2
  %conv80.4 = zext i16 %175 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %173, ptr noundef nonnull @.str.163, i32 noundef 4, i32 noundef %conv80.4) #16
  %176 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %smu, align 8
  %178 = ptrtoint ptr %177 to i32
  call void @__asan_load4_noabort(i32 %178)
  %179 = load ptr, ptr %177, align 8
  %arrayidx79.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 5
  %180 = ptrtoint ptr %arrayidx79.5 to i32
  call void @__asan_load2_noabort(i32 %180)
  %181 = load i16, ptr %arrayidx79.5, align 2
  %conv80.5 = zext i16 %181 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %179, ptr noundef nonnull @.str.163, i32 noundef 5, i32 noundef %conv80.5) #16
  %182 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %smu, align 8
  %184 = ptrtoint ptr %183 to i32
  call void @__asan_load4_noabort(i32 %184)
  %185 = load ptr, ptr %183, align 8
  %arrayidx79.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 6
  %186 = ptrtoint ptr %arrayidx79.6 to i32
  call void @__asan_load2_noabort(i32 %186)
  %187 = load i16, ptr %arrayidx79.6, align 2
  %conv80.6 = zext i16 %187 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %185, ptr noundef nonnull @.str.163, i32 noundef 6, i32 noundef %conv80.6) #16
  %188 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %smu, align 8
  %190 = ptrtoint ptr %189 to i32
  call void @__asan_load4_noabort(i32 %190)
  %191 = load ptr, ptr %189, align 8
  %arrayidx79.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 7
  %192 = ptrtoint ptr %arrayidx79.7 to i32
  call void @__asan_load2_noabort(i32 %192)
  %193 = load i16, ptr %arrayidx79.7, align 2
  %conv80.7 = zext i16 %193 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %191, ptr noundef nonnull @.str.163, i32 noundef 7, i32 noundef %conv80.7) #16
  %194 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %smu, align 8
  %196 = ptrtoint ptr %195 to i32
  call void @__asan_load4_noabort(i32 %196)
  %197 = load ptr, ptr %195, align 8
  %arrayidx79.8 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 8
  %198 = ptrtoint ptr %arrayidx79.8 to i32
  call void @__asan_load2_noabort(i32 %198)
  %199 = load i16, ptr %arrayidx79.8, align 2
  %conv80.8 = zext i16 %199 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %197, ptr noundef nonnull @.str.163, i32 noundef 8, i32 noundef %conv80.8) #16
  %200 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %smu, align 8
  %202 = ptrtoint ptr %201 to i32
  call void @__asan_load4_noabort(i32 %202)
  %203 = load ptr, ptr %201, align 8
  %arrayidx79.9 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 8, i32 9
  %204 = ptrtoint ptr %arrayidx79.9 to i32
  call void @__asan_load2_noabort(i32 %204)
  %205 = load i16, ptr %arrayidx79.9, align 2
  %conv80.9 = zext i16 %205 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %203, ptr noundef nonnull @.str.163, i32 noundef 9, i32 noundef %conv80.9) #16
  %206 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %smu, align 8
  %208 = ptrtoint ptr %207 to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load ptr, ptr %207, align 8
  %FitLimit = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 9
  %210 = ptrtoint ptr %FitLimit to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load i32, ptr %FitLimit, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %209, ptr noundef nonnull @.str.166, i32 noundef %211) #16
  %212 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %smu, align 8
  %214 = ptrtoint ptr %213 to i32
  call void @__asan_load4_noabort(i32 %214)
  %215 = load ptr, ptr %213, align 8
  %TotalPowerConfig = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 10
  %216 = ptrtoint ptr %TotalPowerConfig to i32
  call void @__asan_load1_noabort(i32 %216)
  %217 = load i8, ptr %TotalPowerConfig, align 4
  %conv94 = zext i8 %217 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %215, ptr noundef nonnull @.str.169, i32 noundef %conv94) #16
  %218 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %smu, align 8
  %220 = ptrtoint ptr %219 to i32
  call void @__asan_load4_noabort(i32 %220)
  %221 = load ptr, ptr %219, align 8
  %TotalPowerPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 11
  %222 = ptrtoint ptr %TotalPowerPadding to i32
  call void @__asan_load1_noabort(i32 %222)
  %223 = load i8, ptr %TotalPowerPadding, align 1
  %conv101 = zext i8 %223 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %221, ptr noundef nonnull @.str.172, i32 noundef %conv101) #16
  %224 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %smu, align 8
  %226 = ptrtoint ptr %225 to i32
  call void @__asan_load4_noabort(i32 %226)
  %227 = load ptr, ptr %225, align 8
  %arrayidx108 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 11, i32 1
  %228 = ptrtoint ptr %arrayidx108 to i32
  call void @__asan_load1_noabort(i32 %228)
  %229 = load i8, ptr %arrayidx108, align 1
  %conv109 = zext i8 %229 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %227, ptr noundef nonnull @.str.175, i32 noundef %conv109) #16
  %230 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %smu, align 8
  %232 = ptrtoint ptr %231 to i32
  call void @__asan_load4_noabort(i32 %232)
  %233 = load ptr, ptr %231, align 8
  %arrayidx116 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 11, i32 2
  %234 = ptrtoint ptr %arrayidx116 to i32
  call void @__asan_load1_noabort(i32 %234)
  %235 = load i8, ptr %arrayidx116, align 1
  %conv117 = zext i8 %235 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %233, ptr noundef nonnull @.str.178, i32 noundef %conv117) #16
  %236 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %smu, align 8
  %238 = ptrtoint ptr %237 to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load ptr, ptr %237, align 8
  %ApccPlusResidencyLimit = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 12
  %240 = ptrtoint ptr %ApccPlusResidencyLimit to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load i32, ptr %ApccPlusResidencyLimit, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %239, ptr noundef nonnull @.str.181, i32 noundef %241) #16
  %242 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %smu, align 8
  %244 = ptrtoint ptr %243 to i32
  call void @__asan_load4_noabort(i32 %244)
  %245 = load ptr, ptr %243, align 8
  %arrayidx132 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 13, i32 0
  %246 = ptrtoint ptr %arrayidx132 to i32
  call void @__asan_load2_noabort(i32 %246)
  %247 = load i16, ptr %arrayidx132, align 2
  %conv133 = zext i16 %247 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %245, ptr noundef nonnull @.str.184, i32 noundef 0, i32 noundef %conv133) #16
  %248 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %smu, align 8
  %250 = ptrtoint ptr %249 to i32
  call void @__asan_load4_noabort(i32 %250)
  %251 = load ptr, ptr %249, align 8
  %arrayidx139 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 14, i32 0
  %252 = ptrtoint ptr %arrayidx139 to i32
  call void @__asan_load2_noabort(i32 %252)
  %253 = load i16, ptr %arrayidx139, align 2
  %conv140 = zext i16 %253 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %251, ptr noundef nonnull @.str.187, i32 noundef 0, i32 noundef %conv140) #16
  %254 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %smu, align 8
  %256 = ptrtoint ptr %255 to i32
  call void @__asan_load4_noabort(i32 %256)
  %257 = load ptr, ptr %255, align 8
  %arrayidx132.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 13, i32 1
  %258 = ptrtoint ptr %arrayidx132.1 to i32
  call void @__asan_load2_noabort(i32 %258)
  %259 = load i16, ptr %arrayidx132.1, align 2
  %conv133.1 = zext i16 %259 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %257, ptr noundef nonnull @.str.184, i32 noundef 1, i32 noundef %conv133.1) #16
  %260 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %smu, align 8
  %262 = ptrtoint ptr %261 to i32
  call void @__asan_load4_noabort(i32 %262)
  %263 = load ptr, ptr %261, align 8
  %arrayidx139.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 14, i32 1
  %264 = ptrtoint ptr %arrayidx139.1 to i32
  call void @__asan_load2_noabort(i32 %264)
  %265 = load i16, ptr %arrayidx139.1, align 2
  %conv140.1 = zext i16 %265 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %263, ptr noundef nonnull @.str.187, i32 noundef 1, i32 noundef %conv140.1) #16
  %266 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %smu, align 8
  %268 = ptrtoint ptr %267 to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load ptr, ptr %267, align 8
  %ThrottlerControlMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 18
  %270 = ptrtoint ptr %ThrottlerControlMask to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load i32, ptr %ThrottlerControlMask, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %269, ptr noundef nonnull @.str.190, i32 noundef %271) #16
  %272 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %smu, align 8
  %274 = ptrtoint ptr %273 to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load ptr, ptr %273, align 8
  %FwDStateMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 19
  %276 = ptrtoint ptr %FwDStateMask to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load i32, ptr %FwDStateMask, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %275, ptr noundef nonnull @.str.193, i32 noundef %277) #16
  %278 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load ptr, ptr %smu, align 8
  %280 = ptrtoint ptr %279 to i32
  call void @__asan_load4_noabort(i32 %280)
  %281 = load ptr, ptr %279, align 8
  %UlvVoltageOffsetSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 20
  %282 = ptrtoint ptr %UlvVoltageOffsetSoc to i32
  call void @__asan_load2_noabort(i32 %282)
  %283 = load i16, ptr %UlvVoltageOffsetSoc, align 4
  %conv159 = zext i16 %283 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %281, ptr noundef nonnull @.str.196, i32 noundef %conv159) #16
  %284 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %smu, align 8
  %286 = ptrtoint ptr %285 to i32
  call void @__asan_load4_noabort(i32 %286)
  %287 = load ptr, ptr %285, align 8
  %UlvVoltageOffsetGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 21
  %288 = ptrtoint ptr %UlvVoltageOffsetGfx to i32
  call void @__asan_load2_noabort(i32 %288)
  %289 = load i16, ptr %UlvVoltageOffsetGfx, align 2
  %conv165 = zext i16 %289 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %287, ptr noundef nonnull @.str.199, i32 noundef %conv165) #16
  %290 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %smu, align 8
  %292 = ptrtoint ptr %291 to i32
  call void @__asan_load4_noabort(i32 %292)
  %293 = load ptr, ptr %291, align 8
  %MinVoltageUlvGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 22
  %294 = ptrtoint ptr %MinVoltageUlvGfx to i32
  call void @__asan_load2_noabort(i32 %294)
  %295 = load i16, ptr %MinVoltageUlvGfx, align 4
  %conv171 = zext i16 %295 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %293, ptr noundef nonnull @.str.202, i32 noundef %conv171) #16
  %296 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %smu, align 8
  %298 = ptrtoint ptr %297 to i32
  call void @__asan_load4_noabort(i32 %298)
  %299 = load ptr, ptr %297, align 8
  %MinVoltageUlvSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 23
  %300 = ptrtoint ptr %MinVoltageUlvSoc to i32
  call void @__asan_load2_noabort(i32 %300)
  %301 = load i16, ptr %MinVoltageUlvSoc, align 2
  %conv177 = zext i16 %301 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %299, ptr noundef nonnull @.str.205, i32 noundef %conv177) #16
  %302 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %smu, align 8
  %304 = ptrtoint ptr %303 to i32
  call void @__asan_load4_noabort(i32 %304)
  %305 = load ptr, ptr %303, align 8
  %SocLIVmin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 24
  %306 = ptrtoint ptr %SocLIVmin to i32
  call void @__asan_load2_noabort(i32 %306)
  %307 = load i16, ptr %SocLIVmin, align 4
  %conv183 = zext i16 %307 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %305, ptr noundef nonnull @.str.208, i32 noundef %conv183) #16
  %308 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %smu, align 8
  %310 = ptrtoint ptr %309 to i32
  call void @__asan_load4_noabort(i32 %310)
  %311 = load ptr, ptr %309, align 8
  %PaddingLIVmin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 25
  %312 = ptrtoint ptr %PaddingLIVmin to i32
  call void @__asan_load2_noabort(i32 %312)
  %313 = load i16, ptr %PaddingLIVmin, align 2
  %conv189 = zext i16 %313 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %311, ptr noundef nonnull @.str.211, i32 noundef %conv189) #16
  %314 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %smu, align 8
  %316 = ptrtoint ptr %315 to i32
  call void @__asan_load4_noabort(i32 %316)
  %317 = load ptr, ptr %315, align 8
  %GceaLinkMgrIdleThreshold = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 26
  %318 = ptrtoint ptr %GceaLinkMgrIdleThreshold to i32
  call void @__asan_load1_noabort(i32 %318)
  %319 = load i8, ptr %GceaLinkMgrIdleThreshold, align 4
  %conv195 = zext i8 %319 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %317, ptr noundef nonnull @.str.214, i32 noundef %conv195) #16
  %320 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load ptr, ptr %smu, align 8
  %322 = ptrtoint ptr %321 to i32
  call void @__asan_load4_noabort(i32 %322)
  %323 = load ptr, ptr %321, align 8
  %paddingRlcUlvParams = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 27
  %324 = ptrtoint ptr %paddingRlcUlvParams to i32
  call void @__asan_load1_noabort(i32 %324)
  %325 = load i8, ptr %paddingRlcUlvParams, align 1
  %conv202 = zext i8 %325 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %323, ptr noundef nonnull @.str.217, i32 noundef %conv202) #16
  %326 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %smu, align 8
  %328 = ptrtoint ptr %327 to i32
  call void @__asan_load4_noabort(i32 %328)
  %329 = load ptr, ptr %327, align 8
  %arrayidx209 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 27, i32 1
  %330 = ptrtoint ptr %arrayidx209 to i32
  call void @__asan_load1_noabort(i32 %330)
  %331 = load i8, ptr %arrayidx209, align 1
  %conv210 = zext i8 %331 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %329, ptr noundef nonnull @.str.220, i32 noundef %conv210) #16
  %332 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load ptr, ptr %smu, align 8
  %334 = ptrtoint ptr %333 to i32
  call void @__asan_load4_noabort(i32 %334)
  %335 = load ptr, ptr %333, align 8
  %arrayidx217 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 27, i32 2
  %336 = ptrtoint ptr %arrayidx217 to i32
  call void @__asan_load1_noabort(i32 %336)
  %337 = load i8, ptr %arrayidx217, align 1
  %conv218 = zext i8 %337 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %335, ptr noundef nonnull @.str.223, i32 noundef %conv218) #16
  %338 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load ptr, ptr %smu, align 8
  %340 = ptrtoint ptr %339 to i32
  call void @__asan_load4_noabort(i32 %340)
  %341 = load ptr, ptr %339, align 8
  %MinVoltageGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 28
  %342 = ptrtoint ptr %MinVoltageGfx to i32
  call void @__asan_load2_noabort(i32 %342)
  %343 = load i16, ptr %MinVoltageGfx, align 4
  %conv224 = zext i16 %343 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %341, ptr noundef nonnull @.str.226, i32 noundef %conv224) #16
  %344 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load ptr, ptr %smu, align 8
  %346 = ptrtoint ptr %345 to i32
  call void @__asan_load4_noabort(i32 %346)
  %347 = load ptr, ptr %345, align 8
  %MinVoltageSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 29
  %348 = ptrtoint ptr %MinVoltageSoc to i32
  call void @__asan_load2_noabort(i32 %348)
  %349 = load i16, ptr %MinVoltageSoc, align 2
  %conv230 = zext i16 %349 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %347, ptr noundef nonnull @.str.229, i32 noundef %conv230) #16
  %350 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load ptr, ptr %smu, align 8
  %352 = ptrtoint ptr %351 to i32
  call void @__asan_load4_noabort(i32 %352)
  %353 = load ptr, ptr %351, align 8
  %MaxVoltageGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 30
  %354 = ptrtoint ptr %MaxVoltageGfx to i32
  call void @__asan_load2_noabort(i32 %354)
  %355 = load i16, ptr %MaxVoltageGfx, align 4
  %conv236 = zext i16 %355 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %353, ptr noundef nonnull @.str.232, i32 noundef %conv236) #16
  %356 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %smu, align 8
  %358 = ptrtoint ptr %357 to i32
  call void @__asan_load4_noabort(i32 %358)
  %359 = load ptr, ptr %357, align 8
  %MaxVoltageSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 31
  %360 = ptrtoint ptr %MaxVoltageSoc to i32
  call void @__asan_load2_noabort(i32 %360)
  %361 = load i16, ptr %MaxVoltageSoc, align 2
  %conv242 = zext i16 %361 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %359, ptr noundef nonnull @.str.235, i32 noundef %conv242) #16
  %362 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load ptr, ptr %smu, align 8
  %364 = ptrtoint ptr %363 to i32
  call void @__asan_load4_noabort(i32 %364)
  %365 = load ptr, ptr %363, align 8
  %LoadLineResistanceGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 32
  %366 = ptrtoint ptr %LoadLineResistanceGfx to i32
  call void @__asan_load2_noabort(i32 %366)
  %367 = load i16, ptr %LoadLineResistanceGfx, align 4
  %conv248 = zext i16 %367 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %365, ptr noundef nonnull @.str.238, i32 noundef %conv248) #16
  %368 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load ptr, ptr %smu, align 8
  %370 = ptrtoint ptr %369 to i32
  call void @__asan_load4_noabort(i32 %370)
  %371 = load ptr, ptr %369, align 8
  %LoadLineResistanceSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 33
  %372 = ptrtoint ptr %LoadLineResistanceSoc to i32
  call void @__asan_load2_noabort(i32 %372)
  %373 = load i16, ptr %LoadLineResistanceSoc, align 2
  %conv254 = zext i16 %373 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %371, ptr noundef nonnull @.str.241, i32 noundef %conv254) #16
  %374 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load ptr, ptr %smu, align 8
  %376 = ptrtoint ptr %375 to i32
  call void @__asan_load4_noabort(i32 %376)
  %377 = load ptr, ptr %375, align 8
  %VDDGFX_TVmin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 34
  %378 = ptrtoint ptr %VDDGFX_TVmin to i32
  call void @__asan_load2_noabort(i32 %378)
  %379 = load i16, ptr %VDDGFX_TVmin, align 4
  %conv260 = zext i16 %379 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %377, ptr noundef nonnull @.str.244, i32 noundef %conv260) #16
  %380 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load ptr, ptr %smu, align 8
  %382 = ptrtoint ptr %381 to i32
  call void @__asan_load4_noabort(i32 %382)
  %383 = load ptr, ptr %381, align 8
  %VDDSOC_TVmin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 35
  %384 = ptrtoint ptr %VDDSOC_TVmin to i32
  call void @__asan_load2_noabort(i32 %384)
  %385 = load i16, ptr %VDDSOC_TVmin, align 2
  %conv266 = zext i16 %385 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %383, ptr noundef nonnull @.str.247, i32 noundef %conv266) #16
  %386 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load ptr, ptr %smu, align 8
  %388 = ptrtoint ptr %387 to i32
  call void @__asan_load4_noabort(i32 %388)
  %389 = load ptr, ptr %387, align 8
  %VDDGFX_Vmin_HiTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 36
  %390 = ptrtoint ptr %VDDGFX_Vmin_HiTemp to i32
  call void @__asan_load2_noabort(i32 %390)
  %391 = load i16, ptr %VDDGFX_Vmin_HiTemp, align 4
  %conv272 = zext i16 %391 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %389, ptr noundef nonnull @.str.250, i32 noundef %conv272) #16
  %392 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load ptr, ptr %smu, align 8
  %394 = ptrtoint ptr %393 to i32
  call void @__asan_load4_noabort(i32 %394)
  %395 = load ptr, ptr %393, align 8
  %VDDGFX_Vmin_LoTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 37
  %396 = ptrtoint ptr %VDDGFX_Vmin_LoTemp to i32
  call void @__asan_load2_noabort(i32 %396)
  %397 = load i16, ptr %VDDGFX_Vmin_LoTemp, align 2
  %conv278 = zext i16 %397 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %395, ptr noundef nonnull @.str.253, i32 noundef %conv278) #16
  %398 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %smu, align 8
  %400 = ptrtoint ptr %399 to i32
  call void @__asan_load4_noabort(i32 %400)
  %401 = load ptr, ptr %399, align 8
  %VDDSOC_Vmin_HiTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 38
  %402 = ptrtoint ptr %VDDSOC_Vmin_HiTemp to i32
  call void @__asan_load2_noabort(i32 %402)
  %403 = load i16, ptr %VDDSOC_Vmin_HiTemp, align 4
  %conv284 = zext i16 %403 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %401, ptr noundef nonnull @.str.256, i32 noundef %conv284) #16
  %404 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %404)
  %405 = load ptr, ptr %smu, align 8
  %406 = ptrtoint ptr %405 to i32
  call void @__asan_load4_noabort(i32 %406)
  %407 = load ptr, ptr %405, align 8
  %VDDSOC_Vmin_LoTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 39
  %408 = ptrtoint ptr %VDDSOC_Vmin_LoTemp to i32
  call void @__asan_load2_noabort(i32 %408)
  %409 = load i16, ptr %VDDSOC_Vmin_LoTemp, align 2
  %conv290 = zext i16 %409 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %407, ptr noundef nonnull @.str.259, i32 noundef %conv290) #16
  %410 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load ptr, ptr %smu, align 8
  %412 = ptrtoint ptr %411 to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load ptr, ptr %411, align 8
  %VDDGFX_TVminHystersis = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 40
  %414 = ptrtoint ptr %VDDGFX_TVminHystersis to i32
  call void @__asan_load2_noabort(i32 %414)
  %415 = load i16, ptr %VDDGFX_TVminHystersis, align 4
  %conv296 = zext i16 %415 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %413, ptr noundef nonnull @.str.262, i32 noundef %conv296) #16
  %416 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load ptr, ptr %smu, align 8
  %418 = ptrtoint ptr %417 to i32
  call void @__asan_load4_noabort(i32 %418)
  %419 = load ptr, ptr %417, align 8
  %VDDSOC_TVminHystersis = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 41
  %420 = ptrtoint ptr %VDDSOC_TVminHystersis to i32
  call void @__asan_load2_noabort(i32 %420)
  %421 = load i16, ptr %VDDSOC_TVminHystersis, align 2
  %conv302 = zext i16 %421 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %419, ptr noundef nonnull @.str.265, i32 noundef %conv302) #16
  %422 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load ptr, ptr %smu, align 8
  %424 = ptrtoint ptr %423 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %423, align 8
  %DpmDescriptor = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42
  %426 = ptrtoint ptr %DpmDescriptor to i32
  call void @__asan_load1_noabort(i32 %426)
  %427 = load i8, ptr %DpmDescriptor, align 4
  %conv309 = zext i8 %427 to i32
  %SnapToDiscrete = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 1
  %428 = ptrtoint ptr %SnapToDiscrete to i32
  call void @__asan_load1_noabort(i32 %428)
  %429 = load i8, ptr %SnapToDiscrete, align 1
  %conv312 = zext i8 %429 to i32
  %NumDiscreteLevels = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 2
  %430 = ptrtoint ptr %NumDiscreteLevels to i32
  call void @__asan_load1_noabort(i32 %430)
  %431 = load i8, ptr %NumDiscreteLevels, align 2
  %conv315 = zext i8 %431 to i32
  %Padding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 3
  %432 = ptrtoint ptr %Padding to i32
  call void @__asan_load1_noabort(i32 %432)
  %433 = load i8, ptr %Padding, align 1
  %conv318 = zext i8 %433 to i32
  %ConversionToAvfsClk = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 4
  %434 = ptrtoint ptr %ConversionToAvfsClk to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load i32, ptr %ConversionToAvfsClk, align 4
  %b = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 4, i32 1
  %436 = ptrtoint ptr %b to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %b, align 4
  %SsCurve = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 5
  %438 = ptrtoint ptr %SsCurve to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load i32, ptr %SsCurve, align 4
  %b329 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 5, i32 1
  %440 = ptrtoint ptr %b329 to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load i32, ptr %b329, align 4
  %c = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 5, i32 2
  %442 = ptrtoint ptr %c to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load i32, ptr %c, align 4
  %SsFmin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 6
  %444 = ptrtoint ptr %SsFmin to i32
  call void @__asan_load2_noabort(i32 %444)
  %445 = load i16, ptr %SsFmin, align 4
  %conv335 = zext i16 %445 to i32
  %Padding16 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 0, i32 7
  %446 = ptrtoint ptr %Padding16 to i32
  call void @__asan_load2_noabort(i32 %446)
  %447 = load i16, ptr %Padding16, align 2
  %conv338 = zext i16 %447 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %425, ptr noundef nonnull @.str.268, i32 noundef %conv309, i32 noundef %conv312, i32 noundef %conv315, i32 noundef %conv318, i32 noundef %435, i32 noundef %437, i32 noundef %439, i32 noundef %441, i32 noundef %443, i32 noundef %conv335, i32 noundef %conv338) #16
  %448 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load ptr, ptr %smu, align 8
  %450 = ptrtoint ptr %449 to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load ptr, ptr %449, align 8
  %arrayidx345 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1
  %452 = ptrtoint ptr %arrayidx345 to i32
  call void @__asan_load1_noabort(i32 %452)
  %453 = load i8, ptr %arrayidx345, align 4
  %conv347 = zext i8 %453 to i32
  %SnapToDiscrete350 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 1
  %454 = ptrtoint ptr %SnapToDiscrete350 to i32
  call void @__asan_load1_noabort(i32 %454)
  %455 = load i8, ptr %SnapToDiscrete350, align 1
  %conv351 = zext i8 %455 to i32
  %NumDiscreteLevels354 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 2
  %456 = ptrtoint ptr %NumDiscreteLevels354 to i32
  call void @__asan_load1_noabort(i32 %456)
  %457 = load i8, ptr %NumDiscreteLevels354, align 2
  %conv355 = zext i8 %457 to i32
  %Padding358 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 3
  %458 = ptrtoint ptr %Padding358 to i32
  call void @__asan_load1_noabort(i32 %458)
  %459 = load i8, ptr %Padding358, align 1
  %conv359 = zext i8 %459 to i32
  %ConversionToAvfsClk362 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 4
  %460 = ptrtoint ptr %ConversionToAvfsClk362 to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load i32, ptr %ConversionToAvfsClk362, align 4
  %b367 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 4, i32 1
  %462 = ptrtoint ptr %b367 to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load i32, ptr %b367, align 4
  %SsCurve370 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 5
  %464 = ptrtoint ptr %SsCurve370 to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load i32, ptr %SsCurve370, align 4
  %b375 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 5, i32 1
  %466 = ptrtoint ptr %b375 to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load i32, ptr %b375, align 4
  %c379 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 5, i32 2
  %468 = ptrtoint ptr %c379 to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load i32, ptr %c379, align 4
  %SsFmin382 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 6
  %470 = ptrtoint ptr %SsFmin382 to i32
  call void @__asan_load2_noabort(i32 %470)
  %471 = load i16, ptr %SsFmin382, align 4
  %conv383 = zext i16 %471 to i32
  %Padding16386 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 1, i32 7
  %472 = ptrtoint ptr %Padding16386 to i32
  call void @__asan_load2_noabort(i32 %472)
  %473 = load i16, ptr %Padding16386, align 2
  %conv387 = zext i16 %473 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %451, ptr noundef nonnull @.str.271, i32 noundef %conv347, i32 noundef %conv351, i32 noundef %conv355, i32 noundef %conv359, i32 noundef %461, i32 noundef %463, i32 noundef %465, i32 noundef %467, i32 noundef %469, i32 noundef %conv383, i32 noundef %conv387) #16
  %474 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load ptr, ptr %smu, align 8
  %476 = ptrtoint ptr %475 to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load ptr, ptr %475, align 8
  %arrayidx394 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2
  %478 = ptrtoint ptr %arrayidx394 to i32
  call void @__asan_load1_noabort(i32 %478)
  %479 = load i8, ptr %arrayidx394, align 4
  %conv396 = zext i8 %479 to i32
  %SnapToDiscrete399 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 1
  %480 = ptrtoint ptr %SnapToDiscrete399 to i32
  call void @__asan_load1_noabort(i32 %480)
  %481 = load i8, ptr %SnapToDiscrete399, align 1
  %conv400 = zext i8 %481 to i32
  %NumDiscreteLevels403 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 2
  %482 = ptrtoint ptr %NumDiscreteLevels403 to i32
  call void @__asan_load1_noabort(i32 %482)
  %483 = load i8, ptr %NumDiscreteLevels403, align 2
  %conv404 = zext i8 %483 to i32
  %Padding407 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 3
  %484 = ptrtoint ptr %Padding407 to i32
  call void @__asan_load1_noabort(i32 %484)
  %485 = load i8, ptr %Padding407, align 1
  %conv408 = zext i8 %485 to i32
  %ConversionToAvfsClk411 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 4
  %486 = ptrtoint ptr %ConversionToAvfsClk411 to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load i32, ptr %ConversionToAvfsClk411, align 4
  %b416 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 4, i32 1
  %488 = ptrtoint ptr %b416 to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %b416, align 4
  %SsCurve419 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 5
  %490 = ptrtoint ptr %SsCurve419 to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %SsCurve419, align 4
  %b424 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 5, i32 1
  %492 = ptrtoint ptr %b424 to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load i32, ptr %b424, align 4
  %c428 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 5, i32 2
  %494 = ptrtoint ptr %c428 to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load i32, ptr %c428, align 4
  %SsFmin431 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 6
  %496 = ptrtoint ptr %SsFmin431 to i32
  call void @__asan_load2_noabort(i32 %496)
  %497 = load i16, ptr %SsFmin431, align 4
  %conv432 = zext i16 %497 to i32
  %Padding16435 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 2, i32 7
  %498 = ptrtoint ptr %Padding16435 to i32
  call void @__asan_load2_noabort(i32 %498)
  %499 = load i16, ptr %Padding16435, align 2
  %conv436 = zext i16 %499 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %477, ptr noundef nonnull @.str.274, i32 noundef %conv396, i32 noundef %conv400, i32 noundef %conv404, i32 noundef %conv408, i32 noundef %487, i32 noundef %489, i32 noundef %491, i32 noundef %493, i32 noundef %495, i32 noundef %conv432, i32 noundef %conv436) #16
  %500 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %smu, align 8
  %502 = ptrtoint ptr %501 to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load ptr, ptr %501, align 8
  %arrayidx443 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3
  %504 = ptrtoint ptr %arrayidx443 to i32
  call void @__asan_load1_noabort(i32 %504)
  %505 = load i8, ptr %arrayidx443, align 4
  %conv445 = zext i8 %505 to i32
  %SnapToDiscrete448 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 1
  %506 = ptrtoint ptr %SnapToDiscrete448 to i32
  call void @__asan_load1_noabort(i32 %506)
  %507 = load i8, ptr %SnapToDiscrete448, align 1
  %conv449 = zext i8 %507 to i32
  %NumDiscreteLevels452 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 2
  %508 = ptrtoint ptr %NumDiscreteLevels452 to i32
  call void @__asan_load1_noabort(i32 %508)
  %509 = load i8, ptr %NumDiscreteLevels452, align 2
  %conv453 = zext i8 %509 to i32
  %Padding456 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 3
  %510 = ptrtoint ptr %Padding456 to i32
  call void @__asan_load1_noabort(i32 %510)
  %511 = load i8, ptr %Padding456, align 1
  %conv457 = zext i8 %511 to i32
  %ConversionToAvfsClk460 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 4
  %512 = ptrtoint ptr %ConversionToAvfsClk460 to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load i32, ptr %ConversionToAvfsClk460, align 4
  %b465 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 4, i32 1
  %514 = ptrtoint ptr %b465 to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load i32, ptr %b465, align 4
  %SsCurve468 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 5
  %516 = ptrtoint ptr %SsCurve468 to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load i32, ptr %SsCurve468, align 4
  %b473 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 5, i32 1
  %518 = ptrtoint ptr %b473 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load i32, ptr %b473, align 4
  %c477 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 5, i32 2
  %520 = ptrtoint ptr %c477 to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load i32, ptr %c477, align 4
  %SsFmin480 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 6
  %522 = ptrtoint ptr %SsFmin480 to i32
  call void @__asan_load2_noabort(i32 %522)
  %523 = load i16, ptr %SsFmin480, align 4
  %conv481 = zext i16 %523 to i32
  %Padding16484 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 3, i32 7
  %524 = ptrtoint ptr %Padding16484 to i32
  call void @__asan_load2_noabort(i32 %524)
  %525 = load i16, ptr %Padding16484, align 2
  %conv485 = zext i16 %525 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %503, ptr noundef nonnull @.str.277, i32 noundef %conv445, i32 noundef %conv449, i32 noundef %conv453, i32 noundef %conv457, i32 noundef %513, i32 noundef %515, i32 noundef %517, i32 noundef %519, i32 noundef %521, i32 noundef %conv481, i32 noundef %conv485) #16
  %526 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %smu, align 8
  %528 = ptrtoint ptr %527 to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load ptr, ptr %527, align 8
  %arrayidx492 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4
  %530 = ptrtoint ptr %arrayidx492 to i32
  call void @__asan_load1_noabort(i32 %530)
  %531 = load i8, ptr %arrayidx492, align 4
  %conv494 = zext i8 %531 to i32
  %SnapToDiscrete497 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 1
  %532 = ptrtoint ptr %SnapToDiscrete497 to i32
  call void @__asan_load1_noabort(i32 %532)
  %533 = load i8, ptr %SnapToDiscrete497, align 1
  %conv498 = zext i8 %533 to i32
  %NumDiscreteLevels501 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 2
  %534 = ptrtoint ptr %NumDiscreteLevels501 to i32
  call void @__asan_load1_noabort(i32 %534)
  %535 = load i8, ptr %NumDiscreteLevels501, align 2
  %conv502 = zext i8 %535 to i32
  %Padding505 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 3
  %536 = ptrtoint ptr %Padding505 to i32
  call void @__asan_load1_noabort(i32 %536)
  %537 = load i8, ptr %Padding505, align 1
  %conv506 = zext i8 %537 to i32
  %ConversionToAvfsClk509 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 4
  %538 = ptrtoint ptr %ConversionToAvfsClk509 to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %ConversionToAvfsClk509, align 4
  %b514 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 4, i32 1
  %540 = ptrtoint ptr %b514 to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %b514, align 4
  %SsCurve517 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 5
  %542 = ptrtoint ptr %SsCurve517 to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %SsCurve517, align 4
  %b522 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 5, i32 1
  %544 = ptrtoint ptr %b522 to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %b522, align 4
  %c526 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 5, i32 2
  %546 = ptrtoint ptr %c526 to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %c526, align 4
  %SsFmin529 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 6
  %548 = ptrtoint ptr %SsFmin529 to i32
  call void @__asan_load2_noabort(i32 %548)
  %549 = load i16, ptr %SsFmin529, align 4
  %conv530 = zext i16 %549 to i32
  %Padding16533 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 4, i32 7
  %550 = ptrtoint ptr %Padding16533 to i32
  call void @__asan_load2_noabort(i32 %550)
  %551 = load i16, ptr %Padding16533, align 2
  %conv534 = zext i16 %551 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %529, ptr noundef nonnull @.str.280, i32 noundef %conv494, i32 noundef %conv498, i32 noundef %conv502, i32 noundef %conv506, i32 noundef %539, i32 noundef %541, i32 noundef %543, i32 noundef %545, i32 noundef %547, i32 noundef %conv530, i32 noundef %conv534) #16
  %552 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %smu, align 8
  %554 = ptrtoint ptr %553 to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %553, align 8
  %arrayidx541 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5
  %556 = ptrtoint ptr %arrayidx541 to i32
  call void @__asan_load1_noabort(i32 %556)
  %557 = load i8, ptr %arrayidx541, align 4
  %conv543 = zext i8 %557 to i32
  %SnapToDiscrete546 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 1
  %558 = ptrtoint ptr %SnapToDiscrete546 to i32
  call void @__asan_load1_noabort(i32 %558)
  %559 = load i8, ptr %SnapToDiscrete546, align 1
  %conv547 = zext i8 %559 to i32
  %NumDiscreteLevels550 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 2
  %560 = ptrtoint ptr %NumDiscreteLevels550 to i32
  call void @__asan_load1_noabort(i32 %560)
  %561 = load i8, ptr %NumDiscreteLevels550, align 2
  %conv551 = zext i8 %561 to i32
  %Padding554 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 3
  %562 = ptrtoint ptr %Padding554 to i32
  call void @__asan_load1_noabort(i32 %562)
  %563 = load i8, ptr %Padding554, align 1
  %conv555 = zext i8 %563 to i32
  %ConversionToAvfsClk558 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 4
  %564 = ptrtoint ptr %ConversionToAvfsClk558 to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load i32, ptr %ConversionToAvfsClk558, align 4
  %b563 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 4, i32 1
  %566 = ptrtoint ptr %b563 to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %b563, align 4
  %SsCurve566 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 5
  %568 = ptrtoint ptr %SsCurve566 to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load i32, ptr %SsCurve566, align 4
  %b571 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 5, i32 1
  %570 = ptrtoint ptr %b571 to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load i32, ptr %b571, align 4
  %c575 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 5, i32 2
  %572 = ptrtoint ptr %c575 to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load i32, ptr %c575, align 4
  %SsFmin578 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 6
  %574 = ptrtoint ptr %SsFmin578 to i32
  call void @__asan_load2_noabort(i32 %574)
  %575 = load i16, ptr %SsFmin578, align 4
  %conv579 = zext i16 %575 to i32
  %Padding16582 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 5, i32 7
  %576 = ptrtoint ptr %Padding16582 to i32
  call void @__asan_load2_noabort(i32 %576)
  %577 = load i16, ptr %Padding16582, align 2
  %conv583 = zext i16 %577 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %555, ptr noundef nonnull @.str.283, i32 noundef %conv543, i32 noundef %conv547, i32 noundef %conv551, i32 noundef %conv555, i32 noundef %565, i32 noundef %567, i32 noundef %569, i32 noundef %571, i32 noundef %573, i32 noundef %conv579, i32 noundef %conv583) #16
  %578 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load ptr, ptr %smu, align 8
  %580 = ptrtoint ptr %579 to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load ptr, ptr %579, align 8
  %arrayidx590 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6
  %582 = ptrtoint ptr %arrayidx590 to i32
  call void @__asan_load1_noabort(i32 %582)
  %583 = load i8, ptr %arrayidx590, align 4
  %conv592 = zext i8 %583 to i32
  %SnapToDiscrete595 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 1
  %584 = ptrtoint ptr %SnapToDiscrete595 to i32
  call void @__asan_load1_noabort(i32 %584)
  %585 = load i8, ptr %SnapToDiscrete595, align 1
  %conv596 = zext i8 %585 to i32
  %NumDiscreteLevels599 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 2
  %586 = ptrtoint ptr %NumDiscreteLevels599 to i32
  call void @__asan_load1_noabort(i32 %586)
  %587 = load i8, ptr %NumDiscreteLevels599, align 2
  %conv600 = zext i8 %587 to i32
  %Padding603 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 3
  %588 = ptrtoint ptr %Padding603 to i32
  call void @__asan_load1_noabort(i32 %588)
  %589 = load i8, ptr %Padding603, align 1
  %conv604 = zext i8 %589 to i32
  %ConversionToAvfsClk607 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 4
  %590 = ptrtoint ptr %ConversionToAvfsClk607 to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load i32, ptr %ConversionToAvfsClk607, align 4
  %b612 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 4, i32 1
  %592 = ptrtoint ptr %b612 to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load i32, ptr %b612, align 4
  %SsCurve615 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 5
  %594 = ptrtoint ptr %SsCurve615 to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %SsCurve615, align 4
  %b620 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 5, i32 1
  %596 = ptrtoint ptr %b620 to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load i32, ptr %b620, align 4
  %c624 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 5, i32 2
  %598 = ptrtoint ptr %c624 to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load i32, ptr %c624, align 4
  %SsFmin627 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 6
  %600 = ptrtoint ptr %SsFmin627 to i32
  call void @__asan_load2_noabort(i32 %600)
  %601 = load i16, ptr %SsFmin627, align 4
  %conv628 = zext i16 %601 to i32
  %Padding16631 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 6, i32 7
  %602 = ptrtoint ptr %Padding16631 to i32
  call void @__asan_load2_noabort(i32 %602)
  %603 = load i16, ptr %Padding16631, align 2
  %conv632 = zext i16 %603 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %581, ptr noundef nonnull @.str.286, i32 noundef %conv592, i32 noundef %conv596, i32 noundef %conv600, i32 noundef %conv604, i32 noundef %591, i32 noundef %593, i32 noundef %595, i32 noundef %597, i32 noundef %599, i32 noundef %conv628, i32 noundef %conv632) #16
  %604 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %smu, align 8
  %606 = ptrtoint ptr %605 to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load ptr, ptr %605, align 8
  %arrayidx639 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7
  %608 = ptrtoint ptr %arrayidx639 to i32
  call void @__asan_load1_noabort(i32 %608)
  %609 = load i8, ptr %arrayidx639, align 4
  %conv641 = zext i8 %609 to i32
  %SnapToDiscrete644 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 1
  %610 = ptrtoint ptr %SnapToDiscrete644 to i32
  call void @__asan_load1_noabort(i32 %610)
  %611 = load i8, ptr %SnapToDiscrete644, align 1
  %conv645 = zext i8 %611 to i32
  %NumDiscreteLevels648 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 2
  %612 = ptrtoint ptr %NumDiscreteLevels648 to i32
  call void @__asan_load1_noabort(i32 %612)
  %613 = load i8, ptr %NumDiscreteLevels648, align 2
  %conv649 = zext i8 %613 to i32
  %Padding652 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 3
  %614 = ptrtoint ptr %Padding652 to i32
  call void @__asan_load1_noabort(i32 %614)
  %615 = load i8, ptr %Padding652, align 1
  %conv653 = zext i8 %615 to i32
  %ConversionToAvfsClk656 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 4
  %616 = ptrtoint ptr %ConversionToAvfsClk656 to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load i32, ptr %ConversionToAvfsClk656, align 4
  %b661 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 4, i32 1
  %618 = ptrtoint ptr %b661 to i32
  call void @__asan_load4_noabort(i32 %618)
  %619 = load i32, ptr %b661, align 4
  %SsCurve664 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 5
  %620 = ptrtoint ptr %SsCurve664 to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load i32, ptr %SsCurve664, align 4
  %b669 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 5, i32 1
  %622 = ptrtoint ptr %b669 to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load i32, ptr %b669, align 4
  %c673 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 5, i32 2
  %624 = ptrtoint ptr %c673 to i32
  call void @__asan_load4_noabort(i32 %624)
  %625 = load i32, ptr %c673, align 4
  %SsFmin676 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 6
  %626 = ptrtoint ptr %SsFmin676 to i32
  call void @__asan_load2_noabort(i32 %626)
  %627 = load i16, ptr %SsFmin676, align 4
  %conv677 = zext i16 %627 to i32
  %Padding16680 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 42, i32 7, i32 7
  %628 = ptrtoint ptr %Padding16680 to i32
  call void @__asan_load2_noabort(i32 %628)
  %629 = load i16, ptr %Padding16680, align 2
  %conv681 = zext i16 %629 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %607, ptr noundef nonnull @.str.289, i32 noundef %conv641, i32 noundef %conv645, i32 noundef %conv649, i32 noundef %conv653, i32 noundef %617, i32 noundef %619, i32 noundef %621, i32 noundef %623, i32 noundef %625, i32 noundef %conv677, i32 noundef %conv681) #16
  %630 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %630)
  %631 = load ptr, ptr %smu, align 8
  %632 = ptrtoint ptr %631 to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %631, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %633, ptr noundef nonnull @.str.292) #16
  %634 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load ptr, ptr %smu, align 8
  %636 = ptrtoint ptr %635 to i32
  call void @__asan_load4_noabort(i32 %636)
  %637 = load ptr, ptr %635, align 8
  %arrayidx696 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 0
  %638 = ptrtoint ptr %arrayidx696 to i32
  call void @__asan_load2_noabort(i32 %638)
  %639 = load i16, ptr %arrayidx696, align 2
  %conv697 = zext i16 %639 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %637, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv697) #16
  %640 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %smu, align 8
  %642 = ptrtoint ptr %641 to i32
  call void @__asan_load4_noabort(i32 %642)
  %643 = load ptr, ptr %641, align 8
  %arrayidx696.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 1
  %644 = ptrtoint ptr %arrayidx696.1 to i32
  call void @__asan_load2_noabort(i32 %644)
  %645 = load i16, ptr %arrayidx696.1, align 2
  %conv697.1 = zext i16 %645 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %643, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv697.1) #16
  %646 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load ptr, ptr %smu, align 8
  %648 = ptrtoint ptr %647 to i32
  call void @__asan_load4_noabort(i32 %648)
  %649 = load ptr, ptr %647, align 8
  %arrayidx696.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 2
  %650 = ptrtoint ptr %arrayidx696.2 to i32
  call void @__asan_load2_noabort(i32 %650)
  %651 = load i16, ptr %arrayidx696.2, align 2
  %conv697.2 = zext i16 %651 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %649, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv697.2) #16
  %652 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load ptr, ptr %smu, align 8
  %654 = ptrtoint ptr %653 to i32
  call void @__asan_load4_noabort(i32 %654)
  %655 = load ptr, ptr %653, align 8
  %arrayidx696.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 3
  %656 = ptrtoint ptr %arrayidx696.3 to i32
  call void @__asan_load2_noabort(i32 %656)
  %657 = load i16, ptr %arrayidx696.3, align 2
  %conv697.3 = zext i16 %657 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %655, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv697.3) #16
  %658 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %658)
  %659 = load ptr, ptr %smu, align 8
  %660 = ptrtoint ptr %659 to i32
  call void @__asan_load4_noabort(i32 %660)
  %661 = load ptr, ptr %659, align 8
  %arrayidx696.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 4
  %662 = ptrtoint ptr %arrayidx696.4 to i32
  call void @__asan_load2_noabort(i32 %662)
  %663 = load i16, ptr %arrayidx696.4, align 2
  %conv697.4 = zext i16 %663 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %661, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv697.4) #16
  %664 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load ptr, ptr %smu, align 8
  %666 = ptrtoint ptr %665 to i32
  call void @__asan_load4_noabort(i32 %666)
  %667 = load ptr, ptr %665, align 8
  %arrayidx696.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 5
  %668 = ptrtoint ptr %arrayidx696.5 to i32
  call void @__asan_load2_noabort(i32 %668)
  %669 = load i16, ptr %arrayidx696.5, align 2
  %conv697.5 = zext i16 %669 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %667, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv697.5) #16
  %670 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %smu, align 8
  %672 = ptrtoint ptr %671 to i32
  call void @__asan_load4_noabort(i32 %672)
  %673 = load ptr, ptr %671, align 8
  %arrayidx696.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 6
  %674 = ptrtoint ptr %arrayidx696.6 to i32
  call void @__asan_load2_noabort(i32 %674)
  %675 = load i16, ptr %arrayidx696.6, align 2
  %conv697.6 = zext i16 %675 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %673, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv697.6) #16
  %676 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load ptr, ptr %smu, align 8
  %678 = ptrtoint ptr %677 to i32
  call void @__asan_load4_noabort(i32 %678)
  %679 = load ptr, ptr %677, align 8
  %arrayidx696.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 7
  %680 = ptrtoint ptr %arrayidx696.7 to i32
  call void @__asan_load2_noabort(i32 %680)
  %681 = load i16, ptr %arrayidx696.7, align 2
  %conv697.7 = zext i16 %681 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %679, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv697.7) #16
  %682 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load ptr, ptr %smu, align 8
  %684 = ptrtoint ptr %683 to i32
  call void @__asan_load4_noabort(i32 %684)
  %685 = load ptr, ptr %683, align 8
  %arrayidx696.8 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 8
  %686 = ptrtoint ptr %arrayidx696.8 to i32
  call void @__asan_load2_noabort(i32 %686)
  %687 = load i16, ptr %arrayidx696.8, align 2
  %conv697.8 = zext i16 %687 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %685, ptr noundef nonnull @.str.295, i32 noundef 8, i32 noundef %conv697.8) #16
  %688 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %688)
  %689 = load ptr, ptr %smu, align 8
  %690 = ptrtoint ptr %689 to i32
  call void @__asan_load4_noabort(i32 %690)
  %691 = load ptr, ptr %689, align 8
  %arrayidx696.9 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 9
  %692 = ptrtoint ptr %arrayidx696.9 to i32
  call void @__asan_load2_noabort(i32 %692)
  %693 = load i16, ptr %arrayidx696.9, align 2
  %conv697.9 = zext i16 %693 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %691, ptr noundef nonnull @.str.295, i32 noundef 9, i32 noundef %conv697.9) #16
  %694 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %694)
  %695 = load ptr, ptr %smu, align 8
  %696 = ptrtoint ptr %695 to i32
  call void @__asan_load4_noabort(i32 %696)
  %697 = load ptr, ptr %695, align 8
  %arrayidx696.10 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 10
  %698 = ptrtoint ptr %arrayidx696.10 to i32
  call void @__asan_load2_noabort(i32 %698)
  %699 = load i16, ptr %arrayidx696.10, align 2
  %conv697.10 = zext i16 %699 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %697, ptr noundef nonnull @.str.295, i32 noundef 10, i32 noundef %conv697.10) #16
  %700 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %700)
  %701 = load ptr, ptr %smu, align 8
  %702 = ptrtoint ptr %701 to i32
  call void @__asan_load4_noabort(i32 %702)
  %703 = load ptr, ptr %701, align 8
  %arrayidx696.11 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 11
  %704 = ptrtoint ptr %arrayidx696.11 to i32
  call void @__asan_load2_noabort(i32 %704)
  %705 = load i16, ptr %arrayidx696.11, align 2
  %conv697.11 = zext i16 %705 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %703, ptr noundef nonnull @.str.295, i32 noundef 11, i32 noundef %conv697.11) #16
  %706 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %706)
  %707 = load ptr, ptr %smu, align 8
  %708 = ptrtoint ptr %707 to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load ptr, ptr %707, align 8
  %arrayidx696.12 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 12
  %710 = ptrtoint ptr %arrayidx696.12 to i32
  call void @__asan_load2_noabort(i32 %710)
  %711 = load i16, ptr %arrayidx696.12, align 2
  %conv697.12 = zext i16 %711 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %709, ptr noundef nonnull @.str.295, i32 noundef 12, i32 noundef %conv697.12) #16
  %712 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %712)
  %713 = load ptr, ptr %smu, align 8
  %714 = ptrtoint ptr %713 to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %713, align 8
  %arrayidx696.13 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 13
  %716 = ptrtoint ptr %arrayidx696.13 to i32
  call void @__asan_load2_noabort(i32 %716)
  %717 = load i16, ptr %arrayidx696.13, align 2
  %conv697.13 = zext i16 %717 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %715, ptr noundef nonnull @.str.295, i32 noundef 13, i32 noundef %conv697.13) #16
  %718 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %718)
  %719 = load ptr, ptr %smu, align 8
  %720 = ptrtoint ptr %719 to i32
  call void @__asan_load4_noabort(i32 %720)
  %721 = load ptr, ptr %719, align 8
  %arrayidx696.14 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 14
  %722 = ptrtoint ptr %arrayidx696.14 to i32
  call void @__asan_load2_noabort(i32 %722)
  %723 = load i16, ptr %arrayidx696.14, align 2
  %conv697.14 = zext i16 %723 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %721, ptr noundef nonnull @.str.295, i32 noundef 14, i32 noundef %conv697.14) #16
  %724 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %724)
  %725 = load ptr, ptr %smu, align 8
  %726 = ptrtoint ptr %725 to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load ptr, ptr %725, align 8
  %arrayidx696.15 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 43, i32 15
  %728 = ptrtoint ptr %arrayidx696.15 to i32
  call void @__asan_load2_noabort(i32 %728)
  %729 = load i16, ptr %arrayidx696.15, align 2
  %conv697.15 = zext i16 %729 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %727, ptr noundef nonnull @.str.295, i32 noundef 15, i32 noundef %conv697.15) #16
  %730 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %730)
  %731 = load ptr, ptr %smu, align 8
  %732 = ptrtoint ptr %731 to i32
  call void @__asan_load4_noabort(i32 %732)
  %733 = load ptr, ptr %731, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %733, ptr noundef nonnull @.str.298) #16
  %734 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %734)
  %735 = load ptr, ptr %smu, align 8
  %736 = ptrtoint ptr %735 to i32
  call void @__asan_load4_noabort(i32 %736)
  %737 = load ptr, ptr %735, align 8
  %arrayidx715 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 0
  %738 = ptrtoint ptr %arrayidx715 to i32
  call void @__asan_load2_noabort(i32 %738)
  %739 = load i16, ptr %arrayidx715, align 2
  %conv716 = zext i16 %739 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %737, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv716) #16
  %740 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %740)
  %741 = load ptr, ptr %smu, align 8
  %742 = ptrtoint ptr %741 to i32
  call void @__asan_load4_noabort(i32 %742)
  %743 = load ptr, ptr %741, align 8
  %arrayidx715.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 1
  %744 = ptrtoint ptr %arrayidx715.1 to i32
  call void @__asan_load2_noabort(i32 %744)
  %745 = load i16, ptr %arrayidx715.1, align 2
  %conv716.1 = zext i16 %745 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %743, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv716.1) #16
  %746 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %746)
  %747 = load ptr, ptr %smu, align 8
  %748 = ptrtoint ptr %747 to i32
  call void @__asan_load4_noabort(i32 %748)
  %749 = load ptr, ptr %747, align 8
  %arrayidx715.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 2
  %750 = ptrtoint ptr %arrayidx715.2 to i32
  call void @__asan_load2_noabort(i32 %750)
  %751 = load i16, ptr %arrayidx715.2, align 2
  %conv716.2 = zext i16 %751 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %749, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv716.2) #16
  %752 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load ptr, ptr %smu, align 8
  %754 = ptrtoint ptr %753 to i32
  call void @__asan_load4_noabort(i32 %754)
  %755 = load ptr, ptr %753, align 8
  %arrayidx715.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 3
  %756 = ptrtoint ptr %arrayidx715.3 to i32
  call void @__asan_load2_noabort(i32 %756)
  %757 = load i16, ptr %arrayidx715.3, align 2
  %conv716.3 = zext i16 %757 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %755, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv716.3) #16
  %758 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %758)
  %759 = load ptr, ptr %smu, align 8
  %760 = ptrtoint ptr %759 to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load ptr, ptr %759, align 8
  %arrayidx715.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 4
  %762 = ptrtoint ptr %arrayidx715.4 to i32
  call void @__asan_load2_noabort(i32 %762)
  %763 = load i16, ptr %arrayidx715.4, align 2
  %conv716.4 = zext i16 %763 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %761, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv716.4) #16
  %764 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %764)
  %765 = load ptr, ptr %smu, align 8
  %766 = ptrtoint ptr %765 to i32
  call void @__asan_load4_noabort(i32 %766)
  %767 = load ptr, ptr %765, align 8
  %arrayidx715.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 5
  %768 = ptrtoint ptr %arrayidx715.5 to i32
  call void @__asan_load2_noabort(i32 %768)
  %769 = load i16, ptr %arrayidx715.5, align 2
  %conv716.5 = zext i16 %769 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %767, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv716.5) #16
  %770 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %770)
  %771 = load ptr, ptr %smu, align 8
  %772 = ptrtoint ptr %771 to i32
  call void @__asan_load4_noabort(i32 %772)
  %773 = load ptr, ptr %771, align 8
  %arrayidx715.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 6
  %774 = ptrtoint ptr %arrayidx715.6 to i32
  call void @__asan_load2_noabort(i32 %774)
  %775 = load i16, ptr %arrayidx715.6, align 2
  %conv716.6 = zext i16 %775 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %773, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv716.6) #16
  %776 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %776)
  %777 = load ptr, ptr %smu, align 8
  %778 = ptrtoint ptr %777 to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load ptr, ptr %777, align 8
  %arrayidx715.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 44, i32 7
  %780 = ptrtoint ptr %arrayidx715.7 to i32
  call void @__asan_load2_noabort(i32 %780)
  %781 = load i16, ptr %arrayidx715.7, align 2
  %conv716.7 = zext i16 %781 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %779, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv716.7) #16
  %782 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %782)
  %783 = load ptr, ptr %smu, align 8
  %784 = ptrtoint ptr %783 to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load ptr, ptr %783, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %785, ptr noundef nonnull @.str.303) #16
  %786 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load ptr, ptr %smu, align 8
  %788 = ptrtoint ptr %787 to i32
  call void @__asan_load4_noabort(i32 %788)
  %789 = load ptr, ptr %787, align 8
  %arrayidx734 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 0
  %790 = ptrtoint ptr %arrayidx734 to i32
  call void @__asan_load2_noabort(i32 %790)
  %791 = load i16, ptr %arrayidx734, align 2
  %conv735 = zext i16 %791 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %789, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv735) #16
  %792 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load ptr, ptr %smu, align 8
  %794 = ptrtoint ptr %793 to i32
  call void @__asan_load4_noabort(i32 %794)
  %795 = load ptr, ptr %793, align 8
  %arrayidx734.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 1
  %796 = ptrtoint ptr %arrayidx734.1 to i32
  call void @__asan_load2_noabort(i32 %796)
  %797 = load i16, ptr %arrayidx734.1, align 2
  %conv735.1 = zext i16 %797 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %795, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv735.1) #16
  %798 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load ptr, ptr %smu, align 8
  %800 = ptrtoint ptr %799 to i32
  call void @__asan_load4_noabort(i32 %800)
  %801 = load ptr, ptr %799, align 8
  %arrayidx734.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 2
  %802 = ptrtoint ptr %arrayidx734.2 to i32
  call void @__asan_load2_noabort(i32 %802)
  %803 = load i16, ptr %arrayidx734.2, align 2
  %conv735.2 = zext i16 %803 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %801, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv735.2) #16
  %804 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %smu, align 8
  %806 = ptrtoint ptr %805 to i32
  call void @__asan_load4_noabort(i32 %806)
  %807 = load ptr, ptr %805, align 8
  %arrayidx734.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 3
  %808 = ptrtoint ptr %arrayidx734.3 to i32
  call void @__asan_load2_noabort(i32 %808)
  %809 = load i16, ptr %arrayidx734.3, align 2
  %conv735.3 = zext i16 %809 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %807, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv735.3) #16
  %810 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %smu, align 8
  %812 = ptrtoint ptr %811 to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %811, align 8
  %arrayidx734.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 4
  %814 = ptrtoint ptr %arrayidx734.4 to i32
  call void @__asan_load2_noabort(i32 %814)
  %815 = load i16, ptr %arrayidx734.4, align 2
  %conv735.4 = zext i16 %815 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %813, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv735.4) #16
  %816 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %816)
  %817 = load ptr, ptr %smu, align 8
  %818 = ptrtoint ptr %817 to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %817, align 8
  %arrayidx734.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 5
  %820 = ptrtoint ptr %arrayidx734.5 to i32
  call void @__asan_load2_noabort(i32 %820)
  %821 = load i16, ptr %arrayidx734.5, align 2
  %conv735.5 = zext i16 %821 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %819, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv735.5) #16
  %822 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %822)
  %823 = load ptr, ptr %smu, align 8
  %824 = ptrtoint ptr %823 to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %823, align 8
  %arrayidx734.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 6
  %826 = ptrtoint ptr %arrayidx734.6 to i32
  call void @__asan_load2_noabort(i32 %826)
  %827 = load i16, ptr %arrayidx734.6, align 2
  %conv735.6 = zext i16 %827 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %825, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv735.6) #16
  %828 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %828)
  %829 = load ptr, ptr %smu, align 8
  %830 = ptrtoint ptr %829 to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load ptr, ptr %829, align 8
  %arrayidx734.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 45, i32 7
  %832 = ptrtoint ptr %arrayidx734.7 to i32
  call void @__asan_load2_noabort(i32 %832)
  %833 = load i16, ptr %arrayidx734.7, align 2
  %conv735.7 = zext i16 %833 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %831, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv735.7) #16
  %834 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %834)
  %835 = load ptr, ptr %smu, align 8
  %836 = ptrtoint ptr %835 to i32
  call void @__asan_load4_noabort(i32 %836)
  %837 = load ptr, ptr %835, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %837, ptr noundef nonnull @.str.308) #16
  %838 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load ptr, ptr %smu, align 8
  %840 = ptrtoint ptr %839 to i32
  call void @__asan_load4_noabort(i32 %840)
  %841 = load ptr, ptr %839, align 8
  %arrayidx753 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 0
  %842 = ptrtoint ptr %arrayidx753 to i32
  call void @__asan_load2_noabort(i32 %842)
  %843 = load i16, ptr %arrayidx753, align 2
  %conv754 = zext i16 %843 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %841, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv754) #16
  %844 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %844)
  %845 = load ptr, ptr %smu, align 8
  %846 = ptrtoint ptr %845 to i32
  call void @__asan_load4_noabort(i32 %846)
  %847 = load ptr, ptr %845, align 8
  %arrayidx753.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 1
  %848 = ptrtoint ptr %arrayidx753.1 to i32
  call void @__asan_load2_noabort(i32 %848)
  %849 = load i16, ptr %arrayidx753.1, align 2
  %conv754.1 = zext i16 %849 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %847, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv754.1) #16
  %850 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %850)
  %851 = load ptr, ptr %smu, align 8
  %852 = ptrtoint ptr %851 to i32
  call void @__asan_load4_noabort(i32 %852)
  %853 = load ptr, ptr %851, align 8
  %arrayidx753.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 2
  %854 = ptrtoint ptr %arrayidx753.2 to i32
  call void @__asan_load2_noabort(i32 %854)
  %855 = load i16, ptr %arrayidx753.2, align 2
  %conv754.2 = zext i16 %855 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %853, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv754.2) #16
  %856 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %856)
  %857 = load ptr, ptr %smu, align 8
  %858 = ptrtoint ptr %857 to i32
  call void @__asan_load4_noabort(i32 %858)
  %859 = load ptr, ptr %857, align 8
  %arrayidx753.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 3
  %860 = ptrtoint ptr %arrayidx753.3 to i32
  call void @__asan_load2_noabort(i32 %860)
  %861 = load i16, ptr %arrayidx753.3, align 2
  %conv754.3 = zext i16 %861 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %859, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv754.3) #16
  %862 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %862)
  %863 = load ptr, ptr %smu, align 8
  %864 = ptrtoint ptr %863 to i32
  call void @__asan_load4_noabort(i32 %864)
  %865 = load ptr, ptr %863, align 8
  %arrayidx753.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 4
  %866 = ptrtoint ptr %arrayidx753.4 to i32
  call void @__asan_load2_noabort(i32 %866)
  %867 = load i16, ptr %arrayidx753.4, align 2
  %conv754.4 = zext i16 %867 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %865, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv754.4) #16
  %868 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %868)
  %869 = load ptr, ptr %smu, align 8
  %870 = ptrtoint ptr %869 to i32
  call void @__asan_load4_noabort(i32 %870)
  %871 = load ptr, ptr %869, align 8
  %arrayidx753.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 5
  %872 = ptrtoint ptr %arrayidx753.5 to i32
  call void @__asan_load2_noabort(i32 %872)
  %873 = load i16, ptr %arrayidx753.5, align 2
  %conv754.5 = zext i16 %873 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %871, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv754.5) #16
  %874 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %874)
  %875 = load ptr, ptr %smu, align 8
  %876 = ptrtoint ptr %875 to i32
  call void @__asan_load4_noabort(i32 %876)
  %877 = load ptr, ptr %875, align 8
  %arrayidx753.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 6
  %878 = ptrtoint ptr %arrayidx753.6 to i32
  call void @__asan_load2_noabort(i32 %878)
  %879 = load i16, ptr %arrayidx753.6, align 2
  %conv754.6 = zext i16 %879 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %877, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv754.6) #16
  %880 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %880)
  %881 = load ptr, ptr %smu, align 8
  %882 = ptrtoint ptr %881 to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load ptr, ptr %881, align 8
  %arrayidx753.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 46, i32 7
  %884 = ptrtoint ptr %arrayidx753.7 to i32
  call void @__asan_load2_noabort(i32 %884)
  %885 = load i16, ptr %arrayidx753.7, align 2
  %conv754.7 = zext i16 %885 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %883, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv754.7) #16
  %886 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %886)
  %887 = load ptr, ptr %smu, align 8
  %888 = ptrtoint ptr %887 to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %887, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %889, ptr noundef nonnull @.str.313) #16
  %890 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load ptr, ptr %smu, align 8
  %892 = ptrtoint ptr %891 to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load ptr, ptr %891, align 8
  %arrayidx772 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 47, i32 0
  %894 = ptrtoint ptr %arrayidx772 to i32
  call void @__asan_load2_noabort(i32 %894)
  %895 = load i16, ptr %arrayidx772, align 2
  %conv773 = zext i16 %895 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %893, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv773) #16
  %896 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %896)
  %897 = load ptr, ptr %smu, align 8
  %898 = ptrtoint ptr %897 to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load ptr, ptr %897, align 8
  %arrayidx772.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 47, i32 1
  %900 = ptrtoint ptr %arrayidx772.1 to i32
  call void @__asan_load2_noabort(i32 %900)
  %901 = load i16, ptr %arrayidx772.1, align 2
  %conv773.1 = zext i16 %901 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %899, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv773.1) #16
  %902 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %902)
  %903 = load ptr, ptr %smu, align 8
  %904 = ptrtoint ptr %903 to i32
  call void @__asan_load4_noabort(i32 %904)
  %905 = load ptr, ptr %903, align 8
  %arrayidx772.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 47, i32 2
  %906 = ptrtoint ptr %arrayidx772.2 to i32
  call void @__asan_load2_noabort(i32 %906)
  %907 = load i16, ptr %arrayidx772.2, align 2
  %conv773.2 = zext i16 %907 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %905, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv773.2) #16
  %908 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %908)
  %909 = load ptr, ptr %smu, align 8
  %910 = ptrtoint ptr %909 to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load ptr, ptr %909, align 8
  %arrayidx772.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 47, i32 3
  %912 = ptrtoint ptr %arrayidx772.3 to i32
  call void @__asan_load2_noabort(i32 %912)
  %913 = load i16, ptr %arrayidx772.3, align 2
  %conv773.3 = zext i16 %913 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %911, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv773.3) #16
  %914 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %914)
  %915 = load ptr, ptr %smu, align 8
  %916 = ptrtoint ptr %915 to i32
  call void @__asan_load4_noabort(i32 %916)
  %917 = load ptr, ptr %915, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %917, ptr noundef nonnull @.str.318) #16
  %918 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load ptr, ptr %smu, align 8
  %920 = ptrtoint ptr %919 to i32
  call void @__asan_load4_noabort(i32 %920)
  %921 = load ptr, ptr %919, align 8
  %arrayidx791 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 0
  %922 = ptrtoint ptr %arrayidx791 to i32
  call void @__asan_load2_noabort(i32 %922)
  %923 = load i16, ptr %arrayidx791, align 2
  %conv792 = zext i16 %923 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %921, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv792) #16
  %924 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load ptr, ptr %smu, align 8
  %926 = ptrtoint ptr %925 to i32
  call void @__asan_load4_noabort(i32 %926)
  %927 = load ptr, ptr %925, align 8
  %arrayidx791.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 1
  %928 = ptrtoint ptr %arrayidx791.1 to i32
  call void @__asan_load2_noabort(i32 %928)
  %929 = load i16, ptr %arrayidx791.1, align 2
  %conv792.1 = zext i16 %929 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %927, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv792.1) #16
  %930 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %930)
  %931 = load ptr, ptr %smu, align 8
  %932 = ptrtoint ptr %931 to i32
  call void @__asan_load4_noabort(i32 %932)
  %933 = load ptr, ptr %931, align 8
  %arrayidx791.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 2
  %934 = ptrtoint ptr %arrayidx791.2 to i32
  call void @__asan_load2_noabort(i32 %934)
  %935 = load i16, ptr %arrayidx791.2, align 2
  %conv792.2 = zext i16 %935 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %933, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv792.2) #16
  %936 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load ptr, ptr %smu, align 8
  %938 = ptrtoint ptr %937 to i32
  call void @__asan_load4_noabort(i32 %938)
  %939 = load ptr, ptr %937, align 8
  %arrayidx791.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 3
  %940 = ptrtoint ptr %arrayidx791.3 to i32
  call void @__asan_load2_noabort(i32 %940)
  %941 = load i16, ptr %arrayidx791.3, align 2
  %conv792.3 = zext i16 %941 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %939, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv792.3) #16
  %942 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %942)
  %943 = load ptr, ptr %smu, align 8
  %944 = ptrtoint ptr %943 to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load ptr, ptr %943, align 8
  %arrayidx791.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 4
  %946 = ptrtoint ptr %arrayidx791.4 to i32
  call void @__asan_load2_noabort(i32 %946)
  %947 = load i16, ptr %arrayidx791.4, align 2
  %conv792.4 = zext i16 %947 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %945, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv792.4) #16
  %948 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %948)
  %949 = load ptr, ptr %smu, align 8
  %950 = ptrtoint ptr %949 to i32
  call void @__asan_load4_noabort(i32 %950)
  %951 = load ptr, ptr %949, align 8
  %arrayidx791.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 5
  %952 = ptrtoint ptr %arrayidx791.5 to i32
  call void @__asan_load2_noabort(i32 %952)
  %953 = load i16, ptr %arrayidx791.5, align 2
  %conv792.5 = zext i16 %953 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %951, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv792.5) #16
  %954 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %954)
  %955 = load ptr, ptr %smu, align 8
  %956 = ptrtoint ptr %955 to i32
  call void @__asan_load4_noabort(i32 %956)
  %957 = load ptr, ptr %955, align 8
  %arrayidx791.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 6
  %958 = ptrtoint ptr %arrayidx791.6 to i32
  call void @__asan_load2_noabort(i32 %958)
  %959 = load i16, ptr %arrayidx791.6, align 2
  %conv792.6 = zext i16 %959 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %957, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv792.6) #16
  %960 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %960)
  %961 = load ptr, ptr %smu, align 8
  %962 = ptrtoint ptr %961 to i32
  call void @__asan_load4_noabort(i32 %962)
  %963 = load ptr, ptr %961, align 8
  %arrayidx791.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 53, i32 7
  %964 = ptrtoint ptr %arrayidx791.7 to i32
  call void @__asan_load2_noabort(i32 %964)
  %965 = load i16, ptr %arrayidx791.7, align 2
  %conv792.7 = zext i16 %965 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %963, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv792.7) #16
  %966 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load ptr, ptr %smu, align 8
  %968 = ptrtoint ptr %967 to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %967, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %969, ptr noundef nonnull @.str.323) #16
  %970 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %smu, align 8
  %972 = ptrtoint ptr %971 to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load ptr, ptr %971, align 8
  %DcModeMaxFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 56
  %974 = ptrtoint ptr %DcModeMaxFreq to i32
  call void @__asan_load4_noabort(i32 %974)
  %975 = load i32, ptr %DcModeMaxFreq, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %973, ptr noundef nonnull @.str.326, i32 noundef %975) #16
  %976 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %976)
  %977 = load ptr, ptr %smu, align 8
  %978 = ptrtoint ptr %977 to i32
  call void @__asan_load4_noabort(i32 %978)
  %979 = load ptr, ptr %977, align 8
  %arrayidx813 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 1
  %980 = ptrtoint ptr %arrayidx813 to i32
  call void @__asan_load4_noabort(i32 %980)
  %981 = load i32, ptr %arrayidx813, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %979, ptr noundef nonnull @.str.329, i32 noundef %981) #16
  %982 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %982)
  %983 = load ptr, ptr %smu, align 8
  %984 = ptrtoint ptr %983 to i32
  call void @__asan_load4_noabort(i32 %984)
  %985 = load ptr, ptr %983, align 8
  %arrayidx820 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 2
  %986 = ptrtoint ptr %arrayidx820 to i32
  call void @__asan_load4_noabort(i32 %986)
  %987 = load i32, ptr %arrayidx820, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %985, ptr noundef nonnull @.str.332, i32 noundef %987) #16
  %988 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load ptr, ptr %smu, align 8
  %990 = ptrtoint ptr %989 to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load ptr, ptr %989, align 8
  %arrayidx827 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 3
  %992 = ptrtoint ptr %arrayidx827 to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load i32, ptr %arrayidx827, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %991, ptr noundef nonnull @.str.335, i32 noundef %993) #16
  %994 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load ptr, ptr %smu, align 8
  %996 = ptrtoint ptr %995 to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load ptr, ptr %995, align 8
  %arrayidx834 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 4
  %998 = ptrtoint ptr %arrayidx834 to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load i32, ptr %arrayidx834, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %997, ptr noundef nonnull @.str.338, i32 noundef %999) #16
  %1000 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1000)
  %1001 = load ptr, ptr %smu, align 8
  %1002 = ptrtoint ptr %1001 to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load ptr, ptr %1001, align 8
  %arrayidx841 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 5
  %1004 = ptrtoint ptr %arrayidx841 to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load i32, ptr %arrayidx841, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1003, ptr noundef nonnull @.str.341, i32 noundef %1005) #16
  %1006 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1006)
  %1007 = load ptr, ptr %smu, align 8
  %1008 = ptrtoint ptr %1007 to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %1007, align 8
  %arrayidx848 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 6
  %1010 = ptrtoint ptr %arrayidx848 to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load i32, ptr %arrayidx848, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1009, ptr noundef nonnull @.str.344, i32 noundef %1011) #16
  %1012 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1012)
  %1013 = load ptr, ptr %smu, align 8
  %1014 = ptrtoint ptr %1013 to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %1013, align 8
  %arrayidx855 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 56, i32 7
  %1016 = ptrtoint ptr %arrayidx855 to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load i32, ptr %arrayidx855, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1015, ptr noundef nonnull @.str.347, i32 noundef %1017) #16
  %1018 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1018)
  %1019 = load ptr, ptr %smu, align 8
  %1020 = ptrtoint ptr %1019 to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load ptr, ptr %1019, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1021, ptr noundef nonnull @.str.350) #16
  %1022 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load ptr, ptr %smu, align 8
  %1024 = ptrtoint ptr %1023 to i32
  call void @__asan_load4_noabort(i32 %1024)
  %1025 = load ptr, ptr %1023, align 8
  %arrayidx870 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 57, i32 0
  %1026 = ptrtoint ptr %arrayidx870 to i32
  call void @__asan_load1_noabort(i32 %1026)
  %1027 = load i8, ptr %arrayidx870, align 1
  %conv871 = zext i8 %1027 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1025, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv871) #16
  %1028 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load ptr, ptr %smu, align 8
  %1030 = ptrtoint ptr %1029 to i32
  call void @__asan_load4_noabort(i32 %1030)
  %1031 = load ptr, ptr %1029, align 8
  %arrayidx870.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 57, i32 1
  %1032 = ptrtoint ptr %arrayidx870.1 to i32
  call void @__asan_load1_noabort(i32 %1032)
  %1033 = load i8, ptr %arrayidx870.1, align 1
  %conv871.1 = zext i8 %1033 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1031, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv871.1) #16
  %1034 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load ptr, ptr %smu, align 8
  %1036 = ptrtoint ptr %1035 to i32
  call void @__asan_load4_noabort(i32 %1036)
  %1037 = load ptr, ptr %1035, align 8
  %arrayidx870.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 57, i32 2
  %1038 = ptrtoint ptr %arrayidx870.2 to i32
  call void @__asan_load1_noabort(i32 %1038)
  %1039 = load i8, ptr %arrayidx870.2, align 1
  %conv871.2 = zext i8 %1039 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1037, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv871.2) #16
  %1040 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1040)
  %1041 = load ptr, ptr %smu, align 8
  %1042 = ptrtoint ptr %1041 to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %1041, align 8
  %arrayidx870.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 57, i32 3
  %1044 = ptrtoint ptr %arrayidx870.3 to i32
  call void @__asan_load1_noabort(i32 %1044)
  %1045 = load i8, ptr %arrayidx870.3, align 1
  %conv871.3 = zext i8 %1045 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1043, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv871.3) #16
  %1046 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1046)
  %1047 = load ptr, ptr %smu, align 8
  %1048 = ptrtoint ptr %1047 to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %1047, align 8
  %FclkBoostFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 58
  %1050 = ptrtoint ptr %FclkBoostFreq to i32
  call void @__asan_load2_noabort(i32 %1050)
  %1051 = load i16, ptr %FclkBoostFreq, align 4
  %conv880 = zext i16 %1051 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1049, ptr noundef nonnull @.str.356, i32 noundef %conv880) #16
  %1052 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load ptr, ptr %smu, align 8
  %1054 = ptrtoint ptr %1053 to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load ptr, ptr %1053, align 8
  %FclkParamPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 59
  %1056 = ptrtoint ptr %FclkParamPadding to i32
  call void @__asan_load2_noabort(i32 %1056)
  %1057 = load i16, ptr %FclkParamPadding, align 2
  %conv886 = zext i16 %1057 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1055, ptr noundef nonnull @.str.359, i32 noundef %conv886) #16
  %1058 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %smu, align 8
  %1060 = ptrtoint ptr %1059 to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load ptr, ptr %1059, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1061, ptr noundef nonnull @.str.362) #16
  %1062 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1062)
  %1063 = load ptr, ptr %smu, align 8
  %1064 = ptrtoint ptr %1063 to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load ptr, ptr %1063, align 8
  %arrayidx901 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 60, i32 0
  %1066 = ptrtoint ptr %arrayidx901 to i32
  call void @__asan_load2_noabort(i32 %1066)
  %1067 = load i16, ptr %arrayidx901, align 2
  %conv902 = zext i16 %1067 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1065, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv902) #16
  %1068 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load ptr, ptr %smu, align 8
  %1070 = ptrtoint ptr %1069 to i32
  call void @__asan_load4_noabort(i32 %1070)
  %1071 = load ptr, ptr %1069, align 8
  %arrayidx901.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 60, i32 1
  %1072 = ptrtoint ptr %arrayidx901.1 to i32
  call void @__asan_load2_noabort(i32 %1072)
  %1073 = load i16, ptr %arrayidx901.1, align 2
  %conv902.1 = zext i16 %1073 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1071, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv902.1) #16
  %1074 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1074)
  %1075 = load ptr, ptr %smu, align 8
  %1076 = ptrtoint ptr %1075 to i32
  call void @__asan_load4_noabort(i32 %1076)
  %1077 = load ptr, ptr %1075, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1077, ptr noundef nonnull @.str.367) #16
  %1078 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1078)
  %1079 = load ptr, ptr %smu, align 8
  %1080 = ptrtoint ptr %1079 to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load ptr, ptr %1079, align 8
  %arrayidx920 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 61, i32 0
  %1082 = ptrtoint ptr %arrayidx920 to i32
  call void @__asan_load2_noabort(i32 %1082)
  %1083 = load i16, ptr %arrayidx920, align 2
  %conv921 = zext i16 %1083 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1081, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv921) #16
  %1084 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1084)
  %1085 = load ptr, ptr %smu, align 8
  %1086 = ptrtoint ptr %1085 to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %1085, align 8
  %arrayidx920.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 61, i32 1
  %1088 = ptrtoint ptr %arrayidx920.1 to i32
  call void @__asan_load2_noabort(i32 %1088)
  %1089 = load i16, ptr %arrayidx920.1, align 2
  %conv921.1 = zext i16 %1089 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1087, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv921.1) #16
  %1090 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1090)
  %1091 = load ptr, ptr %smu, align 8
  %1092 = ptrtoint ptr %1091 to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load ptr, ptr %1091, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1093, ptr noundef nonnull @.str.372) #16
  %1094 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1094)
  %1095 = load ptr, ptr %smu, align 8
  %1096 = ptrtoint ptr %1095 to i32
  call void @__asan_load4_noabort(i32 %1096)
  %1097 = load ptr, ptr %1095, align 8
  %arrayidx939 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 62, i32 0
  %1098 = ptrtoint ptr %arrayidx939 to i32
  call void @__asan_load2_noabort(i32 %1098)
  %1099 = load i16, ptr %arrayidx939, align 2
  %conv940 = zext i16 %1099 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1097, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv940) #16
  %1100 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1100)
  %1101 = load ptr, ptr %smu, align 8
  %1102 = ptrtoint ptr %1101 to i32
  call void @__asan_load4_noabort(i32 %1102)
  %1103 = load ptr, ptr %1101, align 8
  %arrayidx939.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 62, i32 1
  %1104 = ptrtoint ptr %arrayidx939.1 to i32
  call void @__asan_load2_noabort(i32 %1104)
  %1105 = load i16, ptr %arrayidx939.1, align 2
  %conv940.1 = zext i16 %1105 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1103, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv940.1) #16
  %1106 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1106)
  %1107 = load ptr, ptr %smu, align 8
  %1108 = ptrtoint ptr %1107 to i32
  call void @__asan_load4_noabort(i32 %1108)
  %1109 = load ptr, ptr %1107, align 8
  %arrayidx939.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 62, i32 2
  %1110 = ptrtoint ptr %arrayidx939.2 to i32
  call void @__asan_load2_noabort(i32 %1110)
  %1111 = load i16, ptr %arrayidx939.2, align 2
  %conv940.2 = zext i16 %1111 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1109, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv940.2) #16
  %1112 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1112)
  %1113 = load ptr, ptr %smu, align 8
  %1114 = ptrtoint ptr %1113 to i32
  call void @__asan_load4_noabort(i32 %1114)
  %1115 = load ptr, ptr %1113, align 8
  %arrayidx939.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 62, i32 3
  %1116 = ptrtoint ptr %arrayidx939.3 to i32
  call void @__asan_load2_noabort(i32 %1116)
  %1117 = load i16, ptr %arrayidx939.3, align 2
  %conv940.3 = zext i16 %1117 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1115, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv940.3) #16
  %1118 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1118)
  %1119 = load ptr, ptr %smu, align 8
  %1120 = ptrtoint ptr %1119 to i32
  call void @__asan_load4_noabort(i32 %1120)
  %1121 = load ptr, ptr %1119, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1121, ptr noundef nonnull @.str.377) #16
  %1122 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load ptr, ptr %smu, align 8
  %1124 = ptrtoint ptr %1123 to i32
  call void @__asan_load4_noabort(i32 %1124)
  %1125 = load ptr, ptr %1123, align 8
  %arrayidx958 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 63, i32 0
  %1126 = ptrtoint ptr %arrayidx958 to i32
  call void @__asan_load2_noabort(i32 %1126)
  %1127 = load i16, ptr %arrayidx958, align 2
  %conv959 = zext i16 %1127 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1125, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv959) #16
  %1128 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load ptr, ptr %smu, align 8
  %1130 = ptrtoint ptr %1129 to i32
  call void @__asan_load4_noabort(i32 %1130)
  %1131 = load ptr, ptr %1129, align 8
  %arrayidx958.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 63, i32 1
  %1132 = ptrtoint ptr %arrayidx958.1 to i32
  call void @__asan_load2_noabort(i32 %1132)
  %1133 = load i16, ptr %arrayidx958.1, align 2
  %conv959.1 = zext i16 %1133 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1131, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv959.1) #16
  %1134 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load ptr, ptr %smu, align 8
  %1136 = ptrtoint ptr %1135 to i32
  call void @__asan_load4_noabort(i32 %1136)
  %1137 = load ptr, ptr %1135, align 8
  %arrayidx958.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 63, i32 2
  %1138 = ptrtoint ptr %arrayidx958.2 to i32
  call void @__asan_load2_noabort(i32 %1138)
  %1139 = load i16, ptr %arrayidx958.2, align 2
  %conv959.2 = zext i16 %1139 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1137, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv959.2) #16
  %1140 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load ptr, ptr %smu, align 8
  %1142 = ptrtoint ptr %1141 to i32
  call void @__asan_load4_noabort(i32 %1142)
  %1143 = load ptr, ptr %1141, align 8
  %arrayidx958.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 63, i32 3
  %1144 = ptrtoint ptr %arrayidx958.3 to i32
  call void @__asan_load2_noabort(i32 %1144)
  %1145 = load i16, ptr %arrayidx958.3, align 2
  %conv959.3 = zext i16 %1145 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1143, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv959.3) #16
  %1146 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load ptr, ptr %smu, align 8
  %1148 = ptrtoint ptr %1147 to i32
  call void @__asan_load4_noabort(i32 %1148)
  %1149 = load ptr, ptr %1147, align 8
  %GfxclkFgfxoffEntry = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 64
  %1150 = ptrtoint ptr %GfxclkFgfxoffEntry to i32
  call void @__asan_load2_noabort(i32 %1150)
  %1151 = load i16, ptr %GfxclkFgfxoffEntry, align 4
  %conv968 = zext i16 %1151 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1149, ptr noundef nonnull @.str.382, i32 noundef %conv968) #16
  %1152 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load ptr, ptr %smu, align 8
  %1154 = ptrtoint ptr %1153 to i32
  call void @__asan_load4_noabort(i32 %1154)
  %1155 = load ptr, ptr %1153, align 8
  %GfxclkFinit = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 65
  %1156 = ptrtoint ptr %GfxclkFinit to i32
  call void @__asan_load2_noabort(i32 %1156)
  %1157 = load i16, ptr %GfxclkFinit, align 2
  %conv974 = zext i16 %1157 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1155, ptr noundef nonnull @.str.385, i32 noundef %conv974) #16
  %1158 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load ptr, ptr %smu, align 8
  %1160 = ptrtoint ptr %1159 to i32
  call void @__asan_load4_noabort(i32 %1160)
  %1161 = load ptr, ptr %1159, align 8
  %GfxclkFidle = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 66
  %1162 = ptrtoint ptr %GfxclkFidle to i32
  call void @__asan_load2_noabort(i32 %1162)
  %1163 = load i16, ptr %GfxclkFidle, align 4
  %conv980 = zext i16 %1163 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1161, ptr noundef nonnull @.str.388, i32 noundef %conv980) #16
  %1164 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %smu, align 8
  %1166 = ptrtoint ptr %1165 to i32
  call void @__asan_load4_noabort(i32 %1166)
  %1167 = load ptr, ptr %1165, align 8
  %GfxclkSource = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 67
  %1168 = ptrtoint ptr %GfxclkSource to i32
  call void @__asan_load1_noabort(i32 %1168)
  %1169 = load i8, ptr %GfxclkSource, align 2
  %conv986 = zext i8 %1169 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1167, ptr noundef nonnull @.str.391, i32 noundef %conv986) #16
  %1170 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load ptr, ptr %smu, align 8
  %1172 = ptrtoint ptr %1171 to i32
  call void @__asan_load4_noabort(i32 %1172)
  %1173 = load ptr, ptr %1171, align 8
  %GfxclkPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 68
  %1174 = ptrtoint ptr %GfxclkPadding to i32
  call void @__asan_load1_noabort(i32 %1174)
  %1175 = load i8, ptr %GfxclkPadding, align 1
  %conv992 = zext i8 %1175 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1173, ptr noundef nonnull @.str.394, i32 noundef %conv992) #16
  %1176 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %smu, align 8
  %1178 = ptrtoint ptr %1177 to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load ptr, ptr %1177, align 8
  %GfxGpoSubFeatureMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 69
  %1180 = ptrtoint ptr %GfxGpoSubFeatureMask to i32
  call void @__asan_load1_noabort(i32 %1180)
  %1181 = load i8, ptr %GfxGpoSubFeatureMask, align 4
  %conv998 = zext i8 %1181 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1179, ptr noundef nonnull @.str.397, i32 noundef %conv998) #16
  %1182 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load ptr, ptr %smu, align 8
  %1184 = ptrtoint ptr %1183 to i32
  call void @__asan_load4_noabort(i32 %1184)
  %1185 = load ptr, ptr %1183, align 8
  %GfxGpoEnabledWorkPolicyMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 70
  %1186 = ptrtoint ptr %GfxGpoEnabledWorkPolicyMask to i32
  call void @__asan_load1_noabort(i32 %1186)
  %1187 = load i8, ptr %GfxGpoEnabledWorkPolicyMask, align 1
  %conv1004 = zext i8 %1187 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1185, ptr noundef nonnull @.str.400, i32 noundef %conv1004) #16
  %1188 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load ptr, ptr %smu, align 8
  %1190 = ptrtoint ptr %1189 to i32
  call void @__asan_load4_noabort(i32 %1190)
  %1191 = load ptr, ptr %1189, align 8
  %GfxGpoDisabledWorkPolicyMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 71
  %1192 = ptrtoint ptr %GfxGpoDisabledWorkPolicyMask to i32
  call void @__asan_load1_noabort(i32 %1192)
  %1193 = load i8, ptr %GfxGpoDisabledWorkPolicyMask, align 2
  %conv1010 = zext i8 %1193 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1191, ptr noundef nonnull @.str.403, i32 noundef %conv1010) #16
  %1194 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %smu, align 8
  %1196 = ptrtoint ptr %1195 to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load ptr, ptr %1195, align 8
  %GfxGpoPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 72
  %1198 = ptrtoint ptr %GfxGpoPadding to i32
  call void @__asan_load1_noabort(i32 %1198)
  %1199 = load i8, ptr %GfxGpoPadding, align 1
  %conv1017 = zext i8 %1199 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1197, ptr noundef nonnull @.str.406, i32 noundef %conv1017) #16
  %1200 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load ptr, ptr %smu, align 8
  %1202 = ptrtoint ptr %1201 to i32
  call void @__asan_load4_noabort(i32 %1202)
  %1203 = load ptr, ptr %1201, align 8
  %GfxGpoVotingAllow = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 73
  %1204 = ptrtoint ptr %GfxGpoVotingAllow to i32
  call void @__asan_load4_noabort(i32 %1204)
  %1205 = load i32, ptr %GfxGpoVotingAllow, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1203, ptr noundef nonnull @.str.409, i32 noundef %1205) #16
  %1206 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load ptr, ptr %smu, align 8
  %1208 = ptrtoint ptr %1207 to i32
  call void @__asan_load4_noabort(i32 %1208)
  %1209 = load ptr, ptr %1207, align 8
  %GfxGpoPadding32 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 74
  %1210 = ptrtoint ptr %GfxGpoPadding32 to i32
  call void @__asan_load4_noabort(i32 %1210)
  %1211 = load i32, ptr %GfxGpoPadding32, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1209, ptr noundef nonnull @.str.412, i32 noundef %1211) #16
  %1212 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %smu, align 8
  %1214 = ptrtoint ptr %1213 to i32
  call void @__asan_load4_noabort(i32 %1214)
  %1215 = load ptr, ptr %1213, align 8
  %arrayidx1035 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 74, i32 1
  %1216 = ptrtoint ptr %arrayidx1035 to i32
  call void @__asan_load4_noabort(i32 %1216)
  %1217 = load i32, ptr %arrayidx1035, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1215, ptr noundef nonnull @.str.415, i32 noundef %1217) #16
  %1218 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1218)
  %1219 = load ptr, ptr %smu, align 8
  %1220 = ptrtoint ptr %1219 to i32
  call void @__asan_load4_noabort(i32 %1220)
  %1221 = load ptr, ptr %1219, align 8
  %arrayidx1042 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 74, i32 2
  %1222 = ptrtoint ptr %arrayidx1042 to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load i32, ptr %arrayidx1042, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1221, ptr noundef nonnull @.str.418, i32 noundef %1223) #16
  %1224 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1224)
  %1225 = load ptr, ptr %smu, align 8
  %1226 = ptrtoint ptr %1225 to i32
  call void @__asan_load4_noabort(i32 %1226)
  %1227 = load ptr, ptr %1225, align 8
  %arrayidx1049 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 74, i32 3
  %1228 = ptrtoint ptr %arrayidx1049 to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load i32, ptr %arrayidx1049, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1227, ptr noundef nonnull @.str.421, i32 noundef %1229) #16
  %1230 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1230)
  %1231 = load ptr, ptr %smu, align 8
  %1232 = ptrtoint ptr %1231 to i32
  call void @__asan_load4_noabort(i32 %1232)
  %1233 = load ptr, ptr %1231, align 8
  %GfxDcsFopt = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 75
  %1234 = ptrtoint ptr %GfxDcsFopt to i32
  call void @__asan_load2_noabort(i32 %1234)
  %1235 = load i16, ptr %GfxDcsFopt, align 4
  %conv1055 = zext i16 %1235 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1233, ptr noundef nonnull @.str.424, i32 noundef %conv1055) #16
  %1236 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1236)
  %1237 = load ptr, ptr %smu, align 8
  %1238 = ptrtoint ptr %1237 to i32
  call void @__asan_load4_noabort(i32 %1238)
  %1239 = load ptr, ptr %1237, align 8
  %GfxDcsFclkFopt = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 76
  %1240 = ptrtoint ptr %GfxDcsFclkFopt to i32
  call void @__asan_load2_noabort(i32 %1240)
  %1241 = load i16, ptr %GfxDcsFclkFopt, align 2
  %conv1061 = zext i16 %1241 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1239, ptr noundef nonnull @.str.427, i32 noundef %conv1061) #16
  %1242 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1242)
  %1243 = load ptr, ptr %smu, align 8
  %1244 = ptrtoint ptr %1243 to i32
  call void @__asan_load4_noabort(i32 %1244)
  %1245 = load ptr, ptr %1243, align 8
  %GfxDcsUclkFopt = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 77
  %1246 = ptrtoint ptr %GfxDcsUclkFopt to i32
  call void @__asan_load2_noabort(i32 %1246)
  %1247 = load i16, ptr %GfxDcsUclkFopt, align 4
  %conv1067 = zext i16 %1247 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1245, ptr noundef nonnull @.str.430, i32 noundef %conv1067) #16
  %1248 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1248)
  %1249 = load ptr, ptr %smu, align 8
  %1250 = ptrtoint ptr %1249 to i32
  call void @__asan_load4_noabort(i32 %1250)
  %1251 = load ptr, ptr %1249, align 8
  %DcsGfxOffVoltage = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 78
  %1252 = ptrtoint ptr %DcsGfxOffVoltage to i32
  call void @__asan_load2_noabort(i32 %1252)
  %1253 = load i16, ptr %DcsGfxOffVoltage, align 2
  %conv1073 = zext i16 %1253 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1251, ptr noundef nonnull @.str.433, i32 noundef %conv1073) #16
  %1254 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1254)
  %1255 = load ptr, ptr %smu, align 8
  %1256 = ptrtoint ptr %1255 to i32
  call void @__asan_load4_noabort(i32 %1256)
  %1257 = load ptr, ptr %1255, align 8
  %DcsMinGfxOffTime = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 79
  %1258 = ptrtoint ptr %DcsMinGfxOffTime to i32
  call void @__asan_load2_noabort(i32 %1258)
  %1259 = load i16, ptr %DcsMinGfxOffTime, align 4
  %conv1079 = zext i16 %1259 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1257, ptr noundef nonnull @.str.436, i32 noundef %conv1079) #16
  %1260 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1260)
  %1261 = load ptr, ptr %smu, align 8
  %1262 = ptrtoint ptr %1261 to i32
  call void @__asan_load4_noabort(i32 %1262)
  %1263 = load ptr, ptr %1261, align 8
  %DcsMaxGfxOffTime = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 80
  %1264 = ptrtoint ptr %DcsMaxGfxOffTime to i32
  call void @__asan_load2_noabort(i32 %1264)
  %1265 = load i16, ptr %DcsMaxGfxOffTime, align 2
  %conv1085 = zext i16 %1265 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1263, ptr noundef nonnull @.str.439, i32 noundef %conv1085) #16
  %1266 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1266)
  %1267 = load ptr, ptr %smu, align 8
  %1268 = ptrtoint ptr %1267 to i32
  call void @__asan_load4_noabort(i32 %1268)
  %1269 = load ptr, ptr %1267, align 8
  %DcsMinCreditAccum = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 81
  %1270 = ptrtoint ptr %DcsMinCreditAccum to i32
  call void @__asan_load4_noabort(i32 %1270)
  %1271 = load i32, ptr %DcsMinCreditAccum, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1269, ptr noundef nonnull @.str.442, i32 noundef %1271) #16
  %1272 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1272)
  %1273 = load ptr, ptr %smu, align 8
  %1274 = ptrtoint ptr %1273 to i32
  call void @__asan_load4_noabort(i32 %1274)
  %1275 = load ptr, ptr %1273, align 8
  %DcsExitHysteresis = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 82
  %1276 = ptrtoint ptr %DcsExitHysteresis to i32
  call void @__asan_load2_noabort(i32 %1276)
  %1277 = load i16, ptr %DcsExitHysteresis, align 4
  %conv1096 = zext i16 %1277 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1275, ptr noundef nonnull @.str.445, i32 noundef %conv1096) #16
  %1278 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1278)
  %1279 = load ptr, ptr %smu, align 8
  %1280 = ptrtoint ptr %1279 to i32
  call void @__asan_load4_noabort(i32 %1280)
  %1281 = load ptr, ptr %1279, align 8
  %DcsTimeout = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 83
  %1282 = ptrtoint ptr %DcsTimeout to i32
  call void @__asan_load2_noabort(i32 %1282)
  %1283 = load i16, ptr %DcsTimeout, align 2
  %conv1102 = zext i16 %1283 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1281, ptr noundef nonnull @.str.448, i32 noundef %conv1102) #16
  %1284 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1284)
  %1285 = load ptr, ptr %smu, align 8
  %1286 = ptrtoint ptr %1285 to i32
  call void @__asan_load4_noabort(i32 %1286)
  %1287 = load ptr, ptr %1285, align 8
  %DcsParamPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 84
  %1288 = ptrtoint ptr %DcsParamPadding to i32
  call void @__asan_load4_noabort(i32 %1288)
  %1289 = load i32, ptr %DcsParamPadding, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1287, ptr noundef nonnull @.str.451, i32 noundef %1289) #16
  %1290 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1290)
  %1291 = load ptr, ptr %smu, align 8
  %1292 = ptrtoint ptr %1291 to i32
  call void @__asan_load4_noabort(i32 %1292)
  %1293 = load ptr, ptr %1291, align 8
  %arrayidx1115 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 84, i32 1
  %1294 = ptrtoint ptr %arrayidx1115 to i32
  call void @__asan_load4_noabort(i32 %1294)
  %1295 = load i32, ptr %arrayidx1115, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1293, ptr noundef nonnull @.str.454, i32 noundef %1295) #16
  %1296 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1296)
  %1297 = load ptr, ptr %smu, align 8
  %1298 = ptrtoint ptr %1297 to i32
  call void @__asan_load4_noabort(i32 %1298)
  %1299 = load ptr, ptr %1297, align 8
  %arrayidx1122 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 84, i32 2
  %1300 = ptrtoint ptr %arrayidx1122 to i32
  call void @__asan_load4_noabort(i32 %1300)
  %1301 = load i32, ptr %arrayidx1122, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1299, ptr noundef nonnull @.str.457, i32 noundef %1301) #16
  %1302 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1302)
  %1303 = load ptr, ptr %smu, align 8
  %1304 = ptrtoint ptr %1303 to i32
  call void @__asan_load4_noabort(i32 %1304)
  %1305 = load ptr, ptr %1303, align 8
  %arrayidx1129 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 84, i32 3
  %1306 = ptrtoint ptr %arrayidx1129 to i32
  call void @__asan_load4_noabort(i32 %1306)
  %1307 = load i32, ptr %arrayidx1129, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1305, ptr noundef nonnull @.str.460, i32 noundef %1307) #16
  %1308 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1308)
  %1309 = load ptr, ptr %smu, align 8
  %1310 = ptrtoint ptr %1309 to i32
  call void @__asan_load4_noabort(i32 %1310)
  %1311 = load ptr, ptr %1309, align 8
  %arrayidx1136 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 84, i32 4
  %1312 = ptrtoint ptr %arrayidx1136 to i32
  call void @__asan_load4_noabort(i32 %1312)
  %1313 = load i32, ptr %arrayidx1136, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1311, ptr noundef nonnull @.str.463, i32 noundef %1313) #16
  %1314 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1314)
  %1315 = load ptr, ptr %smu, align 8
  %1316 = ptrtoint ptr %1315 to i32
  call void @__asan_load4_noabort(i32 %1316)
  %1317 = load ptr, ptr %1315, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1317, ptr noundef nonnull @.str.466) #16
  %1318 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1318)
  %1319 = load ptr, ptr %smu, align 8
  %1320 = ptrtoint ptr %1319 to i32
  call void @__asan_load4_noabort(i32 %1320)
  %1321 = load ptr, ptr %1319, align 8
  %arrayidx1151 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 0
  %1322 = ptrtoint ptr %arrayidx1151 to i32
  call void @__asan_load2_noabort(i32 %1322)
  %1323 = load i16, ptr %arrayidx1151, align 2
  %conv1152 = zext i16 %1323 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1321, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1152) #16
  %1324 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1324)
  %1325 = load ptr, ptr %smu, align 8
  %1326 = ptrtoint ptr %1325 to i32
  call void @__asan_load4_noabort(i32 %1326)
  %1327 = load ptr, ptr %1325, align 8
  %arrayidx1151.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 1
  %1328 = ptrtoint ptr %arrayidx1151.1 to i32
  call void @__asan_load2_noabort(i32 %1328)
  %1329 = load i16, ptr %arrayidx1151.1, align 2
  %conv1152.1 = zext i16 %1329 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1327, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1152.1) #16
  %1330 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1330)
  %1331 = load ptr, ptr %smu, align 8
  %1332 = ptrtoint ptr %1331 to i32
  call void @__asan_load4_noabort(i32 %1332)
  %1333 = load ptr, ptr %1331, align 8
  %arrayidx1151.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 2
  %1334 = ptrtoint ptr %arrayidx1151.2 to i32
  call void @__asan_load2_noabort(i32 %1334)
  %1335 = load i16, ptr %arrayidx1151.2, align 2
  %conv1152.2 = zext i16 %1335 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1333, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1152.2) #16
  %1336 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1336)
  %1337 = load ptr, ptr %smu, align 8
  %1338 = ptrtoint ptr %1337 to i32
  call void @__asan_load4_noabort(i32 %1338)
  %1339 = load ptr, ptr %1337, align 8
  %arrayidx1151.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 3
  %1340 = ptrtoint ptr %arrayidx1151.3 to i32
  call void @__asan_load2_noabort(i32 %1340)
  %1341 = load i16, ptr %arrayidx1151.3, align 2
  %conv1152.3 = zext i16 %1341 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1339, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1152.3) #16
  %1342 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1342)
  %1343 = load ptr, ptr %smu, align 8
  %1344 = ptrtoint ptr %1343 to i32
  call void @__asan_load4_noabort(i32 %1344)
  %1345 = load ptr, ptr %1343, align 8
  %arrayidx1151.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 4
  %1346 = ptrtoint ptr %arrayidx1151.4 to i32
  call void @__asan_load2_noabort(i32 %1346)
  %1347 = load i16, ptr %arrayidx1151.4, align 2
  %conv1152.4 = zext i16 %1347 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1345, ptr noundef nonnull @.str.353, i32 noundef 4, i32 noundef %conv1152.4) #16
  %1348 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1348)
  %1349 = load ptr, ptr %smu, align 8
  %1350 = ptrtoint ptr %1349 to i32
  call void @__asan_load4_noabort(i32 %1350)
  %1351 = load ptr, ptr %1349, align 8
  %arrayidx1151.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 5
  %1352 = ptrtoint ptr %arrayidx1151.5 to i32
  call void @__asan_load2_noabort(i32 %1352)
  %1353 = load i16, ptr %arrayidx1151.5, align 2
  %conv1152.5 = zext i16 %1353 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1351, ptr noundef nonnull @.str.353, i32 noundef 5, i32 noundef %conv1152.5) #16
  %1354 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load ptr, ptr %smu, align 8
  %1356 = ptrtoint ptr %1355 to i32
  call void @__asan_load4_noabort(i32 %1356)
  %1357 = load ptr, ptr %1355, align 8
  %arrayidx1151.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 6
  %1358 = ptrtoint ptr %arrayidx1151.6 to i32
  call void @__asan_load2_noabort(i32 %1358)
  %1359 = load i16, ptr %arrayidx1151.6, align 2
  %conv1152.6 = zext i16 %1359 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1357, ptr noundef nonnull @.str.353, i32 noundef 6, i32 noundef %conv1152.6) #16
  %1360 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1360)
  %1361 = load ptr, ptr %smu, align 8
  %1362 = ptrtoint ptr %1361 to i32
  call void @__asan_load4_noabort(i32 %1362)
  %1363 = load ptr, ptr %1361, align 8
  %arrayidx1151.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 7
  %1364 = ptrtoint ptr %arrayidx1151.7 to i32
  call void @__asan_load2_noabort(i32 %1364)
  %1365 = load i16, ptr %arrayidx1151.7, align 2
  %conv1152.7 = zext i16 %1365 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1363, ptr noundef nonnull @.str.353, i32 noundef 7, i32 noundef %conv1152.7) #16
  %1366 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1366)
  %1367 = load ptr, ptr %smu, align 8
  %1368 = ptrtoint ptr %1367 to i32
  call void @__asan_load4_noabort(i32 %1368)
  %1369 = load ptr, ptr %1367, align 8
  %arrayidx1151.8 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 8
  %1370 = ptrtoint ptr %arrayidx1151.8 to i32
  call void @__asan_load2_noabort(i32 %1370)
  %1371 = load i16, ptr %arrayidx1151.8, align 2
  %conv1152.8 = zext i16 %1371 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1369, ptr noundef nonnull @.str.353, i32 noundef 8, i32 noundef %conv1152.8) #16
  %1372 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1372)
  %1373 = load ptr, ptr %smu, align 8
  %1374 = ptrtoint ptr %1373 to i32
  call void @__asan_load4_noabort(i32 %1374)
  %1375 = load ptr, ptr %1373, align 8
  %arrayidx1151.9 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 9
  %1376 = ptrtoint ptr %arrayidx1151.9 to i32
  call void @__asan_load2_noabort(i32 %1376)
  %1377 = load i16, ptr %arrayidx1151.9, align 2
  %conv1152.9 = zext i16 %1377 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1375, ptr noundef nonnull @.str.353, i32 noundef 9, i32 noundef %conv1152.9) #16
  %1378 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1378)
  %1379 = load ptr, ptr %smu, align 8
  %1380 = ptrtoint ptr %1379 to i32
  call void @__asan_load4_noabort(i32 %1380)
  %1381 = load ptr, ptr %1379, align 8
  %arrayidx1151.10 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 10
  %1382 = ptrtoint ptr %arrayidx1151.10 to i32
  call void @__asan_load2_noabort(i32 %1382)
  %1383 = load i16, ptr %arrayidx1151.10, align 2
  %conv1152.10 = zext i16 %1383 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1381, ptr noundef nonnull @.str.353, i32 noundef 10, i32 noundef %conv1152.10) #16
  %1384 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1384)
  %1385 = load ptr, ptr %smu, align 8
  %1386 = ptrtoint ptr %1385 to i32
  call void @__asan_load4_noabort(i32 %1386)
  %1387 = load ptr, ptr %1385, align 8
  %arrayidx1151.11 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 11
  %1388 = ptrtoint ptr %arrayidx1151.11 to i32
  call void @__asan_load2_noabort(i32 %1388)
  %1389 = load i16, ptr %arrayidx1151.11, align 2
  %conv1152.11 = zext i16 %1389 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1387, ptr noundef nonnull @.str.353, i32 noundef 11, i32 noundef %conv1152.11) #16
  %1390 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1390)
  %1391 = load ptr, ptr %smu, align 8
  %1392 = ptrtoint ptr %1391 to i32
  call void @__asan_load4_noabort(i32 %1392)
  %1393 = load ptr, ptr %1391, align 8
  %arrayidx1151.12 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 12
  %1394 = ptrtoint ptr %arrayidx1151.12 to i32
  call void @__asan_load2_noabort(i32 %1394)
  %1395 = load i16, ptr %arrayidx1151.12, align 2
  %conv1152.12 = zext i16 %1395 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1393, ptr noundef nonnull @.str.353, i32 noundef 12, i32 noundef %conv1152.12) #16
  %1396 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1396)
  %1397 = load ptr, ptr %smu, align 8
  %1398 = ptrtoint ptr %1397 to i32
  call void @__asan_load4_noabort(i32 %1398)
  %1399 = load ptr, ptr %1397, align 8
  %arrayidx1151.13 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 13
  %1400 = ptrtoint ptr %arrayidx1151.13 to i32
  call void @__asan_load2_noabort(i32 %1400)
  %1401 = load i16, ptr %arrayidx1151.13, align 2
  %conv1152.13 = zext i16 %1401 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1399, ptr noundef nonnull @.str.353, i32 noundef 13, i32 noundef %conv1152.13) #16
  %1402 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1402)
  %1403 = load ptr, ptr %smu, align 8
  %1404 = ptrtoint ptr %1403 to i32
  call void @__asan_load4_noabort(i32 %1404)
  %1405 = load ptr, ptr %1403, align 8
  %arrayidx1151.14 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 14
  %1406 = ptrtoint ptr %arrayidx1151.14 to i32
  call void @__asan_load2_noabort(i32 %1406)
  %1407 = load i16, ptr %arrayidx1151.14, align 2
  %conv1152.14 = zext i16 %1407 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1405, ptr noundef nonnull @.str.353, i32 noundef 14, i32 noundef %conv1152.14) #16
  %1408 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1408)
  %1409 = load ptr, ptr %smu, align 8
  %1410 = ptrtoint ptr %1409 to i32
  call void @__asan_load4_noabort(i32 %1410)
  %1411 = load ptr, ptr %1409, align 8
  %arrayidx1151.15 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 85, i32 15
  %1412 = ptrtoint ptr %arrayidx1151.15 to i32
  call void @__asan_load2_noabort(i32 %1412)
  %1413 = load i16, ptr %arrayidx1151.15, align 2
  %conv1152.15 = zext i16 %1413 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1411, ptr noundef nonnull @.str.353, i32 noundef 15, i32 noundef %conv1152.15) #16
  %1414 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1414)
  %1415 = load ptr, ptr %smu, align 8
  %1416 = ptrtoint ptr %1415 to i32
  call void @__asan_load4_noabort(i32 %1416)
  %1417 = load ptr, ptr %1415, align 8
  %LowestUclkReservedForUlv = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 86
  %1418 = ptrtoint ptr %LowestUclkReservedForUlv to i32
  call void @__asan_load1_noabort(i32 %1418)
  %1419 = load i8, ptr %LowestUclkReservedForUlv, align 4
  %conv1161 = zext i8 %1419 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1417, ptr noundef nonnull @.str.471, i32 noundef %conv1161) #16
  %1420 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1420)
  %1421 = load ptr, ptr %smu, align 8
  %1422 = ptrtoint ptr %1421 to i32
  call void @__asan_load4_noabort(i32 %1422)
  %1423 = load ptr, ptr %1421, align 8
  %PaddingMem = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 87
  %1424 = ptrtoint ptr %PaddingMem to i32
  call void @__asan_load1_noabort(i32 %1424)
  %1425 = load i8, ptr %PaddingMem, align 1
  %conv1168 = zext i8 %1425 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1423, ptr noundef nonnull @.str.474, i32 noundef %conv1168) #16
  %1426 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1426)
  %1427 = load ptr, ptr %smu, align 8
  %1428 = ptrtoint ptr %1427 to i32
  call void @__asan_load4_noabort(i32 %1428)
  %1429 = load ptr, ptr %1427, align 8
  %arrayidx1175 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 87, i32 1
  %1430 = ptrtoint ptr %arrayidx1175 to i32
  call void @__asan_load1_noabort(i32 %1430)
  %1431 = load i8, ptr %arrayidx1175, align 1
  %conv1176 = zext i8 %1431 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1429, ptr noundef nonnull @.str.477, i32 noundef %conv1176) #16
  %1432 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1432)
  %1433 = load ptr, ptr %smu, align 8
  %1434 = ptrtoint ptr %1433 to i32
  call void @__asan_load4_noabort(i32 %1434)
  %1435 = load ptr, ptr %1433, align 8
  %arrayidx1183 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 87, i32 2
  %1436 = ptrtoint ptr %arrayidx1183 to i32
  call void @__asan_load1_noabort(i32 %1436)
  %1437 = load i8, ptr %arrayidx1183, align 1
  %conv1184 = zext i8 %1437 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1435, ptr noundef nonnull @.str.480, i32 noundef %conv1184) #16
  %1438 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1438)
  %1439 = load ptr, ptr %smu, align 8
  %1440 = ptrtoint ptr %1439 to i32
  call void @__asan_load4_noabort(i32 %1440)
  %1441 = load ptr, ptr %1439, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1441, ptr noundef nonnull @.str.483) #16
  %1442 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1442)
  %1443 = load ptr, ptr %smu, align 8
  %1444 = ptrtoint ptr %1443 to i32
  call void @__asan_load4_noabort(i32 %1444)
  %1445 = load ptr, ptr %1443, align 8
  %arrayidx1199 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 88, i32 0
  %1446 = ptrtoint ptr %arrayidx1199 to i32
  call void @__asan_load1_noabort(i32 %1446)
  %1447 = load i8, ptr %arrayidx1199, align 1
  %conv1200 = zext i8 %1447 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1445, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1200) #16
  %1448 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1448)
  %1449 = load ptr, ptr %smu, align 8
  %1450 = ptrtoint ptr %1449 to i32
  call void @__asan_load4_noabort(i32 %1450)
  %1451 = load ptr, ptr %1449, align 8
  %arrayidx1199.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 88, i32 1
  %1452 = ptrtoint ptr %arrayidx1199.1 to i32
  call void @__asan_load1_noabort(i32 %1452)
  %1453 = load i8, ptr %arrayidx1199.1, align 1
  %conv1200.1 = zext i8 %1453 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1451, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1200.1) #16
  %1454 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1454)
  %1455 = load ptr, ptr %smu, align 8
  %1456 = ptrtoint ptr %1455 to i32
  call void @__asan_load4_noabort(i32 %1456)
  %1457 = load ptr, ptr %1455, align 8
  %arrayidx1199.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 88, i32 2
  %1458 = ptrtoint ptr %arrayidx1199.2 to i32
  call void @__asan_load1_noabort(i32 %1458)
  %1459 = load i8, ptr %arrayidx1199.2, align 1
  %conv1200.2 = zext i8 %1459 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1457, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1200.2) #16
  %1460 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1460)
  %1461 = load ptr, ptr %smu, align 8
  %1462 = ptrtoint ptr %1461 to i32
  call void @__asan_load4_noabort(i32 %1462)
  %1463 = load ptr, ptr %1461, align 8
  %arrayidx1199.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 88, i32 3
  %1464 = ptrtoint ptr %arrayidx1199.3 to i32
  call void @__asan_load1_noabort(i32 %1464)
  %1465 = load i8, ptr %arrayidx1199.3, align 1
  %conv1200.3 = zext i8 %1465 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1463, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1200.3) #16
  %1466 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1466)
  %1467 = load ptr, ptr %smu, align 8
  %1468 = ptrtoint ptr %1467 to i32
  call void @__asan_load4_noabort(i32 %1468)
  %1469 = load ptr, ptr %1467, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1469, ptr noundef nonnull @.str.488) #16
  %1470 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1470)
  %1471 = load ptr, ptr %smu, align 8
  %1472 = ptrtoint ptr %1471 to i32
  call void @__asan_load4_noabort(i32 %1472)
  %1473 = load ptr, ptr %1471, align 8
  %UclkDpmSrcFreqRange = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 89
  %1474 = ptrtoint ptr %UclkDpmSrcFreqRange to i32
  call void @__asan_load2_noabort(i32 %1474)
  %1475 = load i16, ptr %UclkDpmSrcFreqRange, align 4
  %conv1214 = zext i16 %1475 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1473, ptr noundef nonnull @.str.491, i32 noundef %conv1214) #16
  %1476 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1476)
  %1477 = load ptr, ptr %smu, align 8
  %1478 = ptrtoint ptr %1477 to i32
  call void @__asan_load4_noabort(i32 %1478)
  %1479 = load ptr, ptr %1477, align 8
  %Fmax = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 89, i32 1
  %1480 = ptrtoint ptr %Fmax to i32
  call void @__asan_load2_noabort(i32 %1480)
  %1481 = load i16, ptr %Fmax, align 2
  %conv1221 = zext i16 %1481 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1479, ptr noundef nonnull @.str.494, i32 noundef %conv1221) #16
  %1482 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1482)
  %1483 = load ptr, ptr %smu, align 8
  %1484 = ptrtoint ptr %1483 to i32
  call void @__asan_load4_noabort(i32 %1484)
  %1485 = load ptr, ptr %1483, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1485, ptr noundef nonnull @.str.497) #16
  %1486 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1486)
  %1487 = load ptr, ptr %smu, align 8
  %1488 = ptrtoint ptr %1487 to i32
  call void @__asan_load4_noabort(i32 %1488)
  %1489 = load ptr, ptr %1487, align 8
  %UclkDpmTargFreqRange = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 90
  %1490 = ptrtoint ptr %UclkDpmTargFreqRange to i32
  call void @__asan_load2_noabort(i32 %1490)
  %1491 = load i16, ptr %UclkDpmTargFreqRange, align 4
  %conv1233 = zext i16 %1491 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1489, ptr noundef nonnull @.str.491, i32 noundef %conv1233) #16
  %1492 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1492)
  %1493 = load ptr, ptr %smu, align 8
  %1494 = ptrtoint ptr %1493 to i32
  call void @__asan_load4_noabort(i32 %1494)
  %1495 = load ptr, ptr %1493, align 8
  %Fmax1240 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 90, i32 1
  %1496 = ptrtoint ptr %Fmax1240 to i32
  call void @__asan_load2_noabort(i32 %1496)
  %1497 = load i16, ptr %Fmax1240, align 2
  %conv1241 = zext i16 %1497 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1495, ptr noundef nonnull @.str.494, i32 noundef %conv1241) #16
  %1498 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1498)
  %1499 = load ptr, ptr %smu, align 8
  %1500 = ptrtoint ptr %1499 to i32
  call void @__asan_load4_noabort(i32 %1500)
  %1501 = load ptr, ptr %1499, align 8
  %UclkDpmMidstepFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 91
  %1502 = ptrtoint ptr %UclkDpmMidstepFreq to i32
  call void @__asan_load2_noabort(i32 %1502)
  %1503 = load i16, ptr %UclkDpmMidstepFreq, align 4
  %conv1247 = zext i16 %1503 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1501, ptr noundef nonnull @.str.504, i32 noundef %conv1247) #16
  %1504 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1504)
  %1505 = load ptr, ptr %smu, align 8
  %1506 = ptrtoint ptr %1505 to i32
  call void @__asan_load4_noabort(i32 %1506)
  %1507 = load ptr, ptr %1505, align 8
  %UclkMidstepPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 92
  %1508 = ptrtoint ptr %UclkMidstepPadding to i32
  call void @__asan_load2_noabort(i32 %1508)
  %1509 = load i16, ptr %UclkMidstepPadding, align 2
  %conv1253 = zext i16 %1509 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1507, ptr noundef nonnull @.str.507, i32 noundef %conv1253) #16
  %1510 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1510)
  %1511 = load ptr, ptr %smu, align 8
  %1512 = ptrtoint ptr %1511 to i32
  call void @__asan_load4_noabort(i32 %1512)
  %1513 = load ptr, ptr %1511, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1513, ptr noundef nonnull @.str.510) #16
  %1514 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1514)
  %1515 = load ptr, ptr %smu, align 8
  %1516 = ptrtoint ptr %1515 to i32
  call void @__asan_load4_noabort(i32 %1516)
  %1517 = load ptr, ptr %1515, align 8
  %arrayidx1268 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 93, i32 0
  %1518 = ptrtoint ptr %arrayidx1268 to i32
  call void @__asan_load1_noabort(i32 %1518)
  %1519 = load i8, ptr %arrayidx1268, align 1
  %conv1269 = zext i8 %1519 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1517, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1269) #16
  %1520 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1520)
  %1521 = load ptr, ptr %smu, align 8
  %1522 = ptrtoint ptr %1521 to i32
  call void @__asan_load4_noabort(i32 %1522)
  %1523 = load ptr, ptr %1521, align 8
  %arrayidx1268.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 93, i32 1
  %1524 = ptrtoint ptr %arrayidx1268.1 to i32
  call void @__asan_load1_noabort(i32 %1524)
  %1525 = load i8, ptr %arrayidx1268.1, align 1
  %conv1269.1 = zext i8 %1525 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1523, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1269.1) #16
  %1526 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1526)
  %1527 = load ptr, ptr %smu, align 8
  %1528 = ptrtoint ptr %1527 to i32
  call void @__asan_load4_noabort(i32 %1528)
  %1529 = load ptr, ptr %1527, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1529, ptr noundef nonnull @.str.515) #16
  %1530 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1530)
  %1531 = load ptr, ptr %smu, align 8
  %1532 = ptrtoint ptr %1531 to i32
  call void @__asan_load4_noabort(i32 %1532)
  %1533 = load ptr, ptr %1531, align 8
  %arrayidx1287 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 94, i32 0
  %1534 = ptrtoint ptr %arrayidx1287 to i32
  call void @__asan_load1_noabort(i32 %1534)
  %1535 = load i8, ptr %arrayidx1287, align 1
  %conv1288 = zext i8 %1535 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1533, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1288) #16
  %1536 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1536)
  %1537 = load ptr, ptr %smu, align 8
  %1538 = ptrtoint ptr %1537 to i32
  call void @__asan_load4_noabort(i32 %1538)
  %1539 = load ptr, ptr %1537, align 8
  %arrayidx1287.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 94, i32 1
  %1540 = ptrtoint ptr %arrayidx1287.1 to i32
  call void @__asan_load1_noabort(i32 %1540)
  %1541 = load i8, ptr %arrayidx1287.1, align 1
  %conv1288.1 = zext i8 %1541 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1539, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1288.1) #16
  %1542 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1542)
  %1543 = load ptr, ptr %smu, align 8
  %1544 = ptrtoint ptr %1543 to i32
  call void @__asan_load4_noabort(i32 %1544)
  %1545 = load ptr, ptr %1543, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1545, ptr noundef nonnull @.str.520) #16
  %1546 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1546)
  %1547 = load ptr, ptr %smu, align 8
  %1548 = ptrtoint ptr %1547 to i32
  call void @__asan_load4_noabort(i32 %1548)
  %1549 = load ptr, ptr %1547, align 8
  %arrayidx1306 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 95, i32 0
  %1550 = ptrtoint ptr %arrayidx1306 to i32
  call void @__asan_load2_noabort(i32 %1550)
  %1551 = load i16, ptr %arrayidx1306, align 2
  %conv1307 = zext i16 %1551 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1549, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1307) #16
  %1552 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1552)
  %1553 = load ptr, ptr %smu, align 8
  %1554 = ptrtoint ptr %1553 to i32
  call void @__asan_load4_noabort(i32 %1554)
  %1555 = load ptr, ptr %1553, align 8
  %arrayidx1306.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 95, i32 1
  %1556 = ptrtoint ptr %arrayidx1306.1 to i32
  call void @__asan_load2_noabort(i32 %1556)
  %1557 = load i16, ptr %arrayidx1306.1, align 2
  %conv1307.1 = zext i16 %1557 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1555, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1307.1) #16
  %1558 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1558)
  %1559 = load ptr, ptr %smu, align 8
  %1560 = ptrtoint ptr %1559 to i32
  call void @__asan_load4_noabort(i32 %1560)
  %1561 = load ptr, ptr %1559, align 8
  %FanStopTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 96
  %1562 = ptrtoint ptr %FanStopTemp to i32
  call void @__asan_load2_noabort(i32 %1562)
  %1563 = load i16, ptr %FanStopTemp, align 4
  %conv1316 = zext i16 %1563 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1561, ptr noundef nonnull @.str.525, i32 noundef %conv1316) #16
  %1564 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1564)
  %1565 = load ptr, ptr %smu, align 8
  %1566 = ptrtoint ptr %1565 to i32
  call void @__asan_load4_noabort(i32 %1566)
  %1567 = load ptr, ptr %1565, align 8
  %FanStartTemp = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 97
  %1568 = ptrtoint ptr %FanStartTemp to i32
  call void @__asan_load2_noabort(i32 %1568)
  %1569 = load i16, ptr %FanStartTemp, align 2
  %conv1322 = zext i16 %1569 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1567, ptr noundef nonnull @.str.528, i32 noundef %conv1322) #16
  %1570 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1570)
  %1571 = load ptr, ptr %smu, align 8
  %1572 = ptrtoint ptr %1571 to i32
  call void @__asan_load4_noabort(i32 %1572)
  %1573 = load ptr, ptr %1571, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1573, ptr noundef nonnull @.str.531) #16
  %1574 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1574)
  %1575 = load ptr, ptr %smu, align 8
  %1576 = ptrtoint ptr %1575 to i32
  call void @__asan_load4_noabort(i32 %1576)
  %1577 = load ptr, ptr %1575, align 8
  %arrayidx1337 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 0
  %1578 = ptrtoint ptr %arrayidx1337 to i32
  call void @__asan_load2_noabort(i32 %1578)
  %1579 = load i16, ptr %arrayidx1337, align 2
  %conv1338 = zext i16 %1579 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1577, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1338) #16
  %1580 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1580)
  %1581 = load ptr, ptr %smu, align 8
  %1582 = ptrtoint ptr %1581 to i32
  call void @__asan_load4_noabort(i32 %1582)
  %1583 = load ptr, ptr %1581, align 8
  %arrayidx1337.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 1
  %1584 = ptrtoint ptr %arrayidx1337.1 to i32
  call void @__asan_load2_noabort(i32 %1584)
  %1585 = load i16, ptr %arrayidx1337.1, align 2
  %conv1338.1 = zext i16 %1585 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1583, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1338.1) #16
  %1586 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1586)
  %1587 = load ptr, ptr %smu, align 8
  %1588 = ptrtoint ptr %1587 to i32
  call void @__asan_load4_noabort(i32 %1588)
  %1589 = load ptr, ptr %1587, align 8
  %arrayidx1337.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 2
  %1590 = ptrtoint ptr %arrayidx1337.2 to i32
  call void @__asan_load2_noabort(i32 %1590)
  %1591 = load i16, ptr %arrayidx1337.2, align 2
  %conv1338.2 = zext i16 %1591 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1589, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1338.2) #16
  %1592 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1592)
  %1593 = load ptr, ptr %smu, align 8
  %1594 = ptrtoint ptr %1593 to i32
  call void @__asan_load4_noabort(i32 %1594)
  %1595 = load ptr, ptr %1593, align 8
  %arrayidx1337.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 3
  %1596 = ptrtoint ptr %arrayidx1337.3 to i32
  call void @__asan_load2_noabort(i32 %1596)
  %1597 = load i16, ptr %arrayidx1337.3, align 2
  %conv1338.3 = zext i16 %1597 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1595, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1338.3) #16
  %1598 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1598)
  %1599 = load ptr, ptr %smu, align 8
  %1600 = ptrtoint ptr %1599 to i32
  call void @__asan_load4_noabort(i32 %1600)
  %1601 = load ptr, ptr %1599, align 8
  %arrayidx1337.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 4
  %1602 = ptrtoint ptr %arrayidx1337.4 to i32
  call void @__asan_load2_noabort(i32 %1602)
  %1603 = load i16, ptr %arrayidx1337.4, align 2
  %conv1338.4 = zext i16 %1603 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1601, ptr noundef nonnull @.str.353, i32 noundef 4, i32 noundef %conv1338.4) #16
  %1604 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1604)
  %1605 = load ptr, ptr %smu, align 8
  %1606 = ptrtoint ptr %1605 to i32
  call void @__asan_load4_noabort(i32 %1606)
  %1607 = load ptr, ptr %1605, align 8
  %arrayidx1337.5 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 5
  %1608 = ptrtoint ptr %arrayidx1337.5 to i32
  call void @__asan_load2_noabort(i32 %1608)
  %1609 = load i16, ptr %arrayidx1337.5, align 2
  %conv1338.5 = zext i16 %1609 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1607, ptr noundef nonnull @.str.353, i32 noundef 5, i32 noundef %conv1338.5) #16
  %1610 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1610)
  %1611 = load ptr, ptr %smu, align 8
  %1612 = ptrtoint ptr %1611 to i32
  call void @__asan_load4_noabort(i32 %1612)
  %1613 = load ptr, ptr %1611, align 8
  %arrayidx1337.6 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 6
  %1614 = ptrtoint ptr %arrayidx1337.6 to i32
  call void @__asan_load2_noabort(i32 %1614)
  %1615 = load i16, ptr %arrayidx1337.6, align 2
  %conv1338.6 = zext i16 %1615 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1613, ptr noundef nonnull @.str.353, i32 noundef 6, i32 noundef %conv1338.6) #16
  %1616 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1616)
  %1617 = load ptr, ptr %smu, align 8
  %1618 = ptrtoint ptr %1617 to i32
  call void @__asan_load4_noabort(i32 %1618)
  %1619 = load ptr, ptr %1617, align 8
  %arrayidx1337.7 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 7
  %1620 = ptrtoint ptr %arrayidx1337.7 to i32
  call void @__asan_load2_noabort(i32 %1620)
  %1621 = load i16, ptr %arrayidx1337.7, align 2
  %conv1338.7 = zext i16 %1621 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1619, ptr noundef nonnull @.str.353, i32 noundef 7, i32 noundef %conv1338.7) #16
  %1622 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load ptr, ptr %smu, align 8
  %1624 = ptrtoint ptr %1623 to i32
  call void @__asan_load4_noabort(i32 %1624)
  %1625 = load ptr, ptr %1623, align 8
  %arrayidx1337.8 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 8
  %1626 = ptrtoint ptr %arrayidx1337.8 to i32
  call void @__asan_load2_noabort(i32 %1626)
  %1627 = load i16, ptr %arrayidx1337.8, align 2
  %conv1338.8 = zext i16 %1627 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1625, ptr noundef nonnull @.str.353, i32 noundef 8, i32 noundef %conv1338.8) #16
  %1628 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1628)
  %1629 = load ptr, ptr %smu, align 8
  %1630 = ptrtoint ptr %1629 to i32
  call void @__asan_load4_noabort(i32 %1630)
  %1631 = load ptr, ptr %1629, align 8
  %arrayidx1337.9 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 98, i32 9
  %1632 = ptrtoint ptr %arrayidx1337.9 to i32
  call void @__asan_load2_noabort(i32 %1632)
  %1633 = load i16, ptr %arrayidx1337.9, align 2
  %conv1338.9 = zext i16 %1633 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1631, ptr noundef nonnull @.str.353, i32 noundef 9, i32 noundef %conv1338.9) #16
  %1634 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1634)
  %1635 = load ptr, ptr %smu, align 8
  %1636 = ptrtoint ptr %1635 to i32
  call void @__asan_load4_noabort(i32 %1636)
  %1637 = load ptr, ptr %1635, align 8
  %FanPwmMin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 99
  %1638 = ptrtoint ptr %FanPwmMin to i32
  call void @__asan_load2_noabort(i32 %1638)
  %1639 = load i16, ptr %FanPwmMin, align 4
  %conv1347 = zext i16 %1639 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1637, ptr noundef nonnull @.str.536, i32 noundef %conv1347) #16
  %1640 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1640)
  %1641 = load ptr, ptr %smu, align 8
  %1642 = ptrtoint ptr %1641 to i32
  call void @__asan_load4_noabort(i32 %1642)
  %1643 = load ptr, ptr %1641, align 8
  %FanAcousticLimitRpm = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 100
  %1644 = ptrtoint ptr %FanAcousticLimitRpm to i32
  call void @__asan_load2_noabort(i32 %1644)
  %1645 = load i16, ptr %FanAcousticLimitRpm, align 2
  %conv1353 = zext i16 %1645 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1643, ptr noundef nonnull @.str.539, i32 noundef %conv1353) #16
  %1646 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1646)
  %1647 = load ptr, ptr %smu, align 8
  %1648 = ptrtoint ptr %1647 to i32
  call void @__asan_load4_noabort(i32 %1648)
  %1649 = load ptr, ptr %1647, align 8
  %FanThrottlingRpm = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 101
  %1650 = ptrtoint ptr %FanThrottlingRpm to i32
  call void @__asan_load2_noabort(i32 %1650)
  %1651 = load i16, ptr %FanThrottlingRpm, align 4
  %conv1359 = zext i16 %1651 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1649, ptr noundef nonnull @.str.542, i32 noundef %conv1359) #16
  %1652 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1652)
  %1653 = load ptr, ptr %smu, align 8
  %1654 = ptrtoint ptr %1653 to i32
  call void @__asan_load4_noabort(i32 %1654)
  %1655 = load ptr, ptr %1653, align 8
  %FanMaximumRpm = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 102
  %1656 = ptrtoint ptr %FanMaximumRpm to i32
  call void @__asan_load2_noabort(i32 %1656)
  %1657 = load i16, ptr %FanMaximumRpm, align 2
  %conv1365 = zext i16 %1657 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1655, ptr noundef nonnull @.str.545, i32 noundef %conv1365) #16
  %1658 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1658)
  %1659 = load ptr, ptr %smu, align 8
  %1660 = ptrtoint ptr %1659 to i32
  call void @__asan_load4_noabort(i32 %1660)
  %1661 = load ptr, ptr %1659, align 8
  %MGpuFanBoostLimitRpm = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 103
  %1662 = ptrtoint ptr %MGpuFanBoostLimitRpm to i32
  call void @__asan_load2_noabort(i32 %1662)
  %1663 = load i16, ptr %MGpuFanBoostLimitRpm, align 4
  %conv1371 = zext i16 %1663 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1661, ptr noundef nonnull @.str.548, i32 noundef %conv1371) #16
  %1664 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1664)
  %1665 = load ptr, ptr %smu, align 8
  %1666 = ptrtoint ptr %1665 to i32
  call void @__asan_load4_noabort(i32 %1666)
  %1667 = load ptr, ptr %1665, align 8
  %FanTargetTemperature = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 104
  %1668 = ptrtoint ptr %FanTargetTemperature to i32
  call void @__asan_load2_noabort(i32 %1668)
  %1669 = load i16, ptr %FanTargetTemperature, align 2
  %conv1377 = zext i16 %1669 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1667, ptr noundef nonnull @.str.551, i32 noundef %conv1377) #16
  %1670 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1670)
  %1671 = load ptr, ptr %smu, align 8
  %1672 = ptrtoint ptr %1671 to i32
  call void @__asan_load4_noabort(i32 %1672)
  %1673 = load ptr, ptr %1671, align 8
  %FanTargetGfxclk = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 105
  %1674 = ptrtoint ptr %FanTargetGfxclk to i32
  call void @__asan_load2_noabort(i32 %1674)
  %1675 = load i16, ptr %FanTargetGfxclk, align 4
  %conv1383 = zext i16 %1675 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1673, ptr noundef nonnull @.str.554, i32 noundef %conv1383) #16
  %1676 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1676)
  %1677 = load ptr, ptr %smu, align 8
  %1678 = ptrtoint ptr %1677 to i32
  call void @__asan_load4_noabort(i32 %1678)
  %1679 = load ptr, ptr %1677, align 8
  %FanPadding16 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 106
  %1680 = ptrtoint ptr %FanPadding16 to i32
  call void @__asan_load2_noabort(i32 %1680)
  %1681 = load i16, ptr %FanPadding16, align 2
  %conv1389 = zext i16 %1681 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1679, ptr noundef nonnull @.str.557, i32 noundef %conv1389) #16
  %1682 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1682)
  %1683 = load ptr, ptr %smu, align 8
  %1684 = ptrtoint ptr %1683 to i32
  call void @__asan_load4_noabort(i32 %1684)
  %1685 = load ptr, ptr %1683, align 8
  %FanTempInputSelect = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 107
  %1686 = ptrtoint ptr %FanTempInputSelect to i32
  call void @__asan_load1_noabort(i32 %1686)
  %1687 = load i8, ptr %FanTempInputSelect, align 4
  %conv1395 = zext i8 %1687 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1685, ptr noundef nonnull @.str.560, i32 noundef %conv1395) #16
  %1688 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1688)
  %1689 = load ptr, ptr %smu, align 8
  %1690 = ptrtoint ptr %1689 to i32
  call void @__asan_load4_noabort(i32 %1690)
  %1691 = load ptr, ptr %1689, align 8
  %FanPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 108
  %1692 = ptrtoint ptr %FanPadding to i32
  call void @__asan_load1_noabort(i32 %1692)
  %1693 = load i8, ptr %FanPadding, align 1
  %conv1401 = zext i8 %1693 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1691, ptr noundef nonnull @.str.563, i32 noundef %conv1401) #16
  %1694 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1694)
  %1695 = load ptr, ptr %smu, align 8
  %1696 = ptrtoint ptr %1695 to i32
  call void @__asan_load4_noabort(i32 %1696)
  %1697 = load ptr, ptr %1695, align 8
  %FanZeroRpmEnable = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 109
  %1698 = ptrtoint ptr %FanZeroRpmEnable to i32
  call void @__asan_load1_noabort(i32 %1698)
  %1699 = load i8, ptr %FanZeroRpmEnable, align 2
  %conv1407 = zext i8 %1699 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1697, ptr noundef nonnull @.str.566, i32 noundef %conv1407) #16
  %1700 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1700)
  %1701 = load ptr, ptr %smu, align 8
  %1702 = ptrtoint ptr %1701 to i32
  call void @__asan_load4_noabort(i32 %1702)
  %1703 = load ptr, ptr %1701, align 8
  %FanTachEdgePerRev = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 110
  %1704 = ptrtoint ptr %FanTachEdgePerRev to i32
  call void @__asan_load1_noabort(i32 %1704)
  %1705 = load i8, ptr %FanTachEdgePerRev, align 1
  %conv1413 = zext i8 %1705 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1703, ptr noundef nonnull @.str.569, i32 noundef %conv1413) #16
  %1706 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1706)
  %1707 = load ptr, ptr %smu, align 8
  %1708 = ptrtoint ptr %1707 to i32
  call void @__asan_load4_noabort(i32 %1708)
  %1709 = load ptr, ptr %1707, align 8
  %FuzzyFan_ErrorSetDelta = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 111
  %1710 = ptrtoint ptr %FuzzyFan_ErrorSetDelta to i32
  call void @__asan_load2_noabort(i32 %1710)
  %1711 = load i16, ptr %FuzzyFan_ErrorSetDelta, align 4
  %conv1419 = sext i16 %1711 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1709, ptr noundef nonnull @.str.572, i32 noundef %conv1419) #16
  %1712 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1712)
  %1713 = load ptr, ptr %smu, align 8
  %1714 = ptrtoint ptr %1713 to i32
  call void @__asan_load4_noabort(i32 %1714)
  %1715 = load ptr, ptr %1713, align 8
  %FuzzyFan_ErrorRateSetDelta = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 112
  %1716 = ptrtoint ptr %FuzzyFan_ErrorRateSetDelta to i32
  call void @__asan_load2_noabort(i32 %1716)
  %1717 = load i16, ptr %FuzzyFan_ErrorRateSetDelta, align 2
  %conv1425 = sext i16 %1717 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1715, ptr noundef nonnull @.str.575, i32 noundef %conv1425) #16
  %1718 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1718)
  %1719 = load ptr, ptr %smu, align 8
  %1720 = ptrtoint ptr %1719 to i32
  call void @__asan_load4_noabort(i32 %1720)
  %1721 = load ptr, ptr %1719, align 8
  %FuzzyFan_PwmSetDelta = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 113
  %1722 = ptrtoint ptr %FuzzyFan_PwmSetDelta to i32
  call void @__asan_load2_noabort(i32 %1722)
  %1723 = load i16, ptr %FuzzyFan_PwmSetDelta, align 4
  %conv1431 = sext i16 %1723 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1721, ptr noundef nonnull @.str.578, i32 noundef %conv1431) #16
  %1724 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1724)
  %1725 = load ptr, ptr %smu, align 8
  %1726 = ptrtoint ptr %1725 to i32
  call void @__asan_load4_noabort(i32 %1726)
  %1727 = load ptr, ptr %1725, align 8
  %FuzzyFan_Reserved = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 114
  %1728 = ptrtoint ptr %FuzzyFan_Reserved to i32
  call void @__asan_load2_noabort(i32 %1728)
  %1729 = load i16, ptr %FuzzyFan_Reserved, align 2
  %conv1437 = zext i16 %1729 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1727, ptr noundef nonnull @.str.581, i32 noundef %conv1437) #16
  %1730 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1730)
  %1731 = load ptr, ptr %smu, align 8
  %1732 = ptrtoint ptr %1731 to i32
  call void @__asan_load4_noabort(i32 %1732)
  %1733 = load ptr, ptr %1731, align 8
  %OverrideAvfsGb = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 115
  %1734 = ptrtoint ptr %OverrideAvfsGb to i32
  call void @__asan_load1_noabort(i32 %1734)
  %1735 = load i8, ptr %OverrideAvfsGb, align 4
  %conv1444 = zext i8 %1735 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1733, ptr noundef nonnull @.str.584, i32 noundef %conv1444) #16
  %1736 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1736)
  %1737 = load ptr, ptr %smu, align 8
  %1738 = ptrtoint ptr %1737 to i32
  call void @__asan_load4_noabort(i32 %1738)
  %1739 = load ptr, ptr %1737, align 8
  %arrayidx1451 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 115, i32 1
  %1740 = ptrtoint ptr %arrayidx1451 to i32
  call void @__asan_load1_noabort(i32 %1740)
  %1741 = load i8, ptr %arrayidx1451, align 1
  %conv1452 = zext i8 %1741 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1739, ptr noundef nonnull @.str.587, i32 noundef %conv1452) #16
  %1742 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1742)
  %1743 = load ptr, ptr %smu, align 8
  %1744 = ptrtoint ptr %1743 to i32
  call void @__asan_load4_noabort(i32 %1744)
  %1745 = load ptr, ptr %1743, align 8
  %dBtcGbGfxDfllModelSelect = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 116
  %1746 = ptrtoint ptr %dBtcGbGfxDfllModelSelect to i32
  call void @__asan_load1_noabort(i32 %1746)
  %1747 = load i8, ptr %dBtcGbGfxDfllModelSelect, align 2
  %conv1458 = zext i8 %1747 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1745, ptr noundef nonnull @.str.590, i32 noundef %conv1458) #16
  %1748 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1748)
  %1749 = load ptr, ptr %smu, align 8
  %1750 = ptrtoint ptr %1749 to i32
  call void @__asan_load4_noabort(i32 %1750)
  %1751 = load ptr, ptr %1749, align 8
  %Padding8_Avfs = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 117
  %1752 = ptrtoint ptr %Padding8_Avfs to i32
  call void @__asan_load1_noabort(i32 %1752)
  %1753 = load i8, ptr %Padding8_Avfs, align 1
  %conv1464 = zext i8 %1753 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1751, ptr noundef nonnull @.str.593, i32 noundef %conv1464) #16
  %1754 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1754)
  %1755 = load ptr, ptr %smu, align 8
  %1756 = ptrtoint ptr %1755 to i32
  call void @__asan_load4_noabort(i32 %1756)
  %1757 = load ptr, ptr %1755, align 8
  %qAvfsGb = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 118
  %1758 = ptrtoint ptr %qAvfsGb to i32
  call void @__asan_load4_noabort(i32 %1758)
  %1759 = load i32, ptr %qAvfsGb, align 4
  %b1474 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 118, i32 0, i32 1
  %1760 = ptrtoint ptr %b1474 to i32
  call void @__asan_load4_noabort(i32 %1760)
  %1761 = load i32, ptr %b1474, align 4
  %c1477 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 118, i32 0, i32 2
  %1762 = ptrtoint ptr %c1477 to i32
  call void @__asan_load4_noabort(i32 %1762)
  %1763 = load i32, ptr %c1477, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1757, ptr noundef nonnull @.str.596, i32 noundef %1759, i32 noundef %1761, i32 noundef %1763) #16
  %1764 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1764)
  %1765 = load ptr, ptr %smu, align 8
  %1766 = ptrtoint ptr %1765 to i32
  call void @__asan_load4_noabort(i32 %1766)
  %1767 = load ptr, ptr %1765, align 8
  %arrayidx1484 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 118, i32 1
  %1768 = ptrtoint ptr %arrayidx1484 to i32
  call void @__asan_load4_noabort(i32 %1768)
  %1769 = load i32, ptr %arrayidx1484, align 4
  %b1488 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 118, i32 1, i32 1
  %1770 = ptrtoint ptr %b1488 to i32
  call void @__asan_load4_noabort(i32 %1770)
  %1771 = load i32, ptr %b1488, align 4
  %c1491 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 118, i32 1, i32 2
  %1772 = ptrtoint ptr %c1491 to i32
  call void @__asan_load4_noabort(i32 %1772)
  %1773 = load i32, ptr %c1491, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1767, ptr noundef nonnull @.str.599, i32 noundef %1769, i32 noundef %1771, i32 noundef %1773) #16
  %1774 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1774)
  %1775 = load ptr, ptr %smu, align 8
  %1776 = ptrtoint ptr %1775 to i32
  call void @__asan_load4_noabort(i32 %1776)
  %1777 = load ptr, ptr %1775, align 8
  %dBtcGbGfxPll = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 119
  %1778 = ptrtoint ptr %dBtcGbGfxPll to i32
  call void @__asan_load4_noabort(i32 %1778)
  %1779 = load i32, ptr %dBtcGbGfxPll, align 4
  %b1499 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 119, i32 1
  %1780 = ptrtoint ptr %b1499 to i32
  call void @__asan_load4_noabort(i32 %1780)
  %1781 = load i32, ptr %b1499, align 4
  %c1501 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 119, i32 2
  %1782 = ptrtoint ptr %c1501 to i32
  call void @__asan_load4_noabort(i32 %1782)
  %1783 = load i32, ptr %c1501, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1777, ptr noundef nonnull @.str.602, i32 noundef %1779, i32 noundef %1781, i32 noundef %1783) #16
  %1784 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1784)
  %1785 = load ptr, ptr %smu, align 8
  %1786 = ptrtoint ptr %1785 to i32
  call void @__asan_load4_noabort(i32 %1786)
  %1787 = load ptr, ptr %1785, align 8
  %dBtcGbGfxDfll = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 120
  %1788 = ptrtoint ptr %dBtcGbGfxDfll to i32
  call void @__asan_load4_noabort(i32 %1788)
  %1789 = load i32, ptr %dBtcGbGfxDfll, align 4
  %b1509 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 120, i32 1
  %1790 = ptrtoint ptr %b1509 to i32
  call void @__asan_load4_noabort(i32 %1790)
  %1791 = load i32, ptr %b1509, align 4
  %c1511 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 120, i32 2
  %1792 = ptrtoint ptr %c1511 to i32
  call void @__asan_load4_noabort(i32 %1792)
  %1793 = load i32, ptr %c1511, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1787, ptr noundef nonnull @.str.605, i32 noundef %1789, i32 noundef %1791, i32 noundef %1793) #16
  %1794 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1794)
  %1795 = load ptr, ptr %smu, align 8
  %1796 = ptrtoint ptr %1795 to i32
  call void @__asan_load4_noabort(i32 %1796)
  %1797 = load ptr, ptr %1795, align 8
  %dBtcGbSoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 121
  %1798 = ptrtoint ptr %dBtcGbSoc to i32
  call void @__asan_load4_noabort(i32 %1798)
  %1799 = load i32, ptr %dBtcGbSoc, align 4
  %b1519 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 121, i32 1
  %1800 = ptrtoint ptr %b1519 to i32
  call void @__asan_load4_noabort(i32 %1800)
  %1801 = load i32, ptr %b1519, align 4
  %c1521 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 121, i32 2
  %1802 = ptrtoint ptr %c1521 to i32
  call void @__asan_load4_noabort(i32 %1802)
  %1803 = load i32, ptr %c1521, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1797, ptr noundef nonnull @.str.608, i32 noundef %1799, i32 noundef %1801, i32 noundef %1803) #16
  %1804 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1804)
  %1805 = load ptr, ptr %smu, align 8
  %1806 = ptrtoint ptr %1805 to i32
  call void @__asan_load4_noabort(i32 %1806)
  %1807 = load ptr, ptr %1805, align 8
  %qAgingGb = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 122
  %1808 = ptrtoint ptr %qAgingGb to i32
  call void @__asan_load4_noabort(i32 %1808)
  %1809 = load i32, ptr %qAgingGb, align 4
  %b1531 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 122, i32 0, i32 1
  %1810 = ptrtoint ptr %b1531 to i32
  call void @__asan_load4_noabort(i32 %1810)
  %1811 = load i32, ptr %b1531, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1807, ptr noundef nonnull @.str.611, i32 noundef %1809, i32 noundef %1811) #16
  %1812 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1812)
  %1813 = load ptr, ptr %smu, align 8
  %1814 = ptrtoint ptr %1813 to i32
  call void @__asan_load4_noabort(i32 %1814)
  %1815 = load ptr, ptr %1813, align 8
  %arrayidx1538 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 122, i32 1
  %1816 = ptrtoint ptr %arrayidx1538 to i32
  call void @__asan_load4_noabort(i32 %1816)
  %1817 = load i32, ptr %arrayidx1538, align 4
  %b1542 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 122, i32 1, i32 1
  %1818 = ptrtoint ptr %b1542 to i32
  call void @__asan_load4_noabort(i32 %1818)
  %1819 = load i32, ptr %b1542, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1815, ptr noundef nonnull @.str.614, i32 noundef %1817, i32 noundef %1819) #16
  %1820 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1820)
  %1821 = load ptr, ptr %smu, align 8
  %1822 = ptrtoint ptr %1821 to i32
  call void @__asan_load4_noabort(i32 %1822)
  %1823 = load ptr, ptr %1821, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1823, ptr noundef nonnull @.str.617) #16
  %PiecewiseLinearDroopIntGfxDfll = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 123
  %1824 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1824)
  %1825 = load ptr, ptr %smu, align 8
  %1826 = ptrtoint ptr %1825 to i32
  call void @__asan_load4_noabort(i32 %1826)
  %1827 = load ptr, ptr %1825, align 8
  %1828 = ptrtoint ptr %PiecewiseLinearDroopIntGfxDfll to i32
  call void @__asan_load4_noabort(i32 %1828)
  %1829 = load i32, ptr %PiecewiseLinearDroopIntGfxDfll, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1827, ptr noundef nonnull @.str.620, i32 noundef 0, i32 noundef %1829) #16
  %1830 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1830)
  %1831 = load ptr, ptr %smu, align 8
  %1832 = ptrtoint ptr %1831 to i32
  call void @__asan_load4_noabort(i32 %1832)
  %1833 = load ptr, ptr %1831, align 8
  %arrayidx1564 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 1, i32 0
  %1834 = ptrtoint ptr %arrayidx1564 to i32
  call void @__asan_load4_noabort(i32 %1834)
  %1835 = load i32, ptr %arrayidx1564, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1833, ptr noundef nonnull @.str.623, i32 noundef 0, i32 noundef %1835) #16
  %1836 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1836)
  %1837 = load ptr, ptr %smu, align 8
  %1838 = ptrtoint ptr %1837 to i32
  call void @__asan_load4_noabort(i32 %1838)
  %1839 = load ptr, ptr %1837, align 8
  %arrayidx1557.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 0, i32 1
  %1840 = ptrtoint ptr %arrayidx1557.1 to i32
  call void @__asan_load4_noabort(i32 %1840)
  %1841 = load i32, ptr %arrayidx1557.1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1839, ptr noundef nonnull @.str.620, i32 noundef 1, i32 noundef %1841) #16
  %1842 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1842)
  %1843 = load ptr, ptr %smu, align 8
  %1844 = ptrtoint ptr %1843 to i32
  call void @__asan_load4_noabort(i32 %1844)
  %1845 = load ptr, ptr %1843, align 8
  %arrayidx1564.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 1, i32 1
  %1846 = ptrtoint ptr %arrayidx1564.1 to i32
  call void @__asan_load4_noabort(i32 %1846)
  %1847 = load i32, ptr %arrayidx1564.1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1845, ptr noundef nonnull @.str.623, i32 noundef 1, i32 noundef %1847) #16
  %1848 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1848)
  %1849 = load ptr, ptr %smu, align 8
  %1850 = ptrtoint ptr %1849 to i32
  call void @__asan_load4_noabort(i32 %1850)
  %1851 = load ptr, ptr %1849, align 8
  %arrayidx1557.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 0, i32 2
  %1852 = ptrtoint ptr %arrayidx1557.2 to i32
  call void @__asan_load4_noabort(i32 %1852)
  %1853 = load i32, ptr %arrayidx1557.2, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1851, ptr noundef nonnull @.str.620, i32 noundef 2, i32 noundef %1853) #16
  %1854 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1854)
  %1855 = load ptr, ptr %smu, align 8
  %1856 = ptrtoint ptr %1855 to i32
  call void @__asan_load4_noabort(i32 %1856)
  %1857 = load ptr, ptr %1855, align 8
  %arrayidx1564.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 1, i32 2
  %1858 = ptrtoint ptr %arrayidx1564.2 to i32
  call void @__asan_load4_noabort(i32 %1858)
  %1859 = load i32, ptr %arrayidx1564.2, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1857, ptr noundef nonnull @.str.623, i32 noundef 2, i32 noundef %1859) #16
  %1860 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1860)
  %1861 = load ptr, ptr %smu, align 8
  %1862 = ptrtoint ptr %1861 to i32
  call void @__asan_load4_noabort(i32 %1862)
  %1863 = load ptr, ptr %1861, align 8
  %arrayidx1557.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 0, i32 3
  %1864 = ptrtoint ptr %arrayidx1557.3 to i32
  call void @__asan_load4_noabort(i32 %1864)
  %1865 = load i32, ptr %arrayidx1557.3, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1863, ptr noundef nonnull @.str.620, i32 noundef 3, i32 noundef %1865) #16
  %1866 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1866)
  %1867 = load ptr, ptr %smu, align 8
  %1868 = ptrtoint ptr %1867 to i32
  call void @__asan_load4_noabort(i32 %1868)
  %1869 = load ptr, ptr %1867, align 8
  %arrayidx1564.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 1, i32 3
  %1870 = ptrtoint ptr %arrayidx1564.3 to i32
  call void @__asan_load4_noabort(i32 %1870)
  %1871 = load i32, ptr %arrayidx1564.3, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1869, ptr noundef nonnull @.str.623, i32 noundef 3, i32 noundef %1871) #16
  %1872 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1872)
  %1873 = load ptr, ptr %smu, align 8
  %1874 = ptrtoint ptr %1873 to i32
  call void @__asan_load4_noabort(i32 %1874)
  %1875 = load ptr, ptr %1873, align 8
  %arrayidx1557.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 0, i32 4
  %1876 = ptrtoint ptr %arrayidx1557.4 to i32
  call void @__asan_load4_noabort(i32 %1876)
  %1877 = load i32, ptr %arrayidx1557.4, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1875, ptr noundef nonnull @.str.620, i32 noundef 4, i32 noundef %1877) #16
  %1878 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1878)
  %1879 = load ptr, ptr %smu, align 8
  %1880 = ptrtoint ptr %1879 to i32
  call void @__asan_load4_noabort(i32 %1880)
  %1881 = load ptr, ptr %1879, align 8
  %arrayidx1564.4 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 123, i32 1, i32 4
  %1882 = ptrtoint ptr %arrayidx1564.4 to i32
  call void @__asan_load4_noabort(i32 %1882)
  %1883 = load i32, ptr %arrayidx1564.4, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1881, ptr noundef nonnull @.str.623, i32 noundef 4, i32 noundef %1883) #16
  %1884 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1884)
  %1885 = load ptr, ptr %smu, align 8
  %1886 = ptrtoint ptr %1885 to i32
  call void @__asan_load4_noabort(i32 %1886)
  %1887 = load ptr, ptr %1885, align 8
  %qStaticVoltageOffset = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 124
  %1888 = ptrtoint ptr %qStaticVoltageOffset to i32
  call void @__asan_load4_noabort(i32 %1888)
  %1889 = load i32, ptr %qStaticVoltageOffset, align 4
  %b1577 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 124, i32 0, i32 1
  %1890 = ptrtoint ptr %b1577 to i32
  call void @__asan_load4_noabort(i32 %1890)
  %1891 = load i32, ptr %b1577, align 4
  %c1580 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 124, i32 0, i32 2
  %1892 = ptrtoint ptr %c1580 to i32
  call void @__asan_load4_noabort(i32 %1892)
  %1893 = load i32, ptr %c1580, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1887, ptr noundef nonnull @.str.626, i32 noundef %1889, i32 noundef %1891, i32 noundef %1893) #16
  %1894 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1894)
  %1895 = load ptr, ptr %smu, align 8
  %1896 = ptrtoint ptr %1895 to i32
  call void @__asan_load4_noabort(i32 %1896)
  %1897 = load ptr, ptr %1895, align 8
  %arrayidx1587 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 124, i32 1
  %1898 = ptrtoint ptr %arrayidx1587 to i32
  call void @__asan_load4_noabort(i32 %1898)
  %1899 = load i32, ptr %arrayidx1587, align 4
  %b1591 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 124, i32 1, i32 1
  %1900 = ptrtoint ptr %b1591 to i32
  call void @__asan_load4_noabort(i32 %1900)
  %1901 = load i32, ptr %b1591, align 4
  %c1594 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 124, i32 1, i32 2
  %1902 = ptrtoint ptr %c1594 to i32
  call void @__asan_load4_noabort(i32 %1902)
  %1903 = load i32, ptr %c1594, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1897, ptr noundef nonnull @.str.629, i32 noundef %1899, i32 noundef %1901, i32 noundef %1903) #16
  %1904 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1904)
  %1905 = load ptr, ptr %smu, align 8
  %1906 = ptrtoint ptr %1905 to i32
  call void @__asan_load4_noabort(i32 %1906)
  %1907 = load ptr, ptr %1905, align 8
  %DcTol = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 125
  %1908 = ptrtoint ptr %DcTol to i32
  call void @__asan_load2_noabort(i32 %1908)
  %1909 = load i16, ptr %DcTol, align 4
  %conv1601 = zext i16 %1909 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1907, ptr noundef nonnull @.str.632, i32 noundef %conv1601) #16
  %1910 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1910)
  %1911 = load ptr, ptr %smu, align 8
  %1912 = ptrtoint ptr %1911 to i32
  call void @__asan_load4_noabort(i32 %1912)
  %1913 = load ptr, ptr %1911, align 8
  %arrayidx1608 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 125, i32 1
  %1914 = ptrtoint ptr %arrayidx1608 to i32
  call void @__asan_load2_noabort(i32 %1914)
  %1915 = load i16, ptr %arrayidx1608, align 2
  %conv1609 = zext i16 %1915 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1913, ptr noundef nonnull @.str.635, i32 noundef %conv1609) #16
  %1916 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1916)
  %1917 = load ptr, ptr %smu, align 8
  %1918 = ptrtoint ptr %1917 to i32
  call void @__asan_load4_noabort(i32 %1918)
  %1919 = load ptr, ptr %1917, align 8
  %DcBtcEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 126
  %1920 = ptrtoint ptr %DcBtcEnabled to i32
  call void @__asan_load1_noabort(i32 %1920)
  %1921 = load i8, ptr %DcBtcEnabled, align 4
  %conv1616 = zext i8 %1921 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1919, ptr noundef nonnull @.str.638, i32 noundef %conv1616) #16
  %1922 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1922)
  %1923 = load ptr, ptr %smu, align 8
  %1924 = ptrtoint ptr %1923 to i32
  call void @__asan_load4_noabort(i32 %1924)
  %1925 = load ptr, ptr %1923, align 8
  %arrayidx1623 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 126, i32 1
  %1926 = ptrtoint ptr %arrayidx1623 to i32
  call void @__asan_load1_noabort(i32 %1926)
  %1927 = load i8, ptr %arrayidx1623, align 1
  %conv1624 = zext i8 %1927 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1925, ptr noundef nonnull @.str.641, i32 noundef %conv1624) #16
  %1928 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1928)
  %1929 = load ptr, ptr %smu, align 8
  %1930 = ptrtoint ptr %1929 to i32
  call void @__asan_load4_noabort(i32 %1930)
  %1931 = load ptr, ptr %1929, align 8
  %Padding8_GfxBtc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 127
  %1932 = ptrtoint ptr %Padding8_GfxBtc to i32
  call void @__asan_load1_noabort(i32 %1932)
  %1933 = load i8, ptr %Padding8_GfxBtc, align 2
  %conv1631 = zext i8 %1933 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1931, ptr noundef nonnull @.str.644, i32 noundef %conv1631) #16
  %1934 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1934)
  %1935 = load ptr, ptr %smu, align 8
  %1936 = ptrtoint ptr %1935 to i32
  call void @__asan_load4_noabort(i32 %1936)
  %1937 = load ptr, ptr %1935, align 8
  %arrayidx1638 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 127, i32 1
  %1938 = ptrtoint ptr %arrayidx1638 to i32
  call void @__asan_load1_noabort(i32 %1938)
  %1939 = load i8, ptr %arrayidx1638, align 1
  %conv1639 = zext i8 %1939 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1937, ptr noundef nonnull @.str.647, i32 noundef %conv1639) #16
  %1940 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1940)
  %1941 = load ptr, ptr %smu, align 8
  %1942 = ptrtoint ptr %1941 to i32
  call void @__asan_load4_noabort(i32 %1942)
  %1943 = load ptr, ptr %1941, align 8
  %DcBtcMin = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 128
  %1944 = ptrtoint ptr %DcBtcMin to i32
  call void @__asan_load2_noabort(i32 %1944)
  %1945 = load i16, ptr %DcBtcMin, align 4
  %conv1646 = zext i16 %1945 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1943, ptr noundef nonnull @.str.650, i32 noundef %conv1646) #16
  %1946 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1946)
  %1947 = load ptr, ptr %smu, align 8
  %1948 = ptrtoint ptr %1947 to i32
  call void @__asan_load4_noabort(i32 %1948)
  %1949 = load ptr, ptr %1947, align 8
  %arrayidx1653 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 128, i32 1
  %1950 = ptrtoint ptr %arrayidx1653 to i32
  call void @__asan_load2_noabort(i32 %1950)
  %1951 = load i16, ptr %arrayidx1653, align 2
  %conv1654 = zext i16 %1951 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1949, ptr noundef nonnull @.str.653, i32 noundef %conv1654) #16
  %1952 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1952)
  %1953 = load ptr, ptr %smu, align 8
  %1954 = ptrtoint ptr %1953 to i32
  call void @__asan_load4_noabort(i32 %1954)
  %1955 = load ptr, ptr %1953, align 8
  %DcBtcMax = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 129
  %1956 = ptrtoint ptr %DcBtcMax to i32
  call void @__asan_load2_noabort(i32 %1956)
  %1957 = load i16, ptr %DcBtcMax, align 4
  %conv1661 = zext i16 %1957 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1955, ptr noundef nonnull @.str.656, i32 noundef %conv1661) #16
  %1958 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1958)
  %1959 = load ptr, ptr %smu, align 8
  %1960 = ptrtoint ptr %1959 to i32
  call void @__asan_load4_noabort(i32 %1960)
  %1961 = load ptr, ptr %1959, align 8
  %arrayidx1668 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 129, i32 1
  %1962 = ptrtoint ptr %arrayidx1668 to i32
  call void @__asan_load2_noabort(i32 %1962)
  %1963 = load i16, ptr %arrayidx1668, align 2
  %conv1669 = zext i16 %1963 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1961, ptr noundef nonnull @.str.659, i32 noundef %conv1669) #16
  %1964 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1964)
  %1965 = load ptr, ptr %smu, align 8
  %1966 = ptrtoint ptr %1965 to i32
  call void @__asan_load4_noabort(i32 %1966)
  %1967 = load ptr, ptr %1965, align 8
  %DcBtcGb = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 130
  %1968 = ptrtoint ptr %DcBtcGb to i32
  call void @__asan_load2_noabort(i32 %1968)
  %1969 = load i16, ptr %DcBtcGb, align 4
  %conv1676 = zext i16 %1969 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1967, ptr noundef nonnull @.str.662, i32 noundef %conv1676) #16
  %1970 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1970)
  %1971 = load ptr, ptr %smu, align 8
  %1972 = ptrtoint ptr %1971 to i32
  call void @__asan_load4_noabort(i32 %1972)
  %1973 = load ptr, ptr %1971, align 8
  %arrayidx1683 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 130, i32 1
  %1974 = ptrtoint ptr %arrayidx1683 to i32
  call void @__asan_load2_noabort(i32 %1974)
  %1975 = load i16, ptr %arrayidx1683, align 2
  %conv1684 = zext i16 %1975 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1973, ptr noundef nonnull @.str.665, i32 noundef %conv1684) #16
  %1976 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1976)
  %1977 = load ptr, ptr %smu, align 8
  %1978 = ptrtoint ptr %1977 to i32
  call void @__asan_load4_noabort(i32 %1978)
  %1979 = load ptr, ptr %1977, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1979, ptr noundef nonnull @.str.668) #16
  %1980 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1980)
  %1981 = load ptr, ptr %smu, align 8
  %1982 = ptrtoint ptr %1981 to i32
  call void @__asan_load4_noabort(i32 %1982)
  %1983 = load ptr, ptr %1981, align 8
  %arrayidx1699 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 131, i32 0
  %1984 = ptrtoint ptr %arrayidx1699 to i32
  call void @__asan_load1_noabort(i32 %1984)
  %1985 = load i8, ptr %arrayidx1699, align 1
  %conv1700 = zext i8 %1985 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1983, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1700) #16
  %1986 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1986)
  %1987 = load ptr, ptr %smu, align 8
  %1988 = ptrtoint ptr %1987 to i32
  call void @__asan_load4_noabort(i32 %1988)
  %1989 = load ptr, ptr %1987, align 8
  %arrayidx1699.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 131, i32 1
  %1990 = ptrtoint ptr %arrayidx1699.1 to i32
  call void @__asan_load1_noabort(i32 %1990)
  %1991 = load i8, ptr %arrayidx1699.1, align 1
  %conv1700.1 = zext i8 %1991 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1989, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1700.1) #16
  %1992 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1992)
  %1993 = load ptr, ptr %smu, align 8
  %1994 = ptrtoint ptr %1993 to i32
  call void @__asan_load4_noabort(i32 %1994)
  %1995 = load ptr, ptr %1993, align 8
  %XgmiDpmSpare = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 132
  %1996 = ptrtoint ptr %XgmiDpmSpare to i32
  call void @__asan_load1_noabort(i32 %1996)
  %1997 = load i8, ptr %XgmiDpmSpare, align 2
  %conv1710 = zext i8 %1997 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1995, ptr noundef nonnull @.str.673, i32 noundef %conv1710) #16
  %1998 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1998)
  %1999 = load ptr, ptr %smu, align 8
  %2000 = ptrtoint ptr %1999 to i32
  call void @__asan_load4_noabort(i32 %2000)
  %2001 = load ptr, ptr %1999, align 8
  %arrayidx1717 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 132, i32 1
  %2002 = ptrtoint ptr %arrayidx1717 to i32
  call void @__asan_load1_noabort(i32 %2002)
  %2003 = load i8, ptr %arrayidx1717, align 1
  %conv1718 = zext i8 %2003 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2001, ptr noundef nonnull @.str.676, i32 noundef %conv1718) #16
  %2004 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2004)
  %2005 = load ptr, ptr %smu, align 8
  %2006 = ptrtoint ptr %2005 to i32
  call void @__asan_load4_noabort(i32 %2006)
  %2007 = load ptr, ptr %2005, align 8
  %DebugOverrides = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 133
  %2008 = ptrtoint ptr %DebugOverrides to i32
  call void @__asan_load4_noabort(i32 %2008)
  %2009 = load i32, ptr %DebugOverrides, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2007, ptr noundef nonnull @.str.679, i32 noundef %2009) #16
  %2010 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load ptr, ptr %smu, align 8
  %2012 = ptrtoint ptr %2011 to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load ptr, ptr %2011, align 8
  %ReservedEquation0 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 134
  %2014 = ptrtoint ptr %ReservedEquation0 to i32
  call void @__asan_load4_noabort(i32 %2014)
  %2015 = load i32, ptr %ReservedEquation0, align 4
  %b1731 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 134, i32 1
  %2016 = ptrtoint ptr %b1731 to i32
  call void @__asan_load4_noabort(i32 %2016)
  %2017 = load i32, ptr %b1731, align 4
  %c1733 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 134, i32 2
  %2018 = ptrtoint ptr %c1733 to i32
  call void @__asan_load4_noabort(i32 %2018)
  %2019 = load i32, ptr %c1733, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2013, ptr noundef nonnull @.str.682, i32 noundef %2015, i32 noundef %2017, i32 noundef %2019) #16
  %2020 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2020)
  %2021 = load ptr, ptr %smu, align 8
  %2022 = ptrtoint ptr %2021 to i32
  call void @__asan_load4_noabort(i32 %2022)
  %2023 = load ptr, ptr %2021, align 8
  %ReservedEquation1 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 135
  %2024 = ptrtoint ptr %ReservedEquation1 to i32
  call void @__asan_load4_noabort(i32 %2024)
  %2025 = load i32, ptr %ReservedEquation1, align 4
  %b1741 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 135, i32 1
  %2026 = ptrtoint ptr %b1741 to i32
  call void @__asan_load4_noabort(i32 %2026)
  %2027 = load i32, ptr %b1741, align 4
  %c1743 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 135, i32 2
  %2028 = ptrtoint ptr %c1743 to i32
  call void @__asan_load4_noabort(i32 %2028)
  %2029 = load i32, ptr %c1743, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2023, ptr noundef nonnull @.str.685, i32 noundef %2025, i32 noundef %2027, i32 noundef %2029) #16
  %2030 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2030)
  %2031 = load ptr, ptr %smu, align 8
  %2032 = ptrtoint ptr %2031 to i32
  call void @__asan_load4_noabort(i32 %2032)
  %2033 = load ptr, ptr %2031, align 8
  %ReservedEquation2 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 136
  %2034 = ptrtoint ptr %ReservedEquation2 to i32
  call void @__asan_load4_noabort(i32 %2034)
  %2035 = load i32, ptr %ReservedEquation2, align 4
  %b1751 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 136, i32 1
  %2036 = ptrtoint ptr %b1751 to i32
  call void @__asan_load4_noabort(i32 %2036)
  %2037 = load i32, ptr %b1751, align 4
  %c1753 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 136, i32 2
  %2038 = ptrtoint ptr %c1753 to i32
  call void @__asan_load4_noabort(i32 %2038)
  %2039 = load i32, ptr %c1753, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2033, ptr noundef nonnull @.str.688, i32 noundef %2035, i32 noundef %2037, i32 noundef %2039) #16
  %2040 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2040)
  %2041 = load ptr, ptr %smu, align 8
  %2042 = ptrtoint ptr %2041 to i32
  call void @__asan_load4_noabort(i32 %2042)
  %2043 = load ptr, ptr %2041, align 8
  %ReservedEquation3 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 137
  %2044 = ptrtoint ptr %ReservedEquation3 to i32
  call void @__asan_load4_noabort(i32 %2044)
  %2045 = load i32, ptr %ReservedEquation3, align 4
  %b1761 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 137, i32 1
  %2046 = ptrtoint ptr %b1761 to i32
  call void @__asan_load4_noabort(i32 %2046)
  %2047 = load i32, ptr %b1761, align 4
  %c1763 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 137, i32 2
  %2048 = ptrtoint ptr %c1763 to i32
  call void @__asan_load4_noabort(i32 %2048)
  %2049 = load i32, ptr %c1763, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2043, ptr noundef nonnull @.str.691, i32 noundef %2045, i32 noundef %2047, i32 noundef %2049) #16
  %2050 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2050)
  %2051 = load ptr, ptr %smu, align 8
  %2052 = ptrtoint ptr %2051 to i32
  call void @__asan_load4_noabort(i32 %2052)
  %2053 = load ptr, ptr %2051, align 8
  %SkuReserved = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 149
  %2054 = ptrtoint ptr %SkuReserved to i32
  call void @__asan_load4_noabort(i32 %2054)
  %2055 = load i32, ptr %SkuReserved, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2053, ptr noundef nonnull @.str.694, i32 noundef %2055) #16
  %2056 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2056)
  %2057 = load ptr, ptr %smu, align 8
  %2058 = ptrtoint ptr %2057 to i32
  call void @__asan_load4_noabort(i32 %2058)
  %2059 = load ptr, ptr %2057, align 8
  %arrayidx1776 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 1
  %2060 = ptrtoint ptr %arrayidx1776 to i32
  call void @__asan_load4_noabort(i32 %2060)
  %2061 = load i32, ptr %arrayidx1776, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2059, ptr noundef nonnull @.str.697, i32 noundef %2061) #16
  %2062 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2062)
  %2063 = load ptr, ptr %smu, align 8
  %2064 = ptrtoint ptr %2063 to i32
  call void @__asan_load4_noabort(i32 %2064)
  %2065 = load ptr, ptr %2063, align 8
  %arrayidx1783 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 2
  %2066 = ptrtoint ptr %arrayidx1783 to i32
  call void @__asan_load4_noabort(i32 %2066)
  %2067 = load i32, ptr %arrayidx1783, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2065, ptr noundef nonnull @.str.700, i32 noundef %2067) #16
  %2068 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2068)
  %2069 = load ptr, ptr %smu, align 8
  %2070 = ptrtoint ptr %2069 to i32
  call void @__asan_load4_noabort(i32 %2070)
  %2071 = load ptr, ptr %2069, align 8
  %arrayidx1790 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 3
  %2072 = ptrtoint ptr %arrayidx1790 to i32
  call void @__asan_load4_noabort(i32 %2072)
  %2073 = load i32, ptr %arrayidx1790, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2071, ptr noundef nonnull @.str.703, i32 noundef %2073) #16
  %2074 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2074)
  %2075 = load ptr, ptr %smu, align 8
  %2076 = ptrtoint ptr %2075 to i32
  call void @__asan_load4_noabort(i32 %2076)
  %2077 = load ptr, ptr %2075, align 8
  %arrayidx1797 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 4
  %2078 = ptrtoint ptr %arrayidx1797 to i32
  call void @__asan_load4_noabort(i32 %2078)
  %2079 = load i32, ptr %arrayidx1797, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2077, ptr noundef nonnull @.str.706, i32 noundef %2079) #16
  %2080 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2080)
  %2081 = load ptr, ptr %smu, align 8
  %2082 = ptrtoint ptr %2081 to i32
  call void @__asan_load4_noabort(i32 %2082)
  %2083 = load ptr, ptr %2081, align 8
  %arrayidx1804 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 5
  %2084 = ptrtoint ptr %arrayidx1804 to i32
  call void @__asan_load4_noabort(i32 %2084)
  %2085 = load i32, ptr %arrayidx1804, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2083, ptr noundef nonnull @.str.709, i32 noundef %2085) #16
  %2086 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2086)
  %2087 = load ptr, ptr %smu, align 8
  %2088 = ptrtoint ptr %2087 to i32
  call void @__asan_load4_noabort(i32 %2088)
  %2089 = load ptr, ptr %2087, align 8
  %arrayidx1811 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 6
  %2090 = ptrtoint ptr %arrayidx1811 to i32
  call void @__asan_load4_noabort(i32 %2090)
  %2091 = load i32, ptr %arrayidx1811, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2089, ptr noundef nonnull @.str.712, i32 noundef %2091) #16
  %2092 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2092)
  %2093 = load ptr, ptr %smu, align 8
  %2094 = ptrtoint ptr %2093 to i32
  call void @__asan_load4_noabort(i32 %2094)
  %2095 = load ptr, ptr %2093, align 8
  %arrayidx1818 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 149, i32 7
  %2096 = ptrtoint ptr %arrayidx1818 to i32
  call void @__asan_load4_noabort(i32 %2096)
  %2097 = load i32, ptr %arrayidx1818, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2095, ptr noundef nonnull @.str.715, i32 noundef %2097) #16
  %2098 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2098)
  %2099 = load ptr, ptr %smu, align 8
  %2100 = ptrtoint ptr %2099 to i32
  call void @__asan_load4_noabort(i32 %2100)
  %2101 = load ptr, ptr %2099, align 8
  %GamingClk = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 150
  %2102 = ptrtoint ptr %GamingClk to i32
  call void @__asan_load4_noabort(i32 %2102)
  %2103 = load i32, ptr %GamingClk, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2101, ptr noundef nonnull @.str.718, i32 noundef %2103) #16
  %2104 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2104)
  %2105 = load ptr, ptr %smu, align 8
  %2106 = ptrtoint ptr %2105 to i32
  call void @__asan_load4_noabort(i32 %2106)
  %2107 = load ptr, ptr %2105, align 8
  %arrayidx1831 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 150, i32 1
  %2108 = ptrtoint ptr %arrayidx1831 to i32
  call void @__asan_load4_noabort(i32 %2108)
  %2109 = load i32, ptr %arrayidx1831, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2107, ptr noundef nonnull @.str.721, i32 noundef %2109) #16
  %2110 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2110)
  %2111 = load ptr, ptr %smu, align 8
  %2112 = ptrtoint ptr %2111 to i32
  call void @__asan_load4_noabort(i32 %2112)
  %2113 = load ptr, ptr %2111, align 8
  %arrayidx1838 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 150, i32 2
  %2114 = ptrtoint ptr %arrayidx1838 to i32
  call void @__asan_load4_noabort(i32 %2114)
  %2115 = load i32, ptr %arrayidx1838, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2113, ptr noundef nonnull @.str.724, i32 noundef %2115) #16
  %2116 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2116)
  %2117 = load ptr, ptr %smu, align 8
  %2118 = ptrtoint ptr %2117 to i32
  call void @__asan_load4_noabort(i32 %2118)
  %2119 = load ptr, ptr %2117, align 8
  %arrayidx1845 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 150, i32 3
  %2120 = ptrtoint ptr %arrayidx1845 to i32
  call void @__asan_load4_noabort(i32 %2120)
  %2121 = load i32, ptr %arrayidx1845, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2119, ptr noundef nonnull @.str.727, i32 noundef %2121) #16
  %2122 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2122)
  %2123 = load ptr, ptr %smu, align 8
  %2124 = ptrtoint ptr %2123 to i32
  call void @__asan_load4_noabort(i32 %2124)
  %2125 = load ptr, ptr %2123, align 8
  %arrayidx1852 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 150, i32 4
  %2126 = ptrtoint ptr %arrayidx1852 to i32
  call void @__asan_load4_noabort(i32 %2126)
  %2127 = load i32, ptr %arrayidx1852, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2125, ptr noundef nonnull @.str.730, i32 noundef %2127) #16
  %2128 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2128)
  %2129 = load ptr, ptr %smu, align 8
  %2130 = ptrtoint ptr %2129 to i32
  call void @__asan_load4_noabort(i32 %2130)
  %2131 = load ptr, ptr %2129, align 8
  %arrayidx1859 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 150, i32 5
  %2132 = ptrtoint ptr %arrayidx1859 to i32
  call void @__asan_load4_noabort(i32 %2132)
  %2133 = load i32, ptr %arrayidx1859, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2131, ptr noundef nonnull @.str.733, i32 noundef %2133) #16
  br label %do.end1866

do.end1866:                                       ; preds = %do.end1866.do.end1866_crit_edge, %do.end
  %i.233380 = phi i32 [ 0, %do.end ], [ %inc1933, %do.end1866.do.end1866_crit_edge ]
  %2134 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2134)
  %2135 = load ptr, ptr %smu, align 8
  %2136 = ptrtoint ptr %2135 to i32
  call void @__asan_load4_noabort(i32 %2136)
  %2137 = load ptr, ptr %2135, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2137, ptr noundef nonnull @.str.736, i32 noundef %i.233380) #16
  %2138 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2138)
  %2139 = load ptr, ptr %smu, align 8
  %2140 = ptrtoint ptr %2139 to i32
  call void @__asan_load4_noabort(i32 %2140)
  %2141 = load ptr, ptr %2139, align 8
  %arrayidx1874 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380
  %2142 = ptrtoint ptr %arrayidx1874 to i32
  call void @__asan_load1_noabort(i32 %2142)
  %2143 = load i8, ptr %arrayidx1874, align 4
  %conv1875 = zext i8 %2143 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2141, ptr noundef nonnull @.str.739, i32 noundef %conv1875) #16
  %2144 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2144)
  %2145 = load ptr, ptr %smu, align 8
  %2146 = ptrtoint ptr %2145 to i32
  call void @__asan_load4_noabort(i32 %2146)
  %2147 = load ptr, ptr %2145, align 8
  %Speed = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 1
  %2148 = ptrtoint ptr %Speed to i32
  call void @__asan_load1_noabort(i32 %2148)
  %2149 = load i8, ptr %Speed, align 1
  %conv1883 = zext i8 %2149 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2147, ptr noundef nonnull @.str.742, i32 noundef %conv1883) #16
  %2150 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2150)
  %2151 = load ptr, ptr %smu, align 8
  %2152 = ptrtoint ptr %2151 to i32
  call void @__asan_load4_noabort(i32 %2152)
  %2153 = load ptr, ptr %2151, align 8
  %SlaveAddress = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 2
  %2154 = ptrtoint ptr %SlaveAddress to i32
  call void @__asan_load1_noabort(i32 %2154)
  %2155 = load i8, ptr %SlaveAddress, align 2
  %conv1891 = zext i8 %2155 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2153, ptr noundef nonnull @.str.745, i32 noundef %conv1891) #16
  %2156 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2156)
  %2157 = load ptr, ptr %smu, align 8
  %2158 = ptrtoint ptr %2157 to i32
  call void @__asan_load4_noabort(i32 %2158)
  %2159 = load ptr, ptr %2157, align 8
  %ControllerPort = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 3
  %2160 = ptrtoint ptr %ControllerPort to i32
  call void @__asan_load1_noabort(i32 %2160)
  %2161 = load i8, ptr %ControllerPort, align 1
  %conv1899 = zext i8 %2161 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2159, ptr noundef nonnull @.str.748, i32 noundef %conv1899) #16
  %2162 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2162)
  %2163 = load ptr, ptr %smu, align 8
  %2164 = ptrtoint ptr %2163 to i32
  call void @__asan_load4_noabort(i32 %2164)
  %2165 = load ptr, ptr %2163, align 8
  %ControllerName = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 4
  %2166 = ptrtoint ptr %ControllerName to i32
  call void @__asan_load1_noabort(i32 %2166)
  %2167 = load i8, ptr %ControllerName, align 4
  %conv1907 = zext i8 %2167 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2165, ptr noundef nonnull @.str.751, i32 noundef %conv1907) #16
  %2168 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2168)
  %2169 = load ptr, ptr %smu, align 8
  %2170 = ptrtoint ptr %2169 to i32
  call void @__asan_load4_noabort(i32 %2170)
  %2171 = load ptr, ptr %2169, align 8
  %ThermalThrotter = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 5
  %2172 = ptrtoint ptr %ThermalThrotter to i32
  call void @__asan_load1_noabort(i32 %2172)
  %2173 = load i8, ptr %ThermalThrotter, align 1
  %conv1915 = zext i8 %2173 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2171, ptr noundef nonnull @.str.754, i32 noundef %conv1915) #16
  %2174 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2174)
  %2175 = load ptr, ptr %smu, align 8
  %2176 = ptrtoint ptr %2175 to i32
  call void @__asan_load4_noabort(i32 %2176)
  %2177 = load ptr, ptr %2175, align 8
  %I2cProtocol = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 6
  %2178 = ptrtoint ptr %I2cProtocol to i32
  call void @__asan_load1_noabort(i32 %2178)
  %2179 = load i8, ptr %I2cProtocol, align 2
  %conv1923 = zext i8 %2179 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2177, ptr noundef nonnull @.str.757, i32 noundef %conv1923) #16
  %2180 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2180)
  %2181 = load ptr, ptr %smu, align 8
  %2182 = ptrtoint ptr %2181 to i32
  call void @__asan_load4_noabort(i32 %2182)
  %2183 = load ptr, ptr %2181, align 8
  %PaddingConfig = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 151, i32 %i.233380, i32 7
  %2184 = ptrtoint ptr %PaddingConfig to i32
  call void @__asan_load1_noabort(i32 %2184)
  %2185 = load i8, ptr %PaddingConfig, align 1
  %conv1931 = zext i8 %2185 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2183, ptr noundef nonnull @.str.760, i32 noundef %conv1931) #16
  %inc1933 = add nuw nsw i32 %i.233380, 1
  %exitcond.not = icmp eq i32 %inc1933, 16
  br i1 %exitcond.not, label %do.end1937, label %do.end1866.do.end1866_crit_edge

do.end1866.do.end1866_crit_edge:                  ; preds = %do.end1866
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end1866

do.end1937:                                       ; preds = %do.end1866
  call void @__sanitizer_cov_trace_pc() #15
  %2186 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2186)
  %2187 = load ptr, ptr %smu, align 8
  %2188 = ptrtoint ptr %2187 to i32
  call void @__asan_load4_noabort(i32 %2188)
  %2189 = load ptr, ptr %2187, align 8
  %GpioScl = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 152
  %2190 = ptrtoint ptr %GpioScl to i32
  call void @__asan_load1_noabort(i32 %2190)
  %2191 = load i8, ptr %GpioScl, align 4
  %conv1940 = zext i8 %2191 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2189, ptr noundef nonnull @.str.763, i32 noundef %conv1940) #16
  %2192 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2192)
  %2193 = load ptr, ptr %smu, align 8
  %2194 = ptrtoint ptr %2193 to i32
  call void @__asan_load4_noabort(i32 %2194)
  %2195 = load ptr, ptr %2193, align 8
  %GpioSda = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 153
  %2196 = ptrtoint ptr %GpioSda to i32
  call void @__asan_load1_noabort(i32 %2196)
  %2197 = load i8, ptr %GpioSda, align 1
  %conv1946 = zext i8 %2197 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2195, ptr noundef nonnull @.str.766, i32 noundef %conv1946) #16
  %2198 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2198)
  %2199 = load ptr, ptr %smu, align 8
  %2200 = ptrtoint ptr %2199 to i32
  call void @__asan_load4_noabort(i32 %2200)
  %2201 = load ptr, ptr %2199, align 8
  %FchUsbPdSlaveAddr = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 154
  %2202 = ptrtoint ptr %FchUsbPdSlaveAddr to i32
  call void @__asan_load1_noabort(i32 %2202)
  %2203 = load i8, ptr %FchUsbPdSlaveAddr, align 2
  %conv1952 = zext i8 %2203 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2201, ptr noundef nonnull @.str.769, i32 noundef %conv1952) #16
  %2204 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2204)
  %2205 = load ptr, ptr %smu, align 8
  %2206 = ptrtoint ptr %2205 to i32
  call void @__asan_load4_noabort(i32 %2206)
  %2207 = load ptr, ptr %2205, align 8
  %I2cSpare = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 155
  %2208 = ptrtoint ptr %I2cSpare to i32
  call void @__asan_load1_noabort(i32 %2208)
  %2209 = load i8, ptr %I2cSpare, align 1
  %conv1959 = zext i8 %2209 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2207, ptr noundef nonnull @.str.772, i32 noundef %conv1959) #16
  %2210 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2210)
  %2211 = load ptr, ptr %smu, align 8
  %2212 = ptrtoint ptr %2211 to i32
  call void @__asan_load4_noabort(i32 %2212)
  %2213 = load ptr, ptr %2211, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2213, ptr noundef nonnull @.str.775) #16
  %2214 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2214)
  %2215 = load ptr, ptr %smu, align 8
  %2216 = ptrtoint ptr %2215 to i32
  call void @__asan_load4_noabort(i32 %2216)
  %2217 = load ptr, ptr %2215, align 8
  %VddGfxVrMapping = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 156
  %2218 = ptrtoint ptr %VddGfxVrMapping to i32
  call void @__asan_load1_noabort(i32 %2218)
  %2219 = load i8, ptr %VddGfxVrMapping, align 4
  %conv1970 = zext i8 %2219 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2217, ptr noundef nonnull @.str.778, i32 noundef %conv1970) #16
  %2220 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2220)
  %2221 = load ptr, ptr %smu, align 8
  %2222 = ptrtoint ptr %2221 to i32
  call void @__asan_load4_noabort(i32 %2222)
  %2223 = load ptr, ptr %2221, align 8
  %VddSocVrMapping = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 157
  %2224 = ptrtoint ptr %VddSocVrMapping to i32
  call void @__asan_load1_noabort(i32 %2224)
  %2225 = load i8, ptr %VddSocVrMapping, align 1
  %conv1976 = zext i8 %2225 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2223, ptr noundef nonnull @.str.781, i32 noundef %conv1976) #16
  %2226 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2226)
  %2227 = load ptr, ptr %smu, align 8
  %2228 = ptrtoint ptr %2227 to i32
  call void @__asan_load4_noabort(i32 %2228)
  %2229 = load ptr, ptr %2227, align 8
  %VddMem0VrMapping = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 158
  %2230 = ptrtoint ptr %VddMem0VrMapping to i32
  call void @__asan_load1_noabort(i32 %2230)
  %2231 = load i8, ptr %VddMem0VrMapping, align 2
  %conv1982 = zext i8 %2231 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2229, ptr noundef nonnull @.str.784, i32 noundef %conv1982) #16
  %2232 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2232)
  %2233 = load ptr, ptr %smu, align 8
  %2234 = ptrtoint ptr %2233 to i32
  call void @__asan_load4_noabort(i32 %2234)
  %2235 = load ptr, ptr %2233, align 8
  %VddMem1VrMapping = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 159
  %2236 = ptrtoint ptr %VddMem1VrMapping to i32
  call void @__asan_load1_noabort(i32 %2236)
  %2237 = load i8, ptr %VddMem1VrMapping, align 1
  %conv1988 = zext i8 %2237 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2235, ptr noundef nonnull @.str.787, i32 noundef %conv1988) #16
  %2238 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2238)
  %2239 = load ptr, ptr %smu, align 8
  %2240 = ptrtoint ptr %2239 to i32
  call void @__asan_load4_noabort(i32 %2240)
  %2241 = load ptr, ptr %2239, align 8
  %GfxUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 160
  %2242 = ptrtoint ptr %GfxUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2242)
  %2243 = load i8, ptr %GfxUlvPhaseSheddingMask, align 4
  %conv1994 = zext i8 %2243 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2241, ptr noundef nonnull @.str.790, i32 noundef %conv1994) #16
  %2244 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2244)
  %2245 = load ptr, ptr %smu, align 8
  %2246 = ptrtoint ptr %2245 to i32
  call void @__asan_load4_noabort(i32 %2246)
  %2247 = load ptr, ptr %2245, align 8
  %SocUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 161
  %2248 = ptrtoint ptr %SocUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2248)
  %2249 = load i8, ptr %SocUlvPhaseSheddingMask, align 1
  %conv2000 = zext i8 %2249 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2247, ptr noundef nonnull @.str.793, i32 noundef %conv2000) #16
  %2250 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2250)
  %2251 = load ptr, ptr %smu, align 8
  %2252 = ptrtoint ptr %2251 to i32
  call void @__asan_load4_noabort(i32 %2252)
  %2253 = load ptr, ptr %2251, align 8
  %VddciUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 162
  %2254 = ptrtoint ptr %VddciUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2254)
  %2255 = load i8, ptr %VddciUlvPhaseSheddingMask, align 2
  %conv2006 = zext i8 %2255 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2253, ptr noundef nonnull @.str.796, i32 noundef %conv2006) #16
  %2256 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2256)
  %2257 = load ptr, ptr %smu, align 8
  %2258 = ptrtoint ptr %2257 to i32
  call void @__asan_load4_noabort(i32 %2258)
  %2259 = load ptr, ptr %2257, align 8
  %MvddUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 163
  %2260 = ptrtoint ptr %MvddUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2260)
  %2261 = load i8, ptr %MvddUlvPhaseSheddingMask, align 1
  %conv2012 = zext i8 %2261 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2259, ptr noundef nonnull @.str.799, i32 noundef %conv2012) #16
  %2262 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2262)
  %2263 = load ptr, ptr %smu, align 8
  %2264 = ptrtoint ptr %2263 to i32
  call void @__asan_load4_noabort(i32 %2264)
  %2265 = load ptr, ptr %2263, align 8
  %GfxMaxCurrent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 164
  %2266 = ptrtoint ptr %GfxMaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2266)
  %2267 = load i16, ptr %GfxMaxCurrent, align 4
  %conv2018 = zext i16 %2267 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2265, ptr noundef nonnull @.str.802, i32 noundef %conv2018) #16
  %2268 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2268)
  %2269 = load ptr, ptr %smu, align 8
  %2270 = ptrtoint ptr %2269 to i32
  call void @__asan_load4_noabort(i32 %2270)
  %2271 = load ptr, ptr %2269, align 8
  %GfxOffset = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 165
  %2272 = ptrtoint ptr %GfxOffset to i32
  call void @__asan_load1_noabort(i32 %2272)
  %2273 = load i8, ptr %GfxOffset, align 2
  %conv2024 = sext i8 %2273 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2271, ptr noundef nonnull @.str.805, i32 noundef %conv2024) #16
  %2274 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2274)
  %2275 = load ptr, ptr %smu, align 8
  %2276 = ptrtoint ptr %2275 to i32
  call void @__asan_load4_noabort(i32 %2276)
  %2277 = load ptr, ptr %2275, align 8
  %Padding_TelemetryGfx = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 166
  %2278 = ptrtoint ptr %Padding_TelemetryGfx to i32
  call void @__asan_load1_noabort(i32 %2278)
  %2279 = load i8, ptr %Padding_TelemetryGfx, align 1
  %conv2030 = zext i8 %2279 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2277, ptr noundef nonnull @.str.808, i32 noundef %conv2030) #16
  %2280 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2280)
  %2281 = load ptr, ptr %smu, align 8
  %2282 = ptrtoint ptr %2281 to i32
  call void @__asan_load4_noabort(i32 %2282)
  %2283 = load ptr, ptr %2281, align 8
  %SocMaxCurrent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 167
  %2284 = ptrtoint ptr %SocMaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2284)
  %2285 = load i16, ptr %SocMaxCurrent, align 4
  %conv2036 = zext i16 %2285 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2283, ptr noundef nonnull @.str.811, i32 noundef %conv2036) #16
  %2286 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2286)
  %2287 = load ptr, ptr %smu, align 8
  %2288 = ptrtoint ptr %2287 to i32
  call void @__asan_load4_noabort(i32 %2288)
  %2289 = load ptr, ptr %2287, align 8
  %SocOffset = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 168
  %2290 = ptrtoint ptr %SocOffset to i32
  call void @__asan_load1_noabort(i32 %2290)
  %2291 = load i8, ptr %SocOffset, align 2
  %conv2042 = sext i8 %2291 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2289, ptr noundef nonnull @.str.814, i32 noundef %conv2042) #16
  %2292 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2292)
  %2293 = load ptr, ptr %smu, align 8
  %2294 = ptrtoint ptr %2293 to i32
  call void @__asan_load4_noabort(i32 %2294)
  %2295 = load ptr, ptr %2293, align 8
  %Padding_TelemetrySoc = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 169
  %2296 = ptrtoint ptr %Padding_TelemetrySoc to i32
  call void @__asan_load1_noabort(i32 %2296)
  %2297 = load i8, ptr %Padding_TelemetrySoc, align 1
  %conv2048 = zext i8 %2297 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2295, ptr noundef nonnull @.str.817, i32 noundef %conv2048) #16
  %2298 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2298)
  %2299 = load ptr, ptr %smu, align 8
  %2300 = ptrtoint ptr %2299 to i32
  call void @__asan_load4_noabort(i32 %2300)
  %2301 = load ptr, ptr %2299, align 8
  %Mem0MaxCurrent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 170
  %2302 = ptrtoint ptr %Mem0MaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2302)
  %2303 = load i16, ptr %Mem0MaxCurrent, align 4
  %conv2054 = zext i16 %2303 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2301, ptr noundef nonnull @.str.820, i32 noundef %conv2054) #16
  %2304 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2304)
  %2305 = load ptr, ptr %smu, align 8
  %2306 = ptrtoint ptr %2305 to i32
  call void @__asan_load4_noabort(i32 %2306)
  %2307 = load ptr, ptr %2305, align 8
  %Mem0Offset = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 171
  %2308 = ptrtoint ptr %Mem0Offset to i32
  call void @__asan_load1_noabort(i32 %2308)
  %2309 = load i8, ptr %Mem0Offset, align 2
  %conv2060 = sext i8 %2309 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2307, ptr noundef nonnull @.str.823, i32 noundef %conv2060) #16
  %2310 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2310)
  %2311 = load ptr, ptr %smu, align 8
  %2312 = ptrtoint ptr %2311 to i32
  call void @__asan_load4_noabort(i32 %2312)
  %2313 = load ptr, ptr %2311, align 8
  %Padding_TelemetryMem0 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 172
  %2314 = ptrtoint ptr %Padding_TelemetryMem0 to i32
  call void @__asan_load1_noabort(i32 %2314)
  %2315 = load i8, ptr %Padding_TelemetryMem0, align 1
  %conv2066 = zext i8 %2315 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2313, ptr noundef nonnull @.str.826, i32 noundef %conv2066) #16
  %2316 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2316)
  %2317 = load ptr, ptr %smu, align 8
  %2318 = ptrtoint ptr %2317 to i32
  call void @__asan_load4_noabort(i32 %2318)
  %2319 = load ptr, ptr %2317, align 8
  %Mem1MaxCurrent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 173
  %2320 = ptrtoint ptr %Mem1MaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2320)
  %2321 = load i16, ptr %Mem1MaxCurrent, align 4
  %conv2072 = zext i16 %2321 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2319, ptr noundef nonnull @.str.829, i32 noundef %conv2072) #16
  %2322 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2322)
  %2323 = load ptr, ptr %smu, align 8
  %2324 = ptrtoint ptr %2323 to i32
  call void @__asan_load4_noabort(i32 %2324)
  %2325 = load ptr, ptr %2323, align 8
  %Mem1Offset = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 174
  %2326 = ptrtoint ptr %Mem1Offset to i32
  call void @__asan_load1_noabort(i32 %2326)
  %2327 = load i8, ptr %Mem1Offset, align 2
  %conv2078 = sext i8 %2327 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2325, ptr noundef nonnull @.str.832, i32 noundef %conv2078) #16
  %2328 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2328)
  %2329 = load ptr, ptr %smu, align 8
  %2330 = ptrtoint ptr %2329 to i32
  call void @__asan_load4_noabort(i32 %2330)
  %2331 = load ptr, ptr %2329, align 8
  %Padding_TelemetryMem1 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 175
  %2332 = ptrtoint ptr %Padding_TelemetryMem1 to i32
  call void @__asan_load1_noabort(i32 %2332)
  %2333 = load i8, ptr %Padding_TelemetryMem1, align 1
  %conv2084 = zext i8 %2333 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2331, ptr noundef nonnull @.str.835, i32 noundef %conv2084) #16
  %2334 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2334)
  %2335 = load ptr, ptr %smu, align 8
  %2336 = ptrtoint ptr %2335 to i32
  call void @__asan_load4_noabort(i32 %2336)
  %2337 = load ptr, ptr %2335, align 8
  %MvddRatio = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 176
  %2338 = ptrtoint ptr %MvddRatio to i32
  call void @__asan_load4_noabort(i32 %2338)
  %2339 = load i32, ptr %MvddRatio, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2337, ptr noundef nonnull @.str.838, i32 noundef %2339) #16
  %2340 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2340)
  %2341 = load ptr, ptr %smu, align 8
  %2342 = ptrtoint ptr %2341 to i32
  call void @__asan_load4_noabort(i32 %2342)
  %2343 = load ptr, ptr %2341, align 8
  %AcDcGpio = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 177
  %2344 = ptrtoint ptr %AcDcGpio to i32
  call void @__asan_load1_noabort(i32 %2344)
  %2345 = load i8, ptr %AcDcGpio, align 4
  %conv2095 = zext i8 %2345 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2343, ptr noundef nonnull @.str.841, i32 noundef %conv2095) #16
  %2346 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2346)
  %2347 = load ptr, ptr %smu, align 8
  %2348 = ptrtoint ptr %2347 to i32
  call void @__asan_load4_noabort(i32 %2348)
  %2349 = load ptr, ptr %2347, align 8
  %AcDcPolarity = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 178
  %2350 = ptrtoint ptr %AcDcPolarity to i32
  call void @__asan_load1_noabort(i32 %2350)
  %2351 = load i8, ptr %AcDcPolarity, align 1
  %conv2101 = zext i8 %2351 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2349, ptr noundef nonnull @.str.844, i32 noundef %conv2101) #16
  %2352 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2352)
  %2353 = load ptr, ptr %smu, align 8
  %2354 = ptrtoint ptr %2353 to i32
  call void @__asan_load4_noabort(i32 %2354)
  %2355 = load ptr, ptr %2353, align 8
  %VR0HotGpio = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 179
  %2356 = ptrtoint ptr %VR0HotGpio to i32
  call void @__asan_load1_noabort(i32 %2356)
  %2357 = load i8, ptr %VR0HotGpio, align 2
  %conv2107 = zext i8 %2357 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2355, ptr noundef nonnull @.str.847, i32 noundef %conv2107) #16
  %2358 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2358)
  %2359 = load ptr, ptr %smu, align 8
  %2360 = ptrtoint ptr %2359 to i32
  call void @__asan_load4_noabort(i32 %2360)
  %2361 = load ptr, ptr %2359, align 8
  %VR0HotPolarity = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 180
  %2362 = ptrtoint ptr %VR0HotPolarity to i32
  call void @__asan_load1_noabort(i32 %2362)
  %2363 = load i8, ptr %VR0HotPolarity, align 1
  %conv2113 = zext i8 %2363 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2361, ptr noundef nonnull @.str.850, i32 noundef %conv2113) #16
  %2364 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2364)
  %2365 = load ptr, ptr %smu, align 8
  %2366 = ptrtoint ptr %2365 to i32
  call void @__asan_load4_noabort(i32 %2366)
  %2367 = load ptr, ptr %2365, align 8
  %VR1HotGpio = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 181
  %2368 = ptrtoint ptr %VR1HotGpio to i32
  call void @__asan_load1_noabort(i32 %2368)
  %2369 = load i8, ptr %VR1HotGpio, align 4
  %conv2119 = zext i8 %2369 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2367, ptr noundef nonnull @.str.853, i32 noundef %conv2119) #16
  %2370 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2370)
  %2371 = load ptr, ptr %smu, align 8
  %2372 = ptrtoint ptr %2371 to i32
  call void @__asan_load4_noabort(i32 %2372)
  %2373 = load ptr, ptr %2371, align 8
  %VR1HotPolarity = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 182
  %2374 = ptrtoint ptr %VR1HotPolarity to i32
  call void @__asan_load1_noabort(i32 %2374)
  %2375 = load i8, ptr %VR1HotPolarity, align 1
  %conv2125 = zext i8 %2375 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2373, ptr noundef nonnull @.str.856, i32 noundef %conv2125) #16
  %2376 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2376)
  %2377 = load ptr, ptr %smu, align 8
  %2378 = ptrtoint ptr %2377 to i32
  call void @__asan_load4_noabort(i32 %2378)
  %2379 = load ptr, ptr %2377, align 8
  %GthrGpio = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 183
  %2380 = ptrtoint ptr %GthrGpio to i32
  call void @__asan_load1_noabort(i32 %2380)
  %2381 = load i8, ptr %GthrGpio, align 2
  %conv2131 = zext i8 %2381 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2379, ptr noundef nonnull @.str.859, i32 noundef %conv2131) #16
  %2382 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2382)
  %2383 = load ptr, ptr %smu, align 8
  %2384 = ptrtoint ptr %2383 to i32
  call void @__asan_load4_noabort(i32 %2384)
  %2385 = load ptr, ptr %2383, align 8
  %GthrPolarity = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 184
  %2386 = ptrtoint ptr %GthrPolarity to i32
  call void @__asan_load1_noabort(i32 %2386)
  %2387 = load i8, ptr %GthrPolarity, align 1
  %conv2137 = zext i8 %2387 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2385, ptr noundef nonnull @.str.862, i32 noundef %conv2137) #16
  %2388 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2388)
  %2389 = load ptr, ptr %smu, align 8
  %2390 = ptrtoint ptr %2389 to i32
  call void @__asan_load4_noabort(i32 %2390)
  %2391 = load ptr, ptr %2389, align 8
  %LedPin0 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 185
  %2392 = ptrtoint ptr %LedPin0 to i32
  call void @__asan_load1_noabort(i32 %2392)
  %2393 = load i8, ptr %LedPin0, align 4
  %conv2143 = zext i8 %2393 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2391, ptr noundef nonnull @.str.865, i32 noundef %conv2143) #16
  %2394 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2394)
  %2395 = load ptr, ptr %smu, align 8
  %2396 = ptrtoint ptr %2395 to i32
  call void @__asan_load4_noabort(i32 %2396)
  %2397 = load ptr, ptr %2395, align 8
  %LedPin1 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 186
  %2398 = ptrtoint ptr %LedPin1 to i32
  call void @__asan_load1_noabort(i32 %2398)
  %2399 = load i8, ptr %LedPin1, align 1
  %conv2149 = zext i8 %2399 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2397, ptr noundef nonnull @.str.868, i32 noundef %conv2149) #16
  %2400 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2400)
  %2401 = load ptr, ptr %smu, align 8
  %2402 = ptrtoint ptr %2401 to i32
  call void @__asan_load4_noabort(i32 %2402)
  %2403 = load ptr, ptr %2401, align 8
  %LedPin2 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 187
  %2404 = ptrtoint ptr %LedPin2 to i32
  call void @__asan_load1_noabort(i32 %2404)
  %2405 = load i8, ptr %LedPin2, align 2
  %conv2155 = zext i8 %2405 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2403, ptr noundef nonnull @.str.871, i32 noundef %conv2155) #16
  %2406 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2406)
  %2407 = load ptr, ptr %smu, align 8
  %2408 = ptrtoint ptr %2407 to i32
  call void @__asan_load4_noabort(i32 %2408)
  %2409 = load ptr, ptr %2407, align 8
  %LedEnableMask = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 188
  %2410 = ptrtoint ptr %LedEnableMask to i32
  call void @__asan_load1_noabort(i32 %2410)
  %2411 = load i8, ptr %LedEnableMask, align 1
  %conv2161 = zext i8 %2411 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2409, ptr noundef nonnull @.str.874, i32 noundef %conv2161) #16
  %2412 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2412)
  %2413 = load ptr, ptr %smu, align 8
  %2414 = ptrtoint ptr %2413 to i32
  call void @__asan_load4_noabort(i32 %2414)
  %2415 = load ptr, ptr %2413, align 8
  %LedPcie = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 189
  %2416 = ptrtoint ptr %LedPcie to i32
  call void @__asan_load1_noabort(i32 %2416)
  %2417 = load i8, ptr %LedPcie, align 4
  %conv2167 = zext i8 %2417 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2415, ptr noundef nonnull @.str.877, i32 noundef %conv2167) #16
  %2418 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2418)
  %2419 = load ptr, ptr %smu, align 8
  %2420 = ptrtoint ptr %2419 to i32
  call void @__asan_load4_noabort(i32 %2420)
  %2421 = load ptr, ptr %2419, align 8
  %LedError = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 190
  %2422 = ptrtoint ptr %LedError to i32
  call void @__asan_load1_noabort(i32 %2422)
  %2423 = load i8, ptr %LedError, align 1
  %conv2173 = zext i8 %2423 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2421, ptr noundef nonnull @.str.880, i32 noundef %conv2173) #16
  %2424 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2424)
  %2425 = load ptr, ptr %smu, align 8
  %2426 = ptrtoint ptr %2425 to i32
  call void @__asan_load4_noabort(i32 %2426)
  %2427 = load ptr, ptr %2425, align 8
  %LedSpare1 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 191
  %2428 = ptrtoint ptr %LedSpare1 to i32
  call void @__asan_load1_noabort(i32 %2428)
  %2429 = load i8, ptr %LedSpare1, align 2
  %conv2180 = zext i8 %2429 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2427, ptr noundef nonnull @.str.883, i32 noundef %conv2180) #16
  %2430 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2430)
  %2431 = load ptr, ptr %smu, align 8
  %2432 = ptrtoint ptr %2431 to i32
  call void @__asan_load4_noabort(i32 %2432)
  %2433 = load ptr, ptr %2431, align 8
  %arrayidx2187 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 191, i32 1
  %2434 = ptrtoint ptr %arrayidx2187 to i32
  call void @__asan_load1_noabort(i32 %2434)
  %2435 = load i8, ptr %arrayidx2187, align 1
  %conv2188 = zext i8 %2435 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2433, ptr noundef nonnull @.str.886, i32 noundef %conv2188) #16
  %2436 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2436)
  %2437 = load ptr, ptr %smu, align 8
  %2438 = ptrtoint ptr %2437 to i32
  call void @__asan_load4_noabort(i32 %2438)
  %2439 = load ptr, ptr %2437, align 8
  %PllGfxclkSpreadEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 192
  %2440 = ptrtoint ptr %PllGfxclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2440)
  %2441 = load i8, ptr %PllGfxclkSpreadEnabled, align 4
  %conv2194 = zext i8 %2441 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2439, ptr noundef nonnull @.str.889, i32 noundef %conv2194) #16
  %2442 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2442)
  %2443 = load ptr, ptr %smu, align 8
  %2444 = ptrtoint ptr %2443 to i32
  call void @__asan_load4_noabort(i32 %2444)
  %2445 = load ptr, ptr %2443, align 8
  %PllGfxclkSpreadPercent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 193
  %2446 = ptrtoint ptr %PllGfxclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2446)
  %2447 = load i8, ptr %PllGfxclkSpreadPercent, align 1
  %conv2200 = zext i8 %2447 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2445, ptr noundef nonnull @.str.892, i32 noundef %conv2200) #16
  %2448 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2448)
  %2449 = load ptr, ptr %smu, align 8
  %2450 = ptrtoint ptr %2449 to i32
  call void @__asan_load4_noabort(i32 %2450)
  %2451 = load ptr, ptr %2449, align 8
  %PllGfxclkSpreadFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 194
  %2452 = ptrtoint ptr %PllGfxclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2452)
  %2453 = load i16, ptr %PllGfxclkSpreadFreq, align 2
  %conv2206 = zext i16 %2453 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2451, ptr noundef nonnull @.str.895, i32 noundef %conv2206) #16
  %2454 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2454)
  %2455 = load ptr, ptr %smu, align 8
  %2456 = ptrtoint ptr %2455 to i32
  call void @__asan_load4_noabort(i32 %2456)
  %2457 = load ptr, ptr %2455, align 8
  %DfllGfxclkSpreadEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 195
  %2458 = ptrtoint ptr %DfllGfxclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2458)
  %2459 = load i8, ptr %DfllGfxclkSpreadEnabled, align 4
  %conv2212 = zext i8 %2459 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2457, ptr noundef nonnull @.str.898, i32 noundef %conv2212) #16
  %2460 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2460)
  %2461 = load ptr, ptr %smu, align 8
  %2462 = ptrtoint ptr %2461 to i32
  call void @__asan_load4_noabort(i32 %2462)
  %2463 = load ptr, ptr %2461, align 8
  %DfllGfxclkSpreadPercent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 196
  %2464 = ptrtoint ptr %DfllGfxclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2464)
  %2465 = load i8, ptr %DfllGfxclkSpreadPercent, align 1
  %conv2218 = zext i8 %2465 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2463, ptr noundef nonnull @.str.901, i32 noundef %conv2218) #16
  %2466 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2466)
  %2467 = load ptr, ptr %smu, align 8
  %2468 = ptrtoint ptr %2467 to i32
  call void @__asan_load4_noabort(i32 %2468)
  %2469 = load ptr, ptr %2467, align 8
  %DfllGfxclkSpreadFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 197
  %2470 = ptrtoint ptr %DfllGfxclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2470)
  %2471 = load i16, ptr %DfllGfxclkSpreadFreq, align 2
  %conv2224 = zext i16 %2471 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2469, ptr noundef nonnull @.str.904, i32 noundef %conv2224) #16
  %2472 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2472)
  %2473 = load ptr, ptr %smu, align 8
  %2474 = ptrtoint ptr %2473 to i32
  call void @__asan_load4_noabort(i32 %2474)
  %2475 = load ptr, ptr %2473, align 8
  %UclkSpreadPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 198
  %2476 = ptrtoint ptr %UclkSpreadPadding to i32
  call void @__asan_load2_noabort(i32 %2476)
  %2477 = load i16, ptr %UclkSpreadPadding, align 4
  %conv2230 = zext i16 %2477 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2475, ptr noundef nonnull @.str.907, i32 noundef %conv2230) #16
  %2478 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2478)
  %2479 = load ptr, ptr %smu, align 8
  %2480 = ptrtoint ptr %2479 to i32
  call void @__asan_load4_noabort(i32 %2480)
  %2481 = load ptr, ptr %2479, align 8
  %UclkSpreadFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 199
  %2482 = ptrtoint ptr %UclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2482)
  %2483 = load i16, ptr %UclkSpreadFreq, align 2
  %conv2236 = zext i16 %2483 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2481, ptr noundef nonnull @.str.910, i32 noundef %conv2236) #16
  %2484 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2484)
  %2485 = load ptr, ptr %smu, align 8
  %2486 = ptrtoint ptr %2485 to i32
  call void @__asan_load4_noabort(i32 %2486)
  %2487 = load ptr, ptr %2485, align 8
  %FclkSpreadEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 200
  %2488 = ptrtoint ptr %FclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2488)
  %2489 = load i8, ptr %FclkSpreadEnabled, align 4
  %conv2242 = zext i8 %2489 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2487, ptr noundef nonnull @.str.913, i32 noundef %conv2242) #16
  %2490 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2490)
  %2491 = load ptr, ptr %smu, align 8
  %2492 = ptrtoint ptr %2491 to i32
  call void @__asan_load4_noabort(i32 %2492)
  %2493 = load ptr, ptr %2491, align 8
  %FclkSpreadPercent = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 201
  %2494 = ptrtoint ptr %FclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2494)
  %2495 = load i8, ptr %FclkSpreadPercent, align 1
  %conv2248 = zext i8 %2495 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2493, ptr noundef nonnull @.str.916, i32 noundef %conv2248) #16
  %2496 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2496)
  %2497 = load ptr, ptr %smu, align 8
  %2498 = ptrtoint ptr %2497 to i32
  call void @__asan_load4_noabort(i32 %2498)
  %2499 = load ptr, ptr %2497, align 8
  %FclkSpreadFreq = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 202
  %2500 = ptrtoint ptr %FclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2500)
  %2501 = load i16, ptr %FclkSpreadFreq, align 2
  %conv2254 = zext i16 %2501 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2499, ptr noundef nonnull @.str.919, i32 noundef %conv2254) #16
  %2502 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2502)
  %2503 = load ptr, ptr %smu, align 8
  %2504 = ptrtoint ptr %2503 to i32
  call void @__asan_load4_noabort(i32 %2504)
  %2505 = load ptr, ptr %2503, align 8
  %MemoryChannelEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 203
  %2506 = ptrtoint ptr %MemoryChannelEnabled to i32
  call void @__asan_load4_noabort(i32 %2506)
  %2507 = load i32, ptr %MemoryChannelEnabled, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2505, ptr noundef nonnull @.str.922, i32 noundef %2507) #16
  %2508 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2508)
  %2509 = load ptr, ptr %smu, align 8
  %2510 = ptrtoint ptr %2509 to i32
  call void @__asan_load4_noabort(i32 %2510)
  %2511 = load ptr, ptr %2509, align 8
  %DramBitWidth = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 204
  %2512 = ptrtoint ptr %DramBitWidth to i32
  call void @__asan_load1_noabort(i32 %2512)
  %2513 = load i8, ptr %DramBitWidth, align 4
  %conv2265 = zext i8 %2513 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2511, ptr noundef nonnull @.str.925, i32 noundef %conv2265) #16
  %2514 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2514)
  %2515 = load ptr, ptr %smu, align 8
  %2516 = ptrtoint ptr %2515 to i32
  call void @__asan_load4_noabort(i32 %2516)
  %2517 = load ptr, ptr %2515, align 8
  %PaddingMem1 = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 205
  %2518 = ptrtoint ptr %PaddingMem1 to i32
  call void @__asan_load1_noabort(i32 %2518)
  %2519 = load i8, ptr %PaddingMem1, align 1
  %conv2272 = zext i8 %2519 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2517, ptr noundef nonnull @.str.928, i32 noundef %conv2272) #16
  %2520 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2520)
  %2521 = load ptr, ptr %smu, align 8
  %2522 = ptrtoint ptr %2521 to i32
  call void @__asan_load4_noabort(i32 %2522)
  %2523 = load ptr, ptr %2521, align 8
  %arrayidx2279 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 205, i32 1
  %2524 = ptrtoint ptr %arrayidx2279 to i32
  call void @__asan_load1_noabort(i32 %2524)
  %2525 = load i8, ptr %arrayidx2279, align 1
  %conv2280 = zext i8 %2525 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2523, ptr noundef nonnull @.str.931, i32 noundef %conv2280) #16
  %2526 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2526)
  %2527 = load ptr, ptr %smu, align 8
  %2528 = ptrtoint ptr %2527 to i32
  call void @__asan_load4_noabort(i32 %2528)
  %2529 = load ptr, ptr %2527, align 8
  %arrayidx2287 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 205, i32 2
  %2530 = ptrtoint ptr %arrayidx2287 to i32
  call void @__asan_load1_noabort(i32 %2530)
  %2531 = load i8, ptr %arrayidx2287, align 1
  %conv2288 = zext i8 %2531 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2529, ptr noundef nonnull @.str.934, i32 noundef %conv2288) #16
  %2532 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2532)
  %2533 = load ptr, ptr %smu, align 8
  %2534 = ptrtoint ptr %2533 to i32
  call void @__asan_load4_noabort(i32 %2534)
  %2535 = load ptr, ptr %2533, align 8
  %TotalBoardPower = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 206
  %2536 = ptrtoint ptr %TotalBoardPower to i32
  call void @__asan_load2_noabort(i32 %2536)
  %2537 = load i16, ptr %TotalBoardPower, align 4
  %conv2294 = zext i16 %2537 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2535, ptr noundef nonnull @.str.937, i32 noundef %conv2294) #16
  %2538 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2538)
  %2539 = load ptr, ptr %smu, align 8
  %2540 = ptrtoint ptr %2539 to i32
  call void @__asan_load4_noabort(i32 %2540)
  %2541 = load ptr, ptr %2539, align 8
  %BoardPowerPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 207
  %2542 = ptrtoint ptr %BoardPowerPadding to i32
  call void @__asan_load2_noabort(i32 %2542)
  %2543 = load i16, ptr %BoardPowerPadding, align 2
  %conv2300 = zext i16 %2543 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2541, ptr noundef nonnull @.str.940, i32 noundef %conv2300) #16
  %2544 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2544)
  %2545 = load ptr, ptr %smu, align 8
  %2546 = ptrtoint ptr %2545 to i32
  call void @__asan_load4_noabort(i32 %2546)
  %2547 = load ptr, ptr %2545, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2547, ptr noundef nonnull @.str.943) #16
  %2548 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2548)
  %2549 = load ptr, ptr %smu, align 8
  %2550 = ptrtoint ptr %2549 to i32
  call void @__asan_load4_noabort(i32 %2550)
  %2551 = load ptr, ptr %2549, align 8
  %arrayidx2315 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 208, i32 0
  %2552 = ptrtoint ptr %arrayidx2315 to i32
  call void @__asan_load1_noabort(i32 %2552)
  %2553 = load i8, ptr %arrayidx2315, align 1
  %conv2316 = zext i8 %2553 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2551, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2316) #16
  %2554 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2554)
  %2555 = load ptr, ptr %smu, align 8
  %2556 = ptrtoint ptr %2555 to i32
  call void @__asan_load4_noabort(i32 %2556)
  %2557 = load ptr, ptr %2555, align 8
  %arrayidx2315.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 208, i32 1
  %2558 = ptrtoint ptr %arrayidx2315.1 to i32
  call void @__asan_load1_noabort(i32 %2558)
  %2559 = load i8, ptr %arrayidx2315.1, align 1
  %conv2316.1 = zext i8 %2559 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2557, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2316.1) #16
  %2560 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2560)
  %2561 = load ptr, ptr %smu, align 8
  %2562 = ptrtoint ptr %2561 to i32
  call void @__asan_load4_noabort(i32 %2562)
  %2563 = load ptr, ptr %2561, align 8
  %arrayidx2315.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 208, i32 2
  %2564 = ptrtoint ptr %arrayidx2315.2 to i32
  call void @__asan_load1_noabort(i32 %2564)
  %2565 = load i8, ptr %arrayidx2315.2, align 1
  %conv2316.2 = zext i8 %2565 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2563, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2316.2) #16
  %2566 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2566)
  %2567 = load ptr, ptr %smu, align 8
  %2568 = ptrtoint ptr %2567 to i32
  call void @__asan_load4_noabort(i32 %2568)
  %2569 = load ptr, ptr %2567, align 8
  %arrayidx2315.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 208, i32 3
  %2570 = ptrtoint ptr %arrayidx2315.3 to i32
  call void @__asan_load1_noabort(i32 %2570)
  %2571 = load i8, ptr %arrayidx2315.3, align 1
  %conv2316.3 = zext i8 %2571 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2569, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2316.3) #16
  %2572 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2572)
  %2573 = load ptr, ptr %smu, align 8
  %2574 = ptrtoint ptr %2573 to i32
  call void @__asan_load4_noabort(i32 %2574)
  %2575 = load ptr, ptr %2573, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2575, ptr noundef nonnull @.str.948) #16
  %2576 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2576)
  %2577 = load ptr, ptr %smu, align 8
  %2578 = ptrtoint ptr %2577 to i32
  call void @__asan_load4_noabort(i32 %2578)
  %2579 = load ptr, ptr %2577, align 8
  %arrayidx2334 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 209, i32 0
  %2580 = ptrtoint ptr %arrayidx2334 to i32
  call void @__asan_load1_noabort(i32 %2580)
  %2581 = load i8, ptr %arrayidx2334, align 1
  %conv2335 = zext i8 %2581 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2579, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2335) #16
  %2582 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2582)
  %2583 = load ptr, ptr %smu, align 8
  %2584 = ptrtoint ptr %2583 to i32
  call void @__asan_load4_noabort(i32 %2584)
  %2585 = load ptr, ptr %2583, align 8
  %arrayidx2334.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 209, i32 1
  %2586 = ptrtoint ptr %arrayidx2334.1 to i32
  call void @__asan_load1_noabort(i32 %2586)
  %2587 = load i8, ptr %arrayidx2334.1, align 1
  %conv2335.1 = zext i8 %2587 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2585, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2335.1) #16
  %2588 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2588)
  %2589 = load ptr, ptr %smu, align 8
  %2590 = ptrtoint ptr %2589 to i32
  call void @__asan_load4_noabort(i32 %2590)
  %2591 = load ptr, ptr %2589, align 8
  %arrayidx2334.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 209, i32 2
  %2592 = ptrtoint ptr %arrayidx2334.2 to i32
  call void @__asan_load1_noabort(i32 %2592)
  %2593 = load i8, ptr %arrayidx2334.2, align 1
  %conv2335.2 = zext i8 %2593 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2591, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2335.2) #16
  %2594 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2594)
  %2595 = load ptr, ptr %smu, align 8
  %2596 = ptrtoint ptr %2595 to i32
  call void @__asan_load4_noabort(i32 %2596)
  %2597 = load ptr, ptr %2595, align 8
  %arrayidx2334.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 209, i32 3
  %2598 = ptrtoint ptr %arrayidx2334.3 to i32
  call void @__asan_load1_noabort(i32 %2598)
  %2599 = load i8, ptr %arrayidx2334.3, align 1
  %conv2335.3 = zext i8 %2599 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2597, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2335.3) #16
  %2600 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2600)
  %2601 = load ptr, ptr %smu, align 8
  %2602 = ptrtoint ptr %2601 to i32
  call void @__asan_load4_noabort(i32 %2602)
  %2603 = load ptr, ptr %2601, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2603, ptr noundef nonnull @.str.953) #16
  %2604 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2604)
  %2605 = load ptr, ptr %smu, align 8
  %2606 = ptrtoint ptr %2605 to i32
  call void @__asan_load4_noabort(i32 %2606)
  %2607 = load ptr, ptr %2605, align 8
  %arrayidx2353 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 210, i32 0
  %2608 = ptrtoint ptr %arrayidx2353 to i32
  call void @__asan_load2_noabort(i32 %2608)
  %2609 = load i16, ptr %arrayidx2353, align 2
  %conv2354 = zext i16 %2609 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2607, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2354) #16
  %2610 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2610)
  %2611 = load ptr, ptr %smu, align 8
  %2612 = ptrtoint ptr %2611 to i32
  call void @__asan_load4_noabort(i32 %2612)
  %2613 = load ptr, ptr %2611, align 8
  %arrayidx2353.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 210, i32 1
  %2614 = ptrtoint ptr %arrayidx2353.1 to i32
  call void @__asan_load2_noabort(i32 %2614)
  %2615 = load i16, ptr %arrayidx2353.1, align 2
  %conv2354.1 = zext i16 %2615 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2613, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2354.1) #16
  %2616 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2616)
  %2617 = load ptr, ptr %smu, align 8
  %2618 = ptrtoint ptr %2617 to i32
  call void @__asan_load4_noabort(i32 %2618)
  %2619 = load ptr, ptr %2617, align 8
  %arrayidx2353.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 210, i32 2
  %2620 = ptrtoint ptr %arrayidx2353.2 to i32
  call void @__asan_load2_noabort(i32 %2620)
  %2621 = load i16, ptr %arrayidx2353.2, align 2
  %conv2354.2 = zext i16 %2621 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2619, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2354.2) #16
  %2622 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2622)
  %2623 = load ptr, ptr %smu, align 8
  %2624 = ptrtoint ptr %2623 to i32
  call void @__asan_load4_noabort(i32 %2624)
  %2625 = load ptr, ptr %2623, align 8
  %arrayidx2353.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 210, i32 3
  %2626 = ptrtoint ptr %arrayidx2353.3 to i32
  call void @__asan_load2_noabort(i32 %2626)
  %2627 = load i16, ptr %arrayidx2353.3, align 2
  %conv2354.3 = zext i16 %2627 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2625, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2354.3) #16
  %2628 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2628)
  %2629 = load ptr, ptr %smu, align 8
  %2630 = ptrtoint ptr %2629 to i32
  call void @__asan_load4_noabort(i32 %2630)
  %2631 = load ptr, ptr %2629, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2631, ptr noundef nonnull @.str.958) #16
  %2632 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2632)
  %2633 = load ptr, ptr %smu, align 8
  %2634 = ptrtoint ptr %2633 to i32
  call void @__asan_load4_noabort(i32 %2634)
  %2635 = load ptr, ptr %2633, align 8
  %arrayidx2372 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 211, i32 0
  %2636 = ptrtoint ptr %arrayidx2372 to i32
  call void @__asan_load2_noabort(i32 %2636)
  %2637 = load i16, ptr %arrayidx2372, align 2
  %conv2373 = zext i16 %2637 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2635, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2373) #16
  %2638 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2638)
  %2639 = load ptr, ptr %smu, align 8
  %2640 = ptrtoint ptr %2639 to i32
  call void @__asan_load4_noabort(i32 %2640)
  %2641 = load ptr, ptr %2639, align 8
  %arrayidx2372.1 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 211, i32 1
  %2642 = ptrtoint ptr %arrayidx2372.1 to i32
  call void @__asan_load2_noabort(i32 %2642)
  %2643 = load i16, ptr %arrayidx2372.1, align 2
  %conv2373.1 = zext i16 %2643 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2641, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2373.1) #16
  %2644 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2644)
  %2645 = load ptr, ptr %smu, align 8
  %2646 = ptrtoint ptr %2645 to i32
  call void @__asan_load4_noabort(i32 %2646)
  %2647 = load ptr, ptr %2645, align 8
  %arrayidx2372.2 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 211, i32 2
  %2648 = ptrtoint ptr %arrayidx2372.2 to i32
  call void @__asan_load2_noabort(i32 %2648)
  %2649 = load i16, ptr %arrayidx2372.2, align 2
  %conv2373.2 = zext i16 %2649 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2647, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2373.2) #16
  %2650 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2650)
  %2651 = load ptr, ptr %smu, align 8
  %2652 = ptrtoint ptr %2651 to i32
  call void @__asan_load4_noabort(i32 %2652)
  %2653 = load ptr, ptr %2651, align 8
  %arrayidx2372.3 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 211, i32 3
  %2654 = ptrtoint ptr %arrayidx2372.3 to i32
  call void @__asan_load2_noabort(i32 %2654)
  %2655 = load i16, ptr %arrayidx2372.3, align 2
  %conv2373.3 = zext i16 %2655 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2653, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2373.3) #16
  %2656 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2656)
  %2657 = load ptr, ptr %smu, align 8
  %2658 = ptrtoint ptr %2657 to i32
  call void @__asan_load4_noabort(i32 %2658)
  %2659 = load ptr, ptr %2657, align 8
  %HsrEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 212
  %2660 = ptrtoint ptr %HsrEnabled to i32
  call void @__asan_load1_noabort(i32 %2660)
  %2661 = load i8, ptr %HsrEnabled, align 4
  %conv2382 = zext i8 %2661 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2659, ptr noundef nonnull @.str.963, i32 noundef %conv2382) #16
  %2662 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2662)
  %2663 = load ptr, ptr %smu, align 8
  %2664 = ptrtoint ptr %2663 to i32
  call void @__asan_load4_noabort(i32 %2664)
  %2665 = load ptr, ptr %2663, align 8
  %VddqOffEnabled = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 213
  %2666 = ptrtoint ptr %VddqOffEnabled to i32
  call void @__asan_load1_noabort(i32 %2666)
  %2667 = load i8, ptr %VddqOffEnabled, align 1
  %conv2388 = zext i8 %2667 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2665, ptr noundef nonnull @.str.966, i32 noundef %conv2388) #16
  %2668 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2668)
  %2669 = load ptr, ptr %smu, align 8
  %2670 = ptrtoint ptr %2669 to i32
  call void @__asan_load4_noabort(i32 %2670)
  %2671 = load ptr, ptr %2669, align 8
  %PaddingUmcFlags = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 214
  %2672 = ptrtoint ptr %PaddingUmcFlags to i32
  call void @__asan_load1_noabort(i32 %2672)
  %2673 = load i8, ptr %PaddingUmcFlags, align 2
  %conv2395 = zext i8 %2673 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2671, ptr noundef nonnull @.str.969, i32 noundef %conv2395) #16
  %2674 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2674)
  %2675 = load ptr, ptr %smu, align 8
  %2676 = ptrtoint ptr %2675 to i32
  call void @__asan_load4_noabort(i32 %2676)
  %2677 = load ptr, ptr %2675, align 8
  %arrayidx2402 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 214, i32 1
  %2678 = ptrtoint ptr %arrayidx2402 to i32
  call void @__asan_load1_noabort(i32 %2678)
  %2679 = load i8, ptr %arrayidx2402, align 1
  %conv2403 = zext i8 %2679 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2677, ptr noundef nonnull @.str.972, i32 noundef %conv2403) #16
  %2680 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2680)
  %2681 = load ptr, ptr %smu, align 8
  %2682 = ptrtoint ptr %2681 to i32
  call void @__asan_load4_noabort(i32 %2682)
  %2683 = load ptr, ptr %2681, align 8
  %BoardReserved = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 216
  %2684 = ptrtoint ptr %BoardReserved to i32
  call void @__asan_load4_noabort(i32 %2684)
  %2685 = load i32, ptr %BoardReserved, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2683, ptr noundef nonnull @.str.975, i32 noundef %2685) #16
  %2686 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2686)
  %2687 = load ptr, ptr %smu, align 8
  %2688 = ptrtoint ptr %2687 to i32
  call void @__asan_load4_noabort(i32 %2688)
  %2689 = load ptr, ptr %2687, align 8
  %arrayidx2416 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 1
  %2690 = ptrtoint ptr %arrayidx2416 to i32
  call void @__asan_load4_noabort(i32 %2690)
  %2691 = load i32, ptr %arrayidx2416, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2689, ptr noundef nonnull @.str.978, i32 noundef %2691) #16
  %2692 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2692)
  %2693 = load ptr, ptr %smu, align 8
  %2694 = ptrtoint ptr %2693 to i32
  call void @__asan_load4_noabort(i32 %2694)
  %2695 = load ptr, ptr %2693, align 8
  %arrayidx2423 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 2
  %2696 = ptrtoint ptr %arrayidx2423 to i32
  call void @__asan_load4_noabort(i32 %2696)
  %2697 = load i32, ptr %arrayidx2423, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2695, ptr noundef nonnull @.str.981, i32 noundef %2697) #16
  %2698 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2698)
  %2699 = load ptr, ptr %smu, align 8
  %2700 = ptrtoint ptr %2699 to i32
  call void @__asan_load4_noabort(i32 %2700)
  %2701 = load ptr, ptr %2699, align 8
  %arrayidx2430 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 3
  %2702 = ptrtoint ptr %arrayidx2430 to i32
  call void @__asan_load4_noabort(i32 %2702)
  %2703 = load i32, ptr %arrayidx2430, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2701, ptr noundef nonnull @.str.984, i32 noundef %2703) #16
  %2704 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2704)
  %2705 = load ptr, ptr %smu, align 8
  %2706 = ptrtoint ptr %2705 to i32
  call void @__asan_load4_noabort(i32 %2706)
  %2707 = load ptr, ptr %2705, align 8
  %arrayidx2437 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 4
  %2708 = ptrtoint ptr %arrayidx2437 to i32
  call void @__asan_load4_noabort(i32 %2708)
  %2709 = load i32, ptr %arrayidx2437, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2707, ptr noundef nonnull @.str.987, i32 noundef %2709) #16
  %2710 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2710)
  %2711 = load ptr, ptr %smu, align 8
  %2712 = ptrtoint ptr %2711 to i32
  call void @__asan_load4_noabort(i32 %2712)
  %2713 = load ptr, ptr %2711, align 8
  %arrayidx2444 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 5
  %2714 = ptrtoint ptr %arrayidx2444 to i32
  call void @__asan_load4_noabort(i32 %2714)
  %2715 = load i32, ptr %arrayidx2444, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2713, ptr noundef nonnull @.str.990, i32 noundef %2715) #16
  %2716 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2716)
  %2717 = load ptr, ptr %smu, align 8
  %2718 = ptrtoint ptr %2717 to i32
  call void @__asan_load4_noabort(i32 %2718)
  %2719 = load ptr, ptr %2717, align 8
  %arrayidx2451 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 6
  %2720 = ptrtoint ptr %arrayidx2451 to i32
  call void @__asan_load4_noabort(i32 %2720)
  %2721 = load i32, ptr %arrayidx2451, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2719, ptr noundef nonnull @.str.993, i32 noundef %2721) #16
  %2722 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2722)
  %2723 = load ptr, ptr %smu, align 8
  %2724 = ptrtoint ptr %2723 to i32
  call void @__asan_load4_noabort(i32 %2724)
  %2725 = load ptr, ptr %2723, align 8
  %arrayidx2458 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 7
  %2726 = ptrtoint ptr %arrayidx2458 to i32
  call void @__asan_load4_noabort(i32 %2726)
  %2727 = load i32, ptr %arrayidx2458, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2725, ptr noundef nonnull @.str.996, i32 noundef %2727) #16
  %2728 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2728)
  %2729 = load ptr, ptr %smu, align 8
  %2730 = ptrtoint ptr %2729 to i32
  call void @__asan_load4_noabort(i32 %2730)
  %2731 = load ptr, ptr %2729, align 8
  %arrayidx2465 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 8
  %2732 = ptrtoint ptr %arrayidx2465 to i32
  call void @__asan_load4_noabort(i32 %2732)
  %2733 = load i32, ptr %arrayidx2465, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2731, ptr noundef nonnull @.str.999, i32 noundef %2733) #16
  %2734 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2734)
  %2735 = load ptr, ptr %smu, align 8
  %2736 = ptrtoint ptr %2735 to i32
  call void @__asan_load4_noabort(i32 %2736)
  %2737 = load ptr, ptr %2735, align 8
  %arrayidx2472 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 9
  %2738 = ptrtoint ptr %arrayidx2472 to i32
  call void @__asan_load4_noabort(i32 %2738)
  %2739 = load i32, ptr %arrayidx2472, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2737, ptr noundef nonnull @.str.1002, i32 noundef %2739) #16
  %2740 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2740)
  %2741 = load ptr, ptr %smu, align 8
  %2742 = ptrtoint ptr %2741 to i32
  call void @__asan_load4_noabort(i32 %2742)
  %2743 = load ptr, ptr %2741, align 8
  %arrayidx2479 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 216, i32 10
  %2744 = ptrtoint ptr %arrayidx2479 to i32
  call void @__asan_load4_noabort(i32 %2744)
  %2745 = load i32, ptr %arrayidx2479, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2743, ptr noundef nonnull @.str.1005, i32 noundef %2745) #16
  %2746 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2746)
  %2747 = load ptr, ptr %smu, align 8
  %2748 = ptrtoint ptr %2747 to i32
  call void @__asan_load4_noabort(i32 %2748)
  %2749 = load ptr, ptr %2747, align 8
  %MmHubPadding = getelementptr inbounds %struct.PPTable_t, ptr %1, i32 0, i32 217
  %2750 = ptrtoint ptr %MmHubPadding to i32
  call void @__asan_load4_noabort(i32 %2750)
  %2751 = load i32, ptr %MmHubPadding, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2749, ptr noundef nonnull @.str.1008, i32 noundef %2751) #16
  %2752 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2752)
  %2753 = load ptr, ptr %smu, align 8
  %2754 = ptrtoint ptr %2753 to i32
  call void @__asan_load4_noabort(i32 %2754)
  %2755 = load ptr, ptr %2753, align 8
  %arrayidx2492 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 1
  %2756 = ptrtoint ptr %arrayidx2492 to i32
  call void @__asan_load4_noabort(i32 %2756)
  %2757 = load i32, ptr %arrayidx2492, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2755, ptr noundef nonnull @.str.1011, i32 noundef %2757) #16
  %2758 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2758)
  %2759 = load ptr, ptr %smu, align 8
  %2760 = ptrtoint ptr %2759 to i32
  call void @__asan_load4_noabort(i32 %2760)
  %2761 = load ptr, ptr %2759, align 8
  %arrayidx2499 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 2
  %2762 = ptrtoint ptr %arrayidx2499 to i32
  call void @__asan_load4_noabort(i32 %2762)
  %2763 = load i32, ptr %arrayidx2499, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2761, ptr noundef nonnull @.str.1014, i32 noundef %2763) #16
  %2764 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2764)
  %2765 = load ptr, ptr %smu, align 8
  %2766 = ptrtoint ptr %2765 to i32
  call void @__asan_load4_noabort(i32 %2766)
  %2767 = load ptr, ptr %2765, align 8
  %arrayidx2506 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 3
  %2768 = ptrtoint ptr %arrayidx2506 to i32
  call void @__asan_load4_noabort(i32 %2768)
  %2769 = load i32, ptr %arrayidx2506, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2767, ptr noundef nonnull @.str.1017, i32 noundef %2769) #16
  %2770 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2770)
  %2771 = load ptr, ptr %smu, align 8
  %2772 = ptrtoint ptr %2771 to i32
  call void @__asan_load4_noabort(i32 %2772)
  %2773 = load ptr, ptr %2771, align 8
  %arrayidx2513 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 4
  %2774 = ptrtoint ptr %arrayidx2513 to i32
  call void @__asan_load4_noabort(i32 %2774)
  %2775 = load i32, ptr %arrayidx2513, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2773, ptr noundef nonnull @.str.1020, i32 noundef %2775) #16
  %2776 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2776)
  %2777 = load ptr, ptr %smu, align 8
  %2778 = ptrtoint ptr %2777 to i32
  call void @__asan_load4_noabort(i32 %2778)
  %2779 = load ptr, ptr %2777, align 8
  %arrayidx2520 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 5
  %2780 = ptrtoint ptr %arrayidx2520 to i32
  call void @__asan_load4_noabort(i32 %2780)
  %2781 = load i32, ptr %arrayidx2520, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2779, ptr noundef nonnull @.str.1023, i32 noundef %2781) #16
  %2782 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2782)
  %2783 = load ptr, ptr %smu, align 8
  %2784 = ptrtoint ptr %2783 to i32
  call void @__asan_load4_noabort(i32 %2784)
  %2785 = load ptr, ptr %2783, align 8
  %arrayidx2527 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 6
  %2786 = ptrtoint ptr %arrayidx2527 to i32
  call void @__asan_load4_noabort(i32 %2786)
  %2787 = load i32, ptr %arrayidx2527, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2785, ptr noundef nonnull @.str.1026, i32 noundef %2787) #16
  %2788 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2788)
  %2789 = load ptr, ptr %smu, align 8
  %2790 = ptrtoint ptr %2789 to i32
  call void @__asan_load4_noabort(i32 %2790)
  %2791 = load ptr, ptr %2789, align 8
  %arrayidx2534 = getelementptr %struct.PPTable_t, ptr %1, i32 0, i32 217, i32 7
  %2792 = ptrtoint ptr %arrayidx2534 to i32
  call void @__asan_load4_noabort(i32 %2792)
  %2793 = load i32, ptr %arrayidx2534, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2791, ptr noundef nonnull @.str.1029, i32 noundef %2793) #16
  br label %cleanup

cleanup:                                          ; preds = %do.end1937, %if.then
  ret void
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_power_limit(ptr noundef %smu, ptr noundef writeonly %current_power_limit, ptr noundef writeonly %default_power_limit, ptr noundef writeonly %max_power_limit) #0 align 64 {
entry:
  %power_limit = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %smu_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14
  %0 = ptrtoint ptr %smu_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu_table, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %power_limit) #13
  %2 = ptrtoint ptr %power_limit to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %power_limit, align 4, !annotation !2399
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %3 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %3)
  %.pn = load ptr, ptr %.pn.in, align 4
  %call = call i32 @smu_v11_0_get_current_power_limit(ptr noundef %smu, ptr noundef nonnull %power_limit) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.if.end8_crit_edge, label %if.then6

entry.if.end8_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end8

if.then6:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %table_member.0 = getelementptr i8, ptr %.pn, i32 12
  %4 = ptrtoint ptr %table_member.0 to i32
  call void @__asan_load2_noabort(i32 %4)
  %5 = load i16, ptr %table_member.0, align 2
  %conv = zext i16 %5 to i32
  %6 = ptrtoint ptr %power_limit to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 %conv, ptr %power_limit, align 4
  br label %if.end8

if.end8:                                          ; preds = %if.then6, %entry.if.end8_crit_edge
  %tobool9.not = icmp eq ptr %current_power_limit, null
  br i1 %tobool9.not, label %if.end8.if.end11_crit_edge, label %if.then10

if.end8.if.end11_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end11

if.then10:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #15
  %7 = ptrtoint ptr %power_limit to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %power_limit, align 4
  %9 = ptrtoint ptr %current_power_limit to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 %8, ptr %current_power_limit, align 4
  br label %if.end11

if.end11:                                         ; preds = %if.then10, %if.end8.if.end11_crit_edge
  %tobool12.not = icmp eq ptr %default_power_limit, null
  br i1 %tobool12.not, label %if.end11.if.end14_crit_edge, label %if.then13

if.end11.if.end14_crit_edge:                      ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end14

if.then13:                                        ; preds = %if.end11
  call void @__sanitizer_cov_trace_pc() #15
  %10 = ptrtoint ptr %power_limit to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %power_limit, align 4
  %12 = ptrtoint ptr %default_power_limit to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 %11, ptr %default_power_limit, align 4
  br label %if.end14

if.end14:                                         ; preds = %if.then13, %if.end11.if.end14_crit_edge
  %tobool15.not = icmp eq ptr %max_power_limit, null
  br i1 %tobool15.not, label %if.end14.if.end31_crit_edge, label %if.then16

if.end14.if.end31_crit_edge:                      ; preds = %if.end14
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end31

if.then16:                                        ; preds = %if.end14
  %od_enabled = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 25
  %13 = ptrtoint ptr %od_enabled to i32
  call void @__asan_load1_noabort(i32 %13)
  %14 = load i8, ptr %od_enabled, align 4, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %14)
  %tobool17.not = icmp eq i8 %14, 0
  br i1 %tobool17.not, label %if.then16.if.end30_crit_edge, label %if.then18

if.then16.if.end30_crit_edge:                     ; preds = %if.then16
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end30

if.then18:                                        ; preds = %if.then16
  %arrayidx19 = getelementptr %struct.smu_11_0_7_powerplay_table, ptr %1, i32 0, i32 14, i32 5, i32 8
  %15 = ptrtoint ptr %arrayidx19 to i32
  call void @__asan_loadN_noabort(i32 %15, i32 4)
  %16 = load i32, ptr %arrayidx19, align 1
  %17 = call i32 @llvm.bswap.i32(i32 %16)
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @sienna_cichlid_get_power_limit.__UNIQUE_ID_ddebug343, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@sienna_cichlid_get_power_limit, %if.then25)) #13
          to label %do.end29 [label %if.then25], !srcloc !2401

if.then25:                                        ; preds = %if.then18
  call void @__sanitizer_cov_trace_pc() #15
  %18 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %smu, align 8
  %20 = ptrtoint ptr %19 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %19, align 8
  %22 = ptrtoint ptr %power_limit to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %power_limit, align 4
  call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @sienna_cichlid_get_power_limit.__UNIQUE_ID_ddebug343, ptr noundef %21, ptr noundef nonnull @.str.1637, i32 noundef %17, i32 noundef %23) #13
  br label %do.end29

do.end29:                                         ; preds = %if.then25, %if.then18
  %add = add i32 %17, 100
  %24 = ptrtoint ptr %power_limit to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load i32, ptr %power_limit, align 4
  %mul = mul i32 %25, %add
  %div = udiv i32 %mul, 100
  store i32 %div, ptr %power_limit, align 4
  br label %if.end30

if.end30:                                         ; preds = %do.end29, %if.then16.if.end30_crit_edge
  %26 = ptrtoint ptr %power_limit to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load i32, ptr %power_limit, align 4
  %28 = ptrtoint ptr %max_power_limit to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 %27, ptr %max_power_limit, align 4
  br label %if.end31

if.end31:                                         ; preds = %if.end30, %if.end14.if.end31_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %power_limit) #13
  ret i32 0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_update_pcie_parameters(ptr noundef %smu, i32 noundef %pcie_gen_cap, i32 noundef %pcie_width_cap) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %dpm_context1 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15, i32 1
  %0 = ptrtoint ptr %dpm_context1 to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %dpm_context1, align 4
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %2 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %2)
  %.pn = load ptr, ptr %.pn.in, align 4
  %table_member1.0 = getelementptr i8, ptr %.pn, i32 980
  %table_member2.0 = getelementptr i8, ptr %.pn, i32 982
  %pcie_table = getelementptr inbounds %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 13
  %3 = ptrtoint ptr %table_member1.0 to i32
  call void @__asan_load1_noabort(i32 %3)
  %4 = load i8, ptr %table_member1.0, align 1
  %5 = ptrtoint ptr %pcie_table to i32
  call void @__asan_store1_noabort(i32 %5)
  store i8 %4, ptr %pcie_table, align 1
  %6 = ptrtoint ptr %table_member2.0 to i32
  call void @__asan_load1_noabort(i32 %6)
  %7 = load i8, ptr %table_member2.0, align 1
  %arrayidx29 = getelementptr %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 13, i32 1, i32 0
  %8 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_store1_noabort(i32 %8)
  store i8 %7, ptr %arrayidx29, align 1
  %arrayidx24.1 = getelementptr i8, ptr %.pn, i32 981
  %9 = ptrtoint ptr %arrayidx24.1 to i32
  call void @__asan_load1_noabort(i32 %9)
  %10 = load i8, ptr %arrayidx24.1, align 1
  %arrayidx25.1 = getelementptr %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 13, i32 0, i32 1
  %11 = ptrtoint ptr %arrayidx25.1 to i32
  call void @__asan_store1_noabort(i32 %11)
  store i8 %10, ptr %arrayidx25.1, align 1
  %arrayidx26.1 = getelementptr i8, ptr %.pn, i32 983
  %12 = ptrtoint ptr %arrayidx26.1 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %arrayidx26.1, align 1
  %arrayidx29.1 = getelementptr %struct.smu_11_0_dpm_tables, ptr %1, i32 0, i32 13, i32 1, i32 1
  %14 = ptrtoint ptr %arrayidx29.1 to i32
  call void @__asan_store1_noabort(i32 %14)
  store i8 %13, ptr %arrayidx29.1, align 1
  %conv58 = trunc i32 %pcie_gen_cap to i8
  %conv69 = trunc i32 %pcie_width_cap to i8
  %15 = load i8, ptr %table_member1.0, align 1
  %conv = zext i8 %15 to i32
  %16 = tail call i32 @llvm.umin.i32(i32 %conv, i32 %pcie_gen_cap)
  %cond = shl nuw nsw i32 %16, 8
  %17 = ptrtoint ptr %table_member2.0 to i32
  call void @__asan_load1_noabort(i32 %17)
  %18 = load i8, ptr %table_member2.0, align 1
  %conv41 = zext i8 %18 to i32
  %19 = tail call i32 @llvm.umin.i32(i32 %conv41, i32 %pcie_width_cap)
  %or50 = or i32 %cond, %19
  %call = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 46, i32 noundef %or50, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end52, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end52:                                         ; preds = %entry
  %20 = ptrtoint ptr %table_member1.0 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %table_member1.0, align 1
  %conv54 = zext i8 %21 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %conv54, i32 %pcie_gen_cap)
  %cmp55 = icmp ugt i32 %conv54, %pcie_gen_cap
  br i1 %cmp55, label %if.then57, label %if.end52.if.end63_crit_edge

if.end52.if.end63_crit_edge:                      ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end63

if.then57:                                        ; preds = %if.end52
  call void @__sanitizer_cov_trace_pc() #15
  %22 = ptrtoint ptr %pcie_table to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 %conv58, ptr %pcie_table, align 1
  br label %if.end63

if.end63:                                         ; preds = %if.then57, %if.end52.if.end63_crit_edge
  %23 = ptrtoint ptr %table_member2.0 to i32
  call void @__asan_load1_noabort(i32 %23)
  %24 = load i8, ptr %table_member2.0, align 1
  %conv65 = zext i8 %24 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %conv65, i32 %pcie_width_cap)
  %cmp66 = icmp ugt i32 %conv65, %pcie_width_cap
  br i1 %cmp66, label %if.then68, label %if.end63.for.inc75_crit_edge

if.end63.for.inc75_crit_edge:                     ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc75

if.then68:                                        ; preds = %if.end63
  call void @__sanitizer_cov_trace_pc() #15
  %25 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 %conv69, ptr %arrayidx29, align 1
  br label %for.inc75

for.inc75:                                        ; preds = %if.then68, %if.end63.for.inc75_crit_edge
  %26 = ptrtoint ptr %arrayidx24.1 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx24.1, align 1
  %conv.1 = zext i8 %27 to i32
  %28 = tail call i32 @llvm.umin.i32(i32 %conv.1, i32 %pcie_gen_cap)
  %cond.1 = shl nuw nsw i32 %28, 8
  %29 = ptrtoint ptr %arrayidx26.1 to i32
  call void @__asan_load1_noabort(i32 %29)
  %30 = load i8, ptr %arrayidx26.1, align 1
  %conv41.1 = zext i8 %30 to i32
  %31 = tail call i32 @llvm.umin.i32(i32 %conv41.1, i32 %pcie_width_cap)
  %or.1 = or i32 %cond.1, %31
  %or50.1 = or i32 %or.1, 65536
  %call.1 = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 46, i32 noundef %or50.1, ptr noundef null) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.1)
  %tobool.not.1 = icmp eq i32 %call.1, 0
  br i1 %tobool.not.1, label %if.end52.1, label %for.inc75.cleanup_crit_edge

for.inc75.cleanup_crit_edge:                      ; preds = %for.inc75
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end52.1:                                       ; preds = %for.inc75
  %32 = ptrtoint ptr %arrayidx24.1 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx24.1, align 1
  %conv54.1 = zext i8 %33 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %conv54.1, i32 %pcie_gen_cap)
  %cmp55.1 = icmp ugt i32 %conv54.1, %pcie_gen_cap
  br i1 %cmp55.1, label %if.then57.1, label %if.end52.1.if.end63.1_crit_edge

if.end52.1.if.end63.1_crit_edge:                  ; preds = %if.end52.1
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end63.1

if.then57.1:                                      ; preds = %if.end52.1
  call void @__sanitizer_cov_trace_pc() #15
  %34 = ptrtoint ptr %arrayidx25.1 to i32
  call void @__asan_store1_noabort(i32 %34)
  store i8 %conv58, ptr %arrayidx25.1, align 1
  br label %if.end63.1

if.end63.1:                                       ; preds = %if.then57.1, %if.end52.1.if.end63.1_crit_edge
  %35 = ptrtoint ptr %arrayidx26.1 to i32
  call void @__asan_load1_noabort(i32 %35)
  %36 = load i8, ptr %arrayidx26.1, align 1
  %conv65.1 = zext i8 %36 to i32
  call void @__sanitizer_cov_trace_cmp4(i32 %conv65.1, i32 %pcie_width_cap)
  %cmp66.1 = icmp ugt i32 %conv65.1, %pcie_width_cap
  br i1 %cmp66.1, label %if.then68.1, label %if.end63.1.cleanup_crit_edge

if.end63.1.cleanup_crit_edge:                     ; preds = %if.end63.1
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then68.1:                                      ; preds = %if.end63.1
  call void @__sanitizer_cov_trace_pc() #15
  %37 = ptrtoint ptr %arrayidx29.1 to i32
  call void @__asan_store1_noabort(i32 %37)
  store i8 %conv69, ptr %arrayidx29.1, align 1
  br label %cleanup

cleanup:                                          ; preds = %if.then68.1, %if.end63.1.cleanup_crit_edge, %for.inc75.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %entry.cleanup_crit_edge ], [ %call.1, %for.inc75.cleanup_crit_edge ], [ 0, %if.then68.1 ], [ 0, %if.end63.1.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_i2c_control_init(ptr nocapture noundef readnone %smu, ptr noundef %control) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %control to i32
  call void @__asan_store4_noabort(i32 %0)
  store ptr null, ptr %control, align 8
  %class = getelementptr inbounds %struct.i2c_adapter, ptr %control, i32 0, i32 1
  %1 = ptrtoint ptr %class to i32
  call void @__asan_store4_noabort(i32 %1)
  store i32 1, ptr %class, align 4
  %pdev = getelementptr i8, ptr %control, i32 -31236
  %2 = ptrtoint ptr %pdev to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %pdev, align 4
  %dev = getelementptr inbounds %struct.pci_dev, ptr %3, i32 0, i32 44
  %parent = getelementptr inbounds %struct.i2c_adapter, ptr %control, i32 0, i32 9, i32 1
  %4 = ptrtoint ptr %parent to i32
  call void @__asan_store4_noabort(i32 %4)
  store ptr %dev, ptr %parent, align 8
  %algo = getelementptr inbounds %struct.i2c_adapter, ptr %control, i32 0, i32 2
  %5 = ptrtoint ptr %algo to i32
  call void @__asan_store4_noabort(i32 %5)
  store ptr @sienna_cichlid_i2c_algo, ptr %algo, align 8
  %name = getelementptr inbounds %struct.i2c_adapter, ptr %control, i32 0, i32 12
  %6 = call ptr @memcpy(ptr %name, ptr @.str.1638, i32 11)
  %quirks = getelementptr inbounds %struct.i2c_adapter, ptr %control, i32 0, i32 17
  %7 = ptrtoint ptr %quirks to i32
  call void @__asan_store4_noabort(i32 %7)
  store ptr @sienna_cichlid_i2c_control_quirks, ptr %quirks, align 8
  %call2 = tail call i32 @i2c_add_adapter(ptr noundef %control) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call2)
  %tobool.not = icmp eq i32 %call2, 0
  br i1 %tobool.not, label %entry.if.end_crit_edge, label %if.then

entry.if.end_crit_edge:                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  tail call void (ptr, ...) @__drm_err(ptr noundef nonnull @.str.1639, i32 noundef %call2) #13
  br label %if.end

if.end:                                           ; preds = %if.then, %entry.if.end_crit_edge
  ret i32 %call2
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal void @sienna_cichlid_i2c_control_fini(ptr nocapture noundef readnone %smu, ptr noundef %control) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  tail call void @i2c_del_adapter(ptr noundef %control) #13
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_init_microcode(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_load_microcode(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_init_smc_tables(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %tables2.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 172, i32 15
  %2 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load i32, ptr %arrayidx.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720909, i32 %3)
  %cmp.i.i = icmp eq i32 %3, 720909
  %..i.i = select i1 %cmp.i.i, i32 1888, i32 1668
  %4 = zext i32 %..i.i to i64
  %5 = ptrtoint ptr %tables2.i to i32
  call void @__asan_store8_noabort(i32 %5)
  store i64 %4, ptr %tables2.i, align 8
  %align.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 0, i32 1
  %6 = ptrtoint ptr %align.i to i32
  call void @__asan_store4_noabort(i32 %6)
  store i32 4096, ptr %align.i, align 8
  %domain.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 0, i32 2
  %7 = ptrtoint ptr %domain.i to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 4, ptr %domain.i, align 4
  %arrayidx6.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 1
  %8 = ptrtoint ptr %arrayidx6.i to i32
  call void @__asan_store8_noabort(i32 %8)
  store i64 96, ptr %arrayidx6.i, align 8
  %align9.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 1, i32 1
  %9 = ptrtoint ptr %align9.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store i32 4096, ptr %align9.i, align 8
  %domain11.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 1, i32 2
  %10 = ptrtoint ptr %domain11.i to i32
  call void @__asan_store1_noabort(i32 %10)
  store i8 4, ptr %domain11.i, align 4
  %arrayidx15.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 8
  %11 = ptrtoint ptr %arrayidx15.i to i32
  call void @__asan_store8_noabort(i32 %11)
  store i64 192, ptr %arrayidx15.i, align 8
  %align18.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 8, i32 1
  %12 = ptrtoint ptr %align18.i to i32
  call void @__asan_store4_noabort(i32 %12)
  store i32 4096, ptr %align18.i, align 8
  %domain20.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 8, i32 2
  %13 = ptrtoint ptr %domain20.i to i32
  call void @__asan_store1_noabort(i32 %13)
  store i8 4, ptr %domain20.i, align 4
  %arrayidx24.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 12
  %14 = ptrtoint ptr %arrayidx24.i to i32
  call void @__asan_store8_noabort(i32 %14)
  store i64 52, ptr %arrayidx24.i, align 8
  %align27.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 12, i32 1
  %15 = ptrtoint ptr %align27.i to i32
  call void @__asan_store4_noabort(i32 %15)
  store i32 4096, ptr %align27.i, align 8
  %domain29.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 12, i32 2
  %16 = ptrtoint ptr %domain29.i to i32
  call void @__asan_store1_noabort(i32 %16)
  store i8 4, ptr %domain29.i, align 4
  %arrayidx33.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 11
  %17 = ptrtoint ptr %arrayidx33.i to i32
  call void @__asan_store8_noabort(i32 %17)
  store i64 52, ptr %arrayidx33.i, align 8
  %align36.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 11, i32 1
  %18 = ptrtoint ptr %align36.i to i32
  call void @__asan_store4_noabort(i32 %18)
  store i32 4096, ptr %align36.i, align 8
  %domain38.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 11, i32 2
  %19 = ptrtoint ptr %domain38.i to i32
  call void @__asan_store1_noabort(i32 %19)
  store i8 4, ptr %domain38.i, align 4
  %arrayidx42.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 7
  %20 = ptrtoint ptr %arrayidx42.i to i32
  call void @__asan_store8_noabort(i32 %20)
  store i64 102400, ptr %arrayidx42.i, align 8
  %align45.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 7, i32 1
  %21 = ptrtoint ptr %align45.i to i32
  call void @__asan_store4_noabort(i32 %21)
  store i32 4096, ptr %align45.i, align 8
  %domain47.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 7, i32 2
  %22 = ptrtoint ptr %domain47.i to i32
  call void @__asan_store1_noabort(i32 %22)
  store i8 4, ptr %domain47.i, align 4
  %arrayidx51.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 10
  %23 = ptrtoint ptr %arrayidx51.i to i32
  call void @__asan_store8_noabort(i32 %23)
  store i64 136, ptr %arrayidx51.i, align 8
  %align54.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 10, i32 1
  %24 = ptrtoint ptr %align54.i to i32
  call void @__asan_store4_noabort(i32 %24)
  store i32 4096, ptr %align54.i, align 8
  %domain56.i = getelementptr %struct.smu_context, ptr %smu, i32 0, i32 14, i32 11, i32 10, i32 2
  %25 = ptrtoint ptr %domain56.i to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 4, ptr %domain56.i, align 4
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8) to i32))
  %26 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 8), align 4
  %call7.i.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %26, i32 noundef 3520, i32 noundef 192) #18
  %metrics_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %27 = ptrtoint ptr %metrics_table.i to i32
  call void @__asan_store4_noabort(i32 %27)
  store ptr %call7.i.i.i, ptr %metrics_table.i, align 8
  %tobool.not.i = icmp eq ptr %call7.i.i.i, null
  br i1 %tobool.not.i, label %entry.cleanup_crit_edge, label %if.end.i

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end.i:                                         ; preds = %entry
  %metrics_time.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 3
  %28 = ptrtoint ptr %metrics_time.i to i32
  call void @__asan_store4_noabort(i32 %28)
  store i32 0, ptr %metrics_time.i, align 4
  %gpu_metrics_table_size.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 19
  %29 = ptrtoint ptr %gpu_metrics_table_size.i to i32
  call void @__asan_store4_noabort(i32 %29)
  store i32 120, ptr %gpu_metrics_table_size.i, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %30 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i108.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %30, i32 noundef 3520, i32 noundef 120) #18
  %gpu_metrics_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 20
  %31 = ptrtoint ptr %gpu_metrics_table.i to i32
  call void @__asan_store4_noabort(i32 %31)
  store ptr %call7.i.i108.i, ptr %gpu_metrics_table.i, align 4
  %tobool64.not.i = icmp eq ptr %call7.i.i108.i, null
  br i1 %tobool64.not.i, label %if.end.i.err1_out.i_crit_edge, label %if.end66.i

if.end.i.err1_out.i_crit_edge:                    ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %err1_out.i

if.end66.i:                                       ; preds = %if.end.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %32 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i109.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %32, i32 noundef 3520, i32 noundef 96) #18
  %watermarks_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 6
  %33 = ptrtoint ptr %watermarks_table.i to i32
  call void @__asan_store4_noabort(i32 %33)
  store ptr %call7.i.i109.i, ptr %watermarks_table.i, align 8
  %tobool69.not.i = icmp eq ptr %call7.i.i109.i, null
  br i1 %tobool69.not.i, label %err2_out.i, label %if.end

err2_out.i:                                       ; preds = %if.end66.i
  call void @__sanitizer_cov_trace_pc() #15
  %34 = ptrtoint ptr %gpu_metrics_table.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %gpu_metrics_table.i, align 4
  tail call void @kfree(ptr noundef %35) #13
  br label %err1_out.i

err1_out.i:                                       ; preds = %err2_out.i, %if.end.i.err1_out.i_crit_edge
  %36 = ptrtoint ptr %metrics_table.i to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %metrics_table.i, align 8
  tail call void @kfree(ptr noundef %37) #13
  br label %cleanup

if.end:                                           ; preds = %if.end66.i
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11) to i32))
  %38 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 11), align 4
  %call7.i.i.i12 = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %38, i32 noundef 3520, i32 noundef 1884) #18
  %dpm_context.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15, i32 1
  %39 = ptrtoint ptr %dpm_context.i to i32
  call void @__asan_store4_noabort(i32 %39)
  store ptr %call7.i.i.i12, ptr %dpm_context.i, align 4
  %tobool.not.i13 = icmp eq ptr %call7.i.i.i12, null
  br i1 %tobool.not.i13, label %if.end.cleanup_crit_edge, label %if.end4

if.end.cleanup_crit_edge:                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end4:                                          ; preds = %if.end
  %smu_dpm1.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 15
  %40 = ptrtoint ptr %smu_dpm1.i to i32
  call void @__asan_store4_noabort(i32 %40)
  store i32 1884, ptr %smu_dpm1.i, align 4
  %41 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %smu, align 8
  %pcie_rreg.i = getelementptr inbounds %struct.amdgpu_device, ptr %42, i32 0, i32 39
  %43 = ptrtoint ptr %pcie_rreg.i to i32
  call void @__asan_load4_noabort(i32 %43)
  %44 = load ptr, ptr %pcie_rreg.i, align 8
  %call.i = tail call i32 %44(ptr noundef %42, i32 noundef 62063108) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.i = icmp slt i32 %call.i, 0
  %enabled.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 65, i32 1
  %call.lobit.i = lshr i32 %call.i, 31
  %45 = trunc i32 %call.lobit.i to i8
  %46 = ptrtoint ptr %enabled.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 %45, ptr %enabled.i, align 4
  br i1 %tobool.i, label %do.body.i, label %if.end4.sienna_cichlid_stb_init.exit_crit_edge

if.end4.sienna_cichlid_stb_init.exit_crit_edge:   ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_stb_init.exit

do.body.i:                                        ; preds = %if.end4
  call void @__sanitizer_cov_trace_pc() #15
  %stb_context.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 65
  %lock.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 65, i32 2
  tail call void @__raw_spin_lock_init(ptr noundef %lock.i, ptr noundef nonnull @.str.1640, ptr noundef nonnull @sienna_cichlid_stb_init.__key, i16 noundef signext 3) #13
  %47 = ptrtoint ptr %pcie_rreg.i to i32
  call void @__asan_load4_noabort(i32 %47)
  %48 = load ptr, ptr %pcie_rreg.i, align 8
  %call8.i = tail call i32 %48(ptr noundef %42, i32 noundef 62063112) #13
  %and9.i = and i32 %call8.i, 4095
  %mul.i = shl i32 8, %and9.i
  %49 = ptrtoint ptr %stb_context.i to i32
  call void @__asan_store4_noabort(i32 %49)
  store i32 %mul.i, ptr %stb_context.i, align 4
  %50 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %smu, align 8
  %52 = ptrtoint ptr %51 to i32
  call void @__asan_load4_noabort(i32 %52)
  %53 = load ptr, ptr %51, align 8
  %div32.i = lshr exact i32 %mul.i, 3
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %53, ptr noundef nonnull @.str.1641, i32 noundef %div32.i) #16
  br label %sienna_cichlid_stb_init.exit

sienna_cichlid_stb_init.exit:                     ; preds = %do.body.i, %if.end4.sienna_cichlid_stb_init.exit_crit_edge
  %call5 = tail call i32 @smu_v11_0_init_smc_tables(ptr noundef %smu) #13
  br label %cleanup

cleanup:                                          ; preds = %sienna_cichlid_stb_init.exit, %if.end.cleanup_crit_edge, %err1_out.i, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call5, %sienna_cichlid_stb_init.exit ], [ -12, %if.end.cleanup_crit_edge ], [ -12, %entry.cleanup_crit_edge ], [ -12, %err1_out.i ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_fini_smc_tables(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_init_power(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_fini_power(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_check_fw_status(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_set_mp1_state(ptr noundef %smu, i32 noundef %mp1_state) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 2, i32 %mp1_state)
  %cond = icmp eq i32 %mp1_state, 2
  br i1 %cond, label %sw.bb, label %entry.sw.epilog_crit_edge

entry.sw.epilog_crit_edge:                        ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

sw.bb:                                            ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @smu_cmn_set_mp1_state(ptr noundef %smu, i32 noundef 2) #13
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb, %entry.sw.epilog_crit_edge
  %ret.0 = phi i32 [ %call, %sw.bb ], [ 0, %entry.sw.epilog_crit_edge ]
  ret i32 %ret.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_setup_pptable(ptr noundef %smu) #0 align 64 {
entry:
  %smc_dpm_table.i = alloca ptr, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %call = tail call i32 @smu_v11_0_setup_pptable(ptr noundef %smu) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %if.end, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %smu_table.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14
  %0 = ptrtoint ptr %smu_table.i to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu_table.i, align 8
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %arrayidx.i.i = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 172, i32 15
  %4 = ptrtoint ptr %arrayidx.i.i to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx.i.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720909, i32 %5)
  %cmp.i.i = icmp eq i32 %5, 720909
  %..i.i = select i1 %cmp.i.i, i32 1888, i32 1668
  %driver_pptable.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %6 = ptrtoint ptr %driver_pptable.i to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %driver_pptable.i, align 4
  %smc_pptable.i = getelementptr inbounds %struct.smu_11_0_7_powerplay_table, ptr %1, i32 0, i32 15
  %8 = call ptr @memcpy(ptr %7, ptr %smc_pptable.i, i32 %..i.i)
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smc_dpm_table.i) #13
  %9 = ptrtoint ptr %smc_dpm_table.i to i32
  call void @__asan_store4_noabort(i32 %9)
  store ptr inttoptr (i32 -1 to ptr), ptr %smc_dpm_table.i, align 4, !annotation !2399
  %10 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load ptr, ptr %smu, align 8
  %call.i = call i32 @amdgpu_atombios_get_data_table(ptr noundef %11, i32 noundef 2, ptr noundef null, ptr noundef null, ptr noundef null, ptr noundef nonnull %smc_dpm_table.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end8, label %sienna_cichlid_append_powerplay_table.exit

sienna_cichlid_append_powerplay_table.exit:       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smc_dpm_table.i) #13
  br label %cleanup

if.end8:                                          ; preds = %if.end
  %12 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %smu, align 8
  %arrayidx.i = getelementptr %struct.amdgpu_device, ptr %13, i32 0, i32 172, i32 15
  %14 = ptrtoint ptr %arrayidx.i to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load i32, ptr %arrayidx.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720909, i32 %15)
  %cmp.i = icmp eq i32 %15, 720909
  %16 = ptrtoint ptr %driver_pptable.i to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load ptr, ptr %driver_pptable.i, align 4
  %..i = select i1 %cmp.i, i32 1564, i32 1344
  %add.ptr6.i = getelementptr i8, ptr %17, i32 %..i
  %18 = ptrtoint ptr %smc_dpm_table.i to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %smc_dpm_table.i, align 4
  %I2cControllers.i = getelementptr inbounds %struct.atom_smc_dpm_info_v4_9, ptr %19, i32 0, i32 1
  %20 = call ptr @memcpy(ptr %add.ptr6.i, ptr %I2cControllers.i, i32 292)
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smc_dpm_table.i) #13
  %21 = ptrtoint ptr %smu_table.i to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load ptr, ptr %smu_table.i, align 8
  %platform_caps.i = getelementptr inbounds %struct.smu_11_0_7_powerplay_table, ptr %22, i32 0, i32 6
  %23 = ptrtoint ptr %platform_caps.i to i32
  call void @__asan_loadN_noabort(i32 %23, i32 4)
  %24 = load i32, ptr %platform_caps.i, align 1
  %and.i = and i32 %24, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i)
  %tobool.not.i27 = icmp eq i32 %and.i, 0
  br i1 %tobool.not.i27, label %if.end8.if.end.i_crit_edge, label %if.then.i

if.end8.if.end.i_crit_edge:                       ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end.i

if.then.i:                                        ; preds = %if.end8
  call void @__sanitizer_cov_trace_pc() #15
  %dc_controlled_by_gpio.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 48
  %25 = ptrtoint ptr %dc_controlled_by_gpio.i to i32
  call void @__asan_store1_noabort(i32 %25)
  store i8 1, ptr %dc_controlled_by_gpio.i, align 1
  br label %if.end.i

if.end.i:                                         ; preds = %if.then.i, %if.end8.if.end.i_crit_edge
  %26 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %smu, align 8
  %28 = ptrtoint ptr %platform_caps.i to i32
  call void @__asan_loadN_noabort(i32 %28, i32 4)
  %29 = load i32, ptr %platform_caps.i, align 1
  %and.i.i = and i32 %29, 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and.i.i)
  %tobool.not.i.i = icmp eq i32 %and.i.i, 0
  br i1 %tobool.not.i.i, label %if.end.i.sienna_cichlid_check_powerplay_table.exit_crit_edge, label %if.then.i.i

if.end.i.sienna_cichlid_check_powerplay_table.exit_crit_edge: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %sienna_cichlid_check_powerplay_table.exit

if.then.i.i:                                      ; preds = %if.end.i
  %virt.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %27, i32 0, i32 132
  %30 = ptrtoint ptr %virt.i.i to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load i32, ptr %virt.i.i, align 8
  %and3.i.i = and i32 %31, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and3.i.i)
  %tobool4.not.i.i = icmp eq i32 %and3.i.i, 0
  br i1 %tobool4.not.i.i, label %if.then.i.i.cond.false.i.i_crit_edge, label %land.lhs.true.i.i

if.then.i.i.cond.false.i.i_crit_edge:             ; preds = %if.then.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false.i.i

land.lhs.true.i.i:                                ; preds = %if.then.i.i
  %funcs.i.i = getelementptr inbounds %struct.amdgpu_device, ptr %27, i32 0, i32 106, i32 2, i32 15
  %32 = ptrtoint ptr %funcs.i.i to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %funcs.i.i, align 4
  %tobool5.not.i.i = icmp eq ptr %33, null
  br i1 %tobool5.not.i.i, label %land.lhs.true.i.i.cond.false.i.i_crit_edge, label %land.lhs.true6.i.i

land.lhs.true.i.i.cond.false.i.i_crit_edge:       ; preds = %land.lhs.true.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false.i.i

land.lhs.true6.i.i:                               ; preds = %land.lhs.true.i.i
  %sriov_rreg.i.i = getelementptr inbounds %struct.amdgpu_rlc_funcs, ptr %33, i32 0, i32 13
  %34 = ptrtoint ptr %sriov_rreg.i.i to i32
  call void @__asan_load4_noabort(i32 %34)
  %35 = load ptr, ptr %sriov_rreg.i.i, align 4
  %tobool10.not.i.i = icmp eq ptr %35, null
  br i1 %tobool10.not.i.i, label %land.lhs.true6.i.i.cond.false.i.i_crit_edge, label %cond.true.i.i

land.lhs.true6.i.i.cond.false.i.i_crit_edge:      ; preds = %land.lhs.true6.i.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cond.false.i.i

cond.true.i.i:                                    ; preds = %land.lhs.true6.i.i
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx.i.i28 = getelementptr %struct.amdgpu_device, ptr %27, i32 0, i32 130, i32 13
  %36 = ptrtoint ptr %arrayidx.i.i28 to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %arrayidx.i.i28, align 8
  %arrayidx16.i.i = getelementptr i32, ptr %37, i32 2
  %38 = ptrtoint ptr %arrayidx16.i.i to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load i32, ptr %arrayidx16.i.i, align 4
  %call.i.i = call i32 %35(ptr noundef %27, i32 noundef %39, i32 noundef 0, i32 noundef 13) #13
  br label %cond.end.i.i

cond.false.i.i:                                   ; preds = %land.lhs.true6.i.i.cond.false.i.i_crit_edge, %land.lhs.true.i.i.cond.false.i.i_crit_edge, %if.then.i.i.cond.false.i.i_crit_edge
  %arrayidx18.i.i = getelementptr %struct.amdgpu_device, ptr %27, i32 0, i32 130, i32 13
  %40 = ptrtoint ptr %arrayidx18.i.i to i32
  call void @__asan_load4_noabort(i32 %40)
  %41 = load ptr, ptr %arrayidx18.i.i, align 8
  %arrayidx20.i.i = getelementptr i32, ptr %41, i32 2
  %42 = ptrtoint ptr %arrayidx20.i.i to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load i32, ptr %arrayidx20.i.i, align 4
  %call22.i.i = call i32 @amdgpu_device_rreg(ptr noundef %27, i32 noundef %43, i32 noundef 0) #13
  br label %cond.end.i.i

cond.end.i.i:                                     ; preds = %cond.false.i.i, %cond.true.i.i
  %cond.i.i = phi i32 [ %call.i.i, %cond.true.i.i ], [ %call22.i.i, %cond.false.i.i ]
  %platform_support.i.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 19, i32 2
  %44 = trunc i32 %cond.i.i to i8
  %45 = lshr i8 %44, 7
  %46 = ptrtoint ptr %platform_support.i.i to i32
  call void @__asan_store1_noabort(i32 %46)
  store i8 %45, ptr %platform_support.i.i, align 4
  br label %sienna_cichlid_check_powerplay_table.exit

sienna_cichlid_check_powerplay_table.exit:        ; preds = %cond.end.i.i, %if.end.i.sienna_cichlid_check_powerplay_table.exit_crit_edge
  %thermal_controller_type.i = getelementptr inbounds %struct.smu_11_0_7_powerplay_table, ptr %22, i32 0, i32 7
  %47 = ptrtoint ptr %thermal_controller_type.i to i32
  call void @__asan_load1_noabort(i32 %47)
  %48 = load i8, ptr %thermal_controller_type.i, align 1
  %thermal_controller_type1.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 15
  %49 = ptrtoint ptr %thermal_controller_type1.i to i32
  call void @__asan_store1_noabort(i32 %49)
  store i8 %48, ptr %thermal_controller_type1.i, align 8
  %overdrive_table.i = getelementptr inbounds %struct.smu_11_0_7_powerplay_table, ptr %22, i32 0, i32 14
  %od_settings.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 21
  %50 = ptrtoint ptr %od_settings.i to i32
  call void @__asan_store4_noabort(i32 %50)
  store ptr %overdrive_table.i, ptr %od_settings.i, align 4
  %51 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %51)
  %52 = load ptr, ptr %smu, align 8
  %arrayidx.i29 = getelementptr %struct.amdgpu_device, ptr %52, i32 0, i32 172, i32 15
  %53 = ptrtoint ptr %arrayidx.i29 to i32
  call void @__asan_load4_noabort(i32 %53)
  %54 = load i32, ptr %arrayidx.i29, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720909, i32 %54)
  %cmp.i30 = icmp eq i32 %54, 720909
  %55 = ptrtoint ptr %driver_pptable.i to i32
  call void @__asan_load4_noabort(i32 %55)
  %56 = load ptr, ptr %driver_pptable.i, align 4
  %..i32 = select i1 %cmp.i30, i32 1812, i32 1592
  %add.ptr6.i33 = getelementptr i8, ptr %56, i32 %..i32
  %pdev.i = getelementptr inbounds %struct.amdgpu_device, ptr %52, i32 0, i32 1
  %57 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %57)
  %58 = load ptr, ptr %pdev.i, align 4
  %device.i = getelementptr inbounds %struct.pci_dev, ptr %58, i32 0, i32 8
  %59 = ptrtoint ptr %device.i to i32
  call void @__asan_load2_noabort(i32 %59)
  %60 = load i16, ptr %device.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 29663, i16 %60)
  %cmp7.i = icmp eq i16 %60, 29663
  br i1 %cmp7.i, label %land.lhs.true.i, label %sienna_cichlid_check_powerplay_table.exit.do.end43.i_crit_edge

sienna_cichlid_check_powerplay_table.exit.do.end43.i_crit_edge: ; preds = %sienna_cichlid_check_powerplay_table.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end43.i

land.lhs.true.i:                                  ; preds = %sienna_cichlid_check_powerplay_table.exit
  %revision.i = getelementptr inbounds %struct.pci_dev, ptr %58, i32 0, i32 12
  %61 = ptrtoint ptr %revision.i to i32
  call void @__asan_load1_noabort(i32 %61)
  %62 = load i8, ptr %revision.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -61, i8 %62)
  %cmp11.i = icmp eq i8 %62, -61
  br i1 %cmp11.i, label %land.lhs.true13.i, label %land.lhs.true.i.do.end43.i_crit_edge

land.lhs.true.i.do.end43.i_crit_edge:             ; preds = %land.lhs.true.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end43.i

land.lhs.true13.i:                                ; preds = %land.lhs.true.i
  %subsystem_device.i = getelementptr inbounds %struct.pci_dev, ptr %58, i32 0, i32 10
  %63 = ptrtoint ptr %subsystem_device.i to i32
  call void @__asan_load2_noabort(i32 %63)
  %64 = load i16, ptr %subsystem_device.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 5826, i16 %64)
  %cmp16.i = icmp eq i16 %64, 5826
  br i1 %cmp16.i, label %land.lhs.true18.i, label %land.lhs.true13.i.do.end43.i_crit_edge

land.lhs.true13.i.do.end43.i_crit_edge:           ; preds = %land.lhs.true13.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end43.i

land.lhs.true18.i:                                ; preds = %land.lhs.true13.i
  %subsystem_vendor.i = getelementptr inbounds %struct.pci_dev, ptr %58, i32 0, i32 9
  %65 = ptrtoint ptr %subsystem_vendor.i to i32
  call void @__asan_load2_noabort(i32 %65)
  %66 = load i16, ptr %subsystem_vendor.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 4163, i16 %66)
  %cmp21.i = icmp eq i16 %66, 4163
  br i1 %cmp21.i, label %if.then23.i, label %land.lhs.true18.i.do.end43.i_crit_edge

land.lhs.true18.i.do.end43.i_crit_edge:           ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end43.i

if.then23.i:                                      ; preds = %land.lhs.true18.i
  call void @__sanitizer_cov_trace_pc() #15
  %67 = ptrtoint ptr %add.ptr6.i33 to i32
  call void @__asan_store4_noabort(i32 %67)
  store i32 1387, ptr %add.ptr6.i33, align 4
  br label %do.end43.i

do.end43.i:                                       ; preds = %if.then23.i, %land.lhs.true18.i.do.end43.i_crit_edge, %land.lhs.true13.i.do.end43.i_crit_edge, %land.lhs.true.i.do.end43.i_crit_edge, %sienna_cichlid_check_powerplay_table.exit.do.end43.i_crit_edge
  %68 = ptrtoint ptr %driver_pptable.i to i32
  call void @__asan_load4_noabort(i32 %68)
  %.pn.i = load ptr, ptr %driver_pptable.i, align 4
  %freq_table_gfx.0.i = getelementptr i8, ptr %.pn.i, i32 524
  %69 = ptrtoint ptr %pdev.i to i32
  call void @__asan_load4_noabort(i32 %69)
  %70 = load ptr, ptr %pdev.i, align 4
  %device45.i = getelementptr inbounds %struct.pci_dev, ptr %70, i32 0, i32 8
  %71 = ptrtoint ptr %device45.i to i32
  call void @__asan_load2_noabort(i32 %71)
  %72 = load i16, ptr %device45.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 29663, i16 %72)
  %cmp47.i = icmp eq i16 %72, 29663
  br i1 %cmp47.i, label %land.lhs.true49.i, label %do.end43.i.cleanup_crit_edge

do.end43.i.cleanup_crit_edge:                     ; preds = %do.end43.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true49.i:                                ; preds = %do.end43.i
  %revision51.i = getelementptr inbounds %struct.pci_dev, ptr %70, i32 0, i32 12
  %73 = ptrtoint ptr %revision51.i to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %revision51.i, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 -61, i8 %74)
  %cmp53.i = icmp eq i8 %74, -61
  br i1 %cmp53.i, label %land.lhs.true55.i, label %land.lhs.true49.i.cleanup_crit_edge

land.lhs.true49.i.cleanup_crit_edge:              ; preds = %land.lhs.true49.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true55.i:                                ; preds = %land.lhs.true49.i
  %subsystem_device57.i = getelementptr inbounds %struct.pci_dev, ptr %70, i32 0, i32 10
  %75 = ptrtoint ptr %subsystem_device57.i to i32
  call void @__asan_load2_noabort(i32 %75)
  %76 = load i16, ptr %subsystem_device57.i, align 2
  %77 = zext i16 %76 to i64
  call void @__sanitizer_cov_trace_switch(i64 %77, ptr @__sancov_gen_cov_switch_values.1662)
  switch i16 %76, label %land.lhs.true55.i.cleanup_crit_edge [
    i16 5826, label %land.lhs.true55.i.land.lhs.true66.i_crit_edge
    i16 4924, label %land.lhs.true55.i.land.lhs.true66.i_crit_edge34
  ]

land.lhs.true55.i.land.lhs.true66.i_crit_edge34:  ; preds = %land.lhs.true55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.lhs.true66.i

land.lhs.true55.i.land.lhs.true66.i_crit_edge:    ; preds = %land.lhs.true55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.lhs.true66.i

land.lhs.true55.i.cleanup_crit_edge:              ; preds = %land.lhs.true55.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

land.lhs.true66.i:                                ; preds = %land.lhs.true55.i.land.lhs.true66.i_crit_edge, %land.lhs.true55.i.land.lhs.true66.i_crit_edge34
  %subsystem_vendor68.i = getelementptr inbounds %struct.pci_dev, ptr %70, i32 0, i32 9
  %78 = ptrtoint ptr %subsystem_vendor68.i to i32
  call void @__asan_load2_noabort(i32 %78)
  %79 = load i16, ptr %subsystem_vendor68.i, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 4163, i16 %79)
  %cmp70.i = icmp eq i16 %79, 4163
  br i1 %cmp70.i, label %for.body.preheader.i, label %land.lhs.true66.i.cleanup_crit_edge

land.lhs.true66.i.cleanup_crit_edge:              ; preds = %land.lhs.true66.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

for.body.preheader.i:                             ; preds = %land.lhs.true66.i
  %80 = ptrtoint ptr %freq_table_gfx.0.i to i32
  call void @__asan_load2_noabort(i32 %80)
  %81 = load i16, ptr %freq_table_gfx.0.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %81)
  %cmp77.i = icmp ugt i16 %81, 2500
  br i1 %cmp77.i, label %if.then79.i, label %for.body.preheader.i.for.inc.i_crit_edge

for.body.preheader.i.for.inc.i_crit_edge:         ; preds = %for.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.i

if.then79.i:                                      ; preds = %for.body.preheader.i
  call void @__sanitizer_cov_trace_pc() #15
  %82 = ptrtoint ptr %freq_table_gfx.0.i to i32
  call void @__asan_store2_noabort(i32 %82)
  store i16 2500, ptr %freq_table_gfx.0.i, align 2
  br label %for.inc.i

for.inc.i:                                        ; preds = %if.then79.i, %for.body.preheader.i.for.inc.i_crit_edge
  %arrayidx75.1.i = getelementptr i8, ptr %.pn.i, i32 526
  %83 = ptrtoint ptr %arrayidx75.1.i to i32
  call void @__asan_load2_noabort(i32 %83)
  %84 = load i16, ptr %arrayidx75.1.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %84)
  %cmp77.1.i = icmp ugt i16 %84, 2500
  br i1 %cmp77.1.i, label %if.then79.1.i, label %for.inc.i.for.inc.1.i_crit_edge

for.inc.i.for.inc.1.i_crit_edge:                  ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.1.i

if.then79.1.i:                                    ; preds = %for.inc.i
  call void @__sanitizer_cov_trace_pc() #15
  %85 = ptrtoint ptr %arrayidx75.1.i to i32
  call void @__asan_store2_noabort(i32 %85)
  store i16 2500, ptr %arrayidx75.1.i, align 2
  br label %for.inc.1.i

for.inc.1.i:                                      ; preds = %if.then79.1.i, %for.inc.i.for.inc.1.i_crit_edge
  %arrayidx75.2.i = getelementptr i8, ptr %.pn.i, i32 528
  %86 = ptrtoint ptr %arrayidx75.2.i to i32
  call void @__asan_load2_noabort(i32 %86)
  %87 = load i16, ptr %arrayidx75.2.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %87)
  %cmp77.2.i = icmp ugt i16 %87, 2500
  br i1 %cmp77.2.i, label %if.then79.2.i, label %for.inc.1.i.for.inc.2.i_crit_edge

for.inc.1.i.for.inc.2.i_crit_edge:                ; preds = %for.inc.1.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.2.i

if.then79.2.i:                                    ; preds = %for.inc.1.i
  call void @__sanitizer_cov_trace_pc() #15
  %88 = ptrtoint ptr %arrayidx75.2.i to i32
  call void @__asan_store2_noabort(i32 %88)
  store i16 2500, ptr %arrayidx75.2.i, align 2
  br label %for.inc.2.i

for.inc.2.i:                                      ; preds = %if.then79.2.i, %for.inc.1.i.for.inc.2.i_crit_edge
  %arrayidx75.3.i = getelementptr i8, ptr %.pn.i, i32 530
  %89 = ptrtoint ptr %arrayidx75.3.i to i32
  call void @__asan_load2_noabort(i32 %89)
  %90 = load i16, ptr %arrayidx75.3.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %90)
  %cmp77.3.i = icmp ugt i16 %90, 2500
  br i1 %cmp77.3.i, label %if.then79.3.i, label %for.inc.2.i.for.inc.3.i_crit_edge

for.inc.2.i.for.inc.3.i_crit_edge:                ; preds = %for.inc.2.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.3.i

if.then79.3.i:                                    ; preds = %for.inc.2.i
  call void @__sanitizer_cov_trace_pc() #15
  %91 = ptrtoint ptr %arrayidx75.3.i to i32
  call void @__asan_store2_noabort(i32 %91)
  store i16 2500, ptr %arrayidx75.3.i, align 2
  br label %for.inc.3.i

for.inc.3.i:                                      ; preds = %if.then79.3.i, %for.inc.2.i.for.inc.3.i_crit_edge
  %arrayidx75.4.i = getelementptr i8, ptr %.pn.i, i32 532
  %92 = ptrtoint ptr %arrayidx75.4.i to i32
  call void @__asan_load2_noabort(i32 %92)
  %93 = load i16, ptr %arrayidx75.4.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %93)
  %cmp77.4.i = icmp ugt i16 %93, 2500
  br i1 %cmp77.4.i, label %if.then79.4.i, label %for.inc.3.i.for.inc.4.i_crit_edge

for.inc.3.i.for.inc.4.i_crit_edge:                ; preds = %for.inc.3.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.4.i

if.then79.4.i:                                    ; preds = %for.inc.3.i
  call void @__sanitizer_cov_trace_pc() #15
  %94 = ptrtoint ptr %arrayidx75.4.i to i32
  call void @__asan_store2_noabort(i32 %94)
  store i16 2500, ptr %arrayidx75.4.i, align 2
  br label %for.inc.4.i

for.inc.4.i:                                      ; preds = %if.then79.4.i, %for.inc.3.i.for.inc.4.i_crit_edge
  %arrayidx75.5.i = getelementptr i8, ptr %.pn.i, i32 534
  %95 = ptrtoint ptr %arrayidx75.5.i to i32
  call void @__asan_load2_noabort(i32 %95)
  %96 = load i16, ptr %arrayidx75.5.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %96)
  %cmp77.5.i = icmp ugt i16 %96, 2500
  br i1 %cmp77.5.i, label %if.then79.5.i, label %for.inc.4.i.for.inc.5.i_crit_edge

for.inc.4.i.for.inc.5.i_crit_edge:                ; preds = %for.inc.4.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.5.i

if.then79.5.i:                                    ; preds = %for.inc.4.i
  call void @__sanitizer_cov_trace_pc() #15
  %97 = ptrtoint ptr %arrayidx75.5.i to i32
  call void @__asan_store2_noabort(i32 %97)
  store i16 2500, ptr %arrayidx75.5.i, align 2
  br label %for.inc.5.i

for.inc.5.i:                                      ; preds = %if.then79.5.i, %for.inc.4.i.for.inc.5.i_crit_edge
  %arrayidx75.6.i = getelementptr i8, ptr %.pn.i, i32 536
  %98 = ptrtoint ptr %arrayidx75.6.i to i32
  call void @__asan_load2_noabort(i32 %98)
  %99 = load i16, ptr %arrayidx75.6.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %99)
  %cmp77.6.i = icmp ugt i16 %99, 2500
  br i1 %cmp77.6.i, label %if.then79.6.i, label %for.inc.5.i.for.inc.6.i_crit_edge

for.inc.5.i.for.inc.6.i_crit_edge:                ; preds = %for.inc.5.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.6.i

if.then79.6.i:                                    ; preds = %for.inc.5.i
  call void @__sanitizer_cov_trace_pc() #15
  %100 = ptrtoint ptr %arrayidx75.6.i to i32
  call void @__asan_store2_noabort(i32 %100)
  store i16 2500, ptr %arrayidx75.6.i, align 2
  br label %for.inc.6.i

for.inc.6.i:                                      ; preds = %if.then79.6.i, %for.inc.5.i.for.inc.6.i_crit_edge
  %arrayidx75.7.i = getelementptr i8, ptr %.pn.i, i32 538
  %101 = ptrtoint ptr %arrayidx75.7.i to i32
  call void @__asan_load2_noabort(i32 %101)
  %102 = load i16, ptr %arrayidx75.7.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %102)
  %cmp77.7.i = icmp ugt i16 %102, 2500
  br i1 %cmp77.7.i, label %if.then79.7.i, label %for.inc.6.i.for.inc.7.i_crit_edge

for.inc.6.i.for.inc.7.i_crit_edge:                ; preds = %for.inc.6.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.7.i

if.then79.7.i:                                    ; preds = %for.inc.6.i
  call void @__sanitizer_cov_trace_pc() #15
  %103 = ptrtoint ptr %arrayidx75.7.i to i32
  call void @__asan_store2_noabort(i32 %103)
  store i16 2500, ptr %arrayidx75.7.i, align 2
  br label %for.inc.7.i

for.inc.7.i:                                      ; preds = %if.then79.7.i, %for.inc.6.i.for.inc.7.i_crit_edge
  %arrayidx75.8.i = getelementptr i8, ptr %.pn.i, i32 540
  %104 = ptrtoint ptr %arrayidx75.8.i to i32
  call void @__asan_load2_noabort(i32 %104)
  %105 = load i16, ptr %arrayidx75.8.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %105)
  %cmp77.8.i = icmp ugt i16 %105, 2500
  br i1 %cmp77.8.i, label %if.then79.8.i, label %for.inc.7.i.for.inc.8.i_crit_edge

for.inc.7.i.for.inc.8.i_crit_edge:                ; preds = %for.inc.7.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.8.i

if.then79.8.i:                                    ; preds = %for.inc.7.i
  call void @__sanitizer_cov_trace_pc() #15
  %106 = ptrtoint ptr %arrayidx75.8.i to i32
  call void @__asan_store2_noabort(i32 %106)
  store i16 2500, ptr %arrayidx75.8.i, align 2
  br label %for.inc.8.i

for.inc.8.i:                                      ; preds = %if.then79.8.i, %for.inc.7.i.for.inc.8.i_crit_edge
  %arrayidx75.9.i = getelementptr i8, ptr %.pn.i, i32 542
  %107 = ptrtoint ptr %arrayidx75.9.i to i32
  call void @__asan_load2_noabort(i32 %107)
  %108 = load i16, ptr %arrayidx75.9.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %108)
  %cmp77.9.i = icmp ugt i16 %108, 2500
  br i1 %cmp77.9.i, label %if.then79.9.i, label %for.inc.8.i.for.inc.9.i_crit_edge

for.inc.8.i.for.inc.9.i_crit_edge:                ; preds = %for.inc.8.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.9.i

if.then79.9.i:                                    ; preds = %for.inc.8.i
  call void @__sanitizer_cov_trace_pc() #15
  %109 = ptrtoint ptr %arrayidx75.9.i to i32
  call void @__asan_store2_noabort(i32 %109)
  store i16 2500, ptr %arrayidx75.9.i, align 2
  br label %for.inc.9.i

for.inc.9.i:                                      ; preds = %if.then79.9.i, %for.inc.8.i.for.inc.9.i_crit_edge
  %arrayidx75.10.i = getelementptr i8, ptr %.pn.i, i32 544
  %110 = ptrtoint ptr %arrayidx75.10.i to i32
  call void @__asan_load2_noabort(i32 %110)
  %111 = load i16, ptr %arrayidx75.10.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %111)
  %cmp77.10.i = icmp ugt i16 %111, 2500
  br i1 %cmp77.10.i, label %if.then79.10.i, label %for.inc.9.i.for.inc.10.i_crit_edge

for.inc.9.i.for.inc.10.i_crit_edge:               ; preds = %for.inc.9.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.10.i

if.then79.10.i:                                   ; preds = %for.inc.9.i
  call void @__sanitizer_cov_trace_pc() #15
  %112 = ptrtoint ptr %arrayidx75.10.i to i32
  call void @__asan_store2_noabort(i32 %112)
  store i16 2500, ptr %arrayidx75.10.i, align 2
  br label %for.inc.10.i

for.inc.10.i:                                     ; preds = %if.then79.10.i, %for.inc.9.i.for.inc.10.i_crit_edge
  %arrayidx75.11.i = getelementptr i8, ptr %.pn.i, i32 546
  %113 = ptrtoint ptr %arrayidx75.11.i to i32
  call void @__asan_load2_noabort(i32 %113)
  %114 = load i16, ptr %arrayidx75.11.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %114)
  %cmp77.11.i = icmp ugt i16 %114, 2500
  br i1 %cmp77.11.i, label %if.then79.11.i, label %for.inc.10.i.for.inc.11.i_crit_edge

for.inc.10.i.for.inc.11.i_crit_edge:              ; preds = %for.inc.10.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.11.i

if.then79.11.i:                                   ; preds = %for.inc.10.i
  call void @__sanitizer_cov_trace_pc() #15
  %115 = ptrtoint ptr %arrayidx75.11.i to i32
  call void @__asan_store2_noabort(i32 %115)
  store i16 2500, ptr %arrayidx75.11.i, align 2
  br label %for.inc.11.i

for.inc.11.i:                                     ; preds = %if.then79.11.i, %for.inc.10.i.for.inc.11.i_crit_edge
  %arrayidx75.12.i = getelementptr i8, ptr %.pn.i, i32 548
  %116 = ptrtoint ptr %arrayidx75.12.i to i32
  call void @__asan_load2_noabort(i32 %116)
  %117 = load i16, ptr %arrayidx75.12.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %117)
  %cmp77.12.i = icmp ugt i16 %117, 2500
  br i1 %cmp77.12.i, label %if.then79.12.i, label %for.inc.11.i.for.inc.12.i_crit_edge

for.inc.11.i.for.inc.12.i_crit_edge:              ; preds = %for.inc.11.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.12.i

if.then79.12.i:                                   ; preds = %for.inc.11.i
  call void @__sanitizer_cov_trace_pc() #15
  %118 = ptrtoint ptr %arrayidx75.12.i to i32
  call void @__asan_store2_noabort(i32 %118)
  store i16 2500, ptr %arrayidx75.12.i, align 2
  br label %for.inc.12.i

for.inc.12.i:                                     ; preds = %if.then79.12.i, %for.inc.11.i.for.inc.12.i_crit_edge
  %arrayidx75.13.i = getelementptr i8, ptr %.pn.i, i32 550
  %119 = ptrtoint ptr %arrayidx75.13.i to i32
  call void @__asan_load2_noabort(i32 %119)
  %120 = load i16, ptr %arrayidx75.13.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %120)
  %cmp77.13.i = icmp ugt i16 %120, 2500
  br i1 %cmp77.13.i, label %if.then79.13.i, label %for.inc.12.i.for.inc.13.i_crit_edge

for.inc.12.i.for.inc.13.i_crit_edge:              ; preds = %for.inc.12.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.13.i

if.then79.13.i:                                   ; preds = %for.inc.12.i
  call void @__sanitizer_cov_trace_pc() #15
  %121 = ptrtoint ptr %arrayidx75.13.i to i32
  call void @__asan_store2_noabort(i32 %121)
  store i16 2500, ptr %arrayidx75.13.i, align 2
  br label %for.inc.13.i

for.inc.13.i:                                     ; preds = %if.then79.13.i, %for.inc.12.i.for.inc.13.i_crit_edge
  %arrayidx75.14.i = getelementptr i8, ptr %.pn.i, i32 552
  %122 = ptrtoint ptr %arrayidx75.14.i to i32
  call void @__asan_load2_noabort(i32 %122)
  %123 = load i16, ptr %arrayidx75.14.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %123)
  %cmp77.14.i = icmp ugt i16 %123, 2500
  br i1 %cmp77.14.i, label %if.then79.14.i, label %for.inc.13.i.for.inc.14.i_crit_edge

for.inc.13.i.for.inc.14.i_crit_edge:              ; preds = %for.inc.13.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc.14.i

if.then79.14.i:                                   ; preds = %for.inc.13.i
  call void @__sanitizer_cov_trace_pc() #15
  %124 = ptrtoint ptr %arrayidx75.14.i to i32
  call void @__asan_store2_noabort(i32 %124)
  store i16 2500, ptr %arrayidx75.14.i, align 2
  br label %for.inc.14.i

for.inc.14.i:                                     ; preds = %if.then79.14.i, %for.inc.13.i.for.inc.14.i_crit_edge
  %arrayidx75.15.i = getelementptr i8, ptr %.pn.i, i32 554
  %125 = ptrtoint ptr %arrayidx75.15.i to i32
  call void @__asan_load2_noabort(i32 %125)
  %126 = load i16, ptr %arrayidx75.15.i, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 2500, i16 %126)
  %cmp77.15.i = icmp ugt i16 %126, 2500
  br i1 %cmp77.15.i, label %if.then79.15.i, label %for.inc.14.i.cleanup_crit_edge

for.inc.14.i.cleanup_crit_edge:                   ; preds = %for.inc.14.i
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then79.15.i:                                   ; preds = %for.inc.14.i
  call void @__sanitizer_cov_trace_pc() #15
  %127 = ptrtoint ptr %arrayidx75.15.i to i32
  call void @__asan_store2_noabort(i32 %127)
  store i16 2500, ptr %arrayidx75.15.i, align 2
  br label %cleanup

cleanup:                                          ; preds = %if.then79.15.i, %for.inc.14.i.cleanup_crit_edge, %land.lhs.true66.i.cleanup_crit_edge, %land.lhs.true55.i.cleanup_crit_edge, %land.lhs.true49.i.cleanup_crit_edge, %do.end43.i.cleanup_crit_edge, %sienna_cichlid_append_powerplay_table.exit, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %entry.cleanup_crit_edge ], [ %call.i, %sienna_cichlid_append_powerplay_table.exit ], [ 0, %do.end43.i.cleanup_crit_edge ], [ 0, %land.lhs.true49.i.cleanup_crit_edge ], [ 0, %land.lhs.true55.i.cleanup_crit_edge ], [ 0, %land.lhs.true66.i.cleanup_crit_edge ], [ 0, %for.inc.14.i.cleanup_crit_edge ], [ 0, %if.then79.15.i ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_vbios_bootup_values(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_check_fw_version(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_write_pptable(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_driver_table_location(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_tool_table_location(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_notify_memory_pool_location(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_system_features_control(ptr noundef %smu, i1 noundef zeroext %en) #0 align 64 {
entry:
  %smu_version.i = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  br i1 %en, label %if.then, label %entry.if.end3_crit_edge

entry.if.end3_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end3

if.then:                                          ; preds = %entry
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version.i) #13
  %0 = ptrtoint ptr %smu_version.i to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %smu_version.i, align 4, !annotation !2399
  %call.i = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call.i)
  %tobool.not.i = icmp eq i32 %call.i, 0
  br i1 %tobool.not.i, label %if.end.i, label %sienna_cichlid_notify_2nd_usb20_port.exit.thread11

sienna_cichlid_notify_2nd_usb20_port.exit.thread11: ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version.i) #13
  br label %cleanup

if.end.i:                                         ; preds = %if.then
  %1 = ptrtoint ptr %smu_version.i to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %smu_version.i, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3812608, i32 %2)
  %cmp.i = icmp ult i32 %2, 3812608
  br i1 %cmp.i, label %sienna_cichlid_notify_2nd_usb20_port.exit.thread, label %sienna_cichlid_notify_2nd_usb20_port.exit

sienna_cichlid_notify_2nd_usb20_port.exit.thread: ; preds = %if.end.i
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version.i) #13
  br label %if.end3

sienna_cichlid_notify_2nd_usb20_port.exit:        ; preds = %if.end.i
  %firmware_caps.i = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 8, i32 18
  %3 = ptrtoint ptr %firmware_caps.i to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %firmware_caps.i, align 8
  %and.i = lshr i32 %4, 15
  %and.lobit.i = and i32 %and.i, 1
  %call4.i = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 191, i32 noundef %and.lobit.i, ptr noundef null) #13
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version.i) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call4.i)
  %tobool1.not = icmp eq i32 %call4.i, 0
  br i1 %tobool1.not, label %sienna_cichlid_notify_2nd_usb20_port.exit.if.end3_crit_edge, label %sienna_cichlid_notify_2nd_usb20_port.exit.cleanup_crit_edge

sienna_cichlid_notify_2nd_usb20_port.exit.cleanup_crit_edge: ; preds = %sienna_cichlid_notify_2nd_usb20_port.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

sienna_cichlid_notify_2nd_usb20_port.exit.if.end3_crit_edge: ; preds = %sienna_cichlid_notify_2nd_usb20_port.exit
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end3

if.end3:                                          ; preds = %sienna_cichlid_notify_2nd_usb20_port.exit.if.end3_crit_edge, %sienna_cichlid_notify_2nd_usb20_port.exit.thread, %entry.if.end3_crit_edge
  %call5 = call i32 @smu_v11_0_system_features_control(ptr noundef %smu, i1 noundef zeroext %en) #13
  br label %cleanup

cleanup:                                          ; preds = %if.end3, %sienna_cichlid_notify_2nd_usb20_port.exit.cleanup_crit_edge, %sienna_cichlid_notify_2nd_usb20_port.exit.thread11
  %retval.0 = phi i32 [ %call5, %if.end3 ], [ %call4.i, %sienna_cichlid_notify_2nd_usb20_port.exit.cleanup_crit_edge ], [ %call.i, %sienna_cichlid_notify_2nd_usb20_port.exit.thread11 ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_send_smc_msg_with_param(ptr noundef, i32 noundef, i32 noundef, ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_send_smc_msg(ptr noundef, i32 noundef, ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_allowed_mask(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_get_enabled_mask(ptr noundef, ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_feature_is_enabled(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_disable_all_features_with_exception(ptr noundef, i1 noundef zeroext, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_power_limit(ptr noundef, i32 noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_init_max_sustainable_clocks(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_enable_thermal_alert(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_disable_thermal_alert(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_display_clock_voltage_request(ptr noundef, ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_fan_control_mode(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_fan_control_mode(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_fan_speed_pwm(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_fan_speed_rpm(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_xgmi_pstate(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_gfx_off_control(ptr noundef, i1 noundef zeroext) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_register_irq_handler(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_azalia_d3_pme(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_max_sustainable_clocks_by_dc(ptr noundef, ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @smu_v11_0_baco_is_support(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_baco_get_state(ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_baco_set_state(ptr noundef, i32 noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_baco_enter(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %in_runpm = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 156
  %2 = ptrtoint ptr %in_runpm to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %in_runpm, align 1, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.if.else_crit_edge, label %land.lhs.true

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %call = tail call zeroext i1 @smu_cmn_is_audio_func_enabled(ptr noundef %1) #13
  br i1 %call, label %if.then, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %call2 = tail call i32 @smu_v11_0_baco_set_armd3_sequence(ptr noundef %smu, i32 noundef 0) #13
  br label %cleanup

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  %call3 = tail call i32 @smu_v11_0_baco_enter(ptr noundef %smu) #13
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.then
  %retval.0 = phi i32 [ %call2, %if.then ], [ %call3, %if.else ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_baco_exit(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  %in_runpm = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 156
  %2 = ptrtoint ptr %in_runpm to i32
  call void @__asan_load1_noabort(i32 %2)
  %3 = load i8, ptr %in_runpm, align 1, !range !2398
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %3)
  %tobool.not = icmp eq i8 %3, 0
  br i1 %tobool.not, label %entry.if.else_crit_edge, label %land.lhs.true

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %call = tail call zeroext i1 @smu_cmn_is_audio_func_enabled(ptr noundef %1) #13
  br i1 %call, label %if.then, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

if.then:                                          ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  tail call void @msleep(i32 noundef 10) #13
  %call2 = tail call i32 @smu_v11_0_baco_set_armd3_sequence(ptr noundef %smu, i32 noundef 3) #13
  br label %cleanup

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  %call3 = tail call i32 @smu_v11_0_baco_exit(ptr noundef %smu) #13
  br label %cleanup

cleanup:                                          ; preds = %if.else, %if.then
  %retval.0 = phi i32 [ %call2, %if.then ], [ %call3, %if.else ]
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal zeroext i1 @sienna_cichlid_is_mode1_reset_supported(ptr noundef %smu) #0 align 64 {
entry:
  %smu_version = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version) #13
  %2 = ptrtoint ptr %smu_version to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %smu_version, align 4, !annotation !2399
  %call = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version) #13
  %virt = getelementptr inbounds %struct.amdgpu_device, ptr %1, i32 0, i32 132
  %3 = ptrtoint ptr %virt to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load i32, ptr %virt, align 8
  %and = and i32 %4, 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %and)
  %tobool.not = icmp eq i32 %and, 0
  br i1 %tobool.not, label %lor.lhs.false, label %entry.cleanup_crit_edge

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

lor.lhs.false:                                    ; preds = %entry
  %5 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3807744, i32 %6)
  %cmp = icmp ult i32 %6, 3807744
  br i1 %cmp, label %lor.lhs.false.cleanup_crit_edge, label %cond.false

lor.lhs.false.cleanup_crit_edge:                  ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

cond.false:                                       ; preds = %lor.lhs.false
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx20 = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 130, i32 14
  %7 = ptrtoint ptr %arrayidx20 to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load ptr, ptr %arrayidx20, align 8
  %9 = ptrtoint ptr %8 to i32
  call void @__asan_load4_noabort(i32 %9)
  %10 = load i32, ptr %8, align 4
  %add23 = add i32 %10, 145
  %call24 = call i32 @amdgpu_device_rreg(ptr noundef %1, i32 noundef %add23, i32 noundef 0) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call24)
  %cmp25 = icmp ne i32 %call24, 0
  br label %cleanup

cleanup:                                          ; preds = %cond.false, %lor.lhs.false.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i1 [ %cmp25, %cond.false ], [ false, %lor.lhs.false.cleanup_crit_edge ], [ false, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version) #13
  ret i1 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_mode1_reset(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_dpm_ultimate_freq(ptr noundef %smu, i32 noundef %clk_type, ptr noundef %min, ptr noundef %max) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %clk_type)
  %cmp = icmp eq i32 %clk_type, 0
  br i1 %cmp, label %if.then3, label %if.end

if.end:                                           ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @smu_v11_0_get_dpm_ultimate_freq(ptr noundef %smu, i32 noundef %clk_type, ptr noundef %min, ptr noundef %max) #13
  br label %if.end4

if.then3:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  tail call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext false) #13
  %call9 = tail call i32 @smu_v11_0_get_dpm_ultimate_freq(ptr noundef %smu, i32 noundef 0, ptr noundef %min, ptr noundef %max) #13
  tail call void @amdgpu_gfx_off_ctrl(ptr noundef %1, i1 noundef zeroext true) #13
  br label %if.end4

if.end4:                                          ; preds = %if.then3, %if.end
  %call10 = phi i32 [ %call9, %if.then3 ], [ %call, %if.end ]
  ret i32 %call10
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_soft_freq_limited_range(ptr noundef, i32 noundef, i32 noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_power_source(ptr noundef, i32 noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_get_pp_feature_mask(ptr noundef, ptr noundef) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_set_pp_feature_mask(ptr noundef, i64 noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_get_gpu_metrics(ptr noundef %smu, ptr nocapture noundef writeonly %table) #0 align 64 {
entry:
  %metrics_external = alloca %struct.SmuMetricsExternal_t, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %gpu_metrics_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 20
  %0 = ptrtoint ptr %gpu_metrics_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %gpu_metrics_table, align 4
  call void @llvm.lifetime.start.p0(i64 192, ptr nonnull %metrics_external) #13
  %2 = call ptr @memset(ptr %metrics_external, i32 255, i32 192)
  %3 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %smu, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %4, i32 0, i32 172, i32 15
  %5 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %6)
  %cmp = icmp eq i32 %6, 720903
  br i1 %cmp, label %land.rhs, label %entry.land.end_crit_edge

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %smc_fw_version = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %7 = ptrtoint ptr %smc_fw_version to i32
  call void @__asan_load4_noabort(i32 %7)
  %8 = load i32, ptr %smc_fw_version, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3818239, i32 %8)
  %cmp4 = icmp ugt i32 %8, 3818239
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %9 = phi i1 [ false, %entry.land.end_crit_edge ], [ %cmp4, %land.rhs ]
  %metrics_lock = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock, i32 noundef 0) #13
  %call = call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef nonnull %metrics_external, i1 noundef zeroext true) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool5.not = icmp eq i32 %call, 0
  br i1 %tobool5.not, label %if.end, label %if.then

if.then:                                          ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #15
  call void @mutex_unlock(ptr noundef %metrics_lock) #13
  br label %cleanup

if.end:                                           ; preds = %land.end
  call void @smu_cmn_init_soft_gpu_metrics(ptr noundef %1, i8 noundef zeroext 1, i8 noundef zeroext 3) #13
  br i1 %9, label %cond.true, label %cond.false

cond.true:                                        ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureEdge = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 14
  %10 = ptrtoint ptr %TemperatureEdge to i32
  call void @__asan_load2_noabort(i32 %10)
  %11 = load i16, ptr %TemperatureEdge, align 2
  %temperature_edge.c509 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 1
  %12 = ptrtoint ptr %temperature_edge.c509 to i32
  call void @__asan_store2_noabort(i32 %12)
  store i16 %11, ptr %temperature_edge.c509, align 4
  %TemperatureHotspot = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 15
  %13 = ptrtoint ptr %TemperatureHotspot to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %TemperatureHotspot, align 4
  %temperature_hotspot.c510 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 2
  %15 = ptrtoint ptr %temperature_hotspot.c510 to i32
  call void @__asan_store2_noabort(i32 %15)
  store i16 %14, ptr %temperature_hotspot.c510, align 2
  %TemperatureMem = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 16
  %16 = ptrtoint ptr %TemperatureMem to i32
  call void @__asan_load2_noabort(i32 %16)
  %17 = load i16, ptr %TemperatureMem, align 2
  %temperature_mem.c511 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 3
  %18 = ptrtoint ptr %temperature_mem.c511 to i32
  call void @__asan_store2_noabort(i32 %18)
  store i16 %17, ptr %temperature_mem.c511, align 8
  %TemperatureVrGfx = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 17
  %19 = ptrtoint ptr %TemperatureVrGfx to i32
  call void @__asan_load2_noabort(i32 %19)
  %20 = load i16, ptr %TemperatureVrGfx, align 4
  %temperature_vrgfx.c512 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 4
  %21 = ptrtoint ptr %temperature_vrgfx.c512 to i32
  call void @__asan_store2_noabort(i32 %21)
  store i16 %20, ptr %temperature_vrgfx.c512, align 2
  %TemperatureVrSoc = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 20
  %22 = ptrtoint ptr %TemperatureVrSoc to i32
  call void @__asan_load2_noabort(i32 %22)
  %23 = load i16, ptr %TemperatureVrSoc, align 2
  %temperature_vrsoc.c513 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 5
  %24 = ptrtoint ptr %temperature_vrsoc.c513 to i32
  call void @__asan_store2_noabort(i32 %24)
  store i16 %23, ptr %temperature_vrsoc.c513, align 4
  %TemperatureVrMem0 = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 18
  %25 = ptrtoint ptr %TemperatureVrMem0 to i32
  call void @__asan_load2_noabort(i32 %25)
  %26 = load i16, ptr %TemperatureVrMem0, align 2
  %temperature_vrmem.c514 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 6
  %27 = ptrtoint ptr %temperature_vrmem.c514 to i32
  call void @__asan_store2_noabort(i32 %27)
  store i16 %26, ptr %temperature_vrmem.c514, align 2
  %AverageGfxActivity = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 7
  %28 = ptrtoint ptr %AverageGfxActivity to i32
  call void @__asan_load2_noabort(i32 %28)
  %29 = load i16, ptr %AverageGfxActivity, align 4
  %average_gfx_activity72.c515 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 7
  %30 = ptrtoint ptr %average_gfx_activity72.c515 to i32
  call void @__asan_store2_noabort(i32 %30)
  store i16 %29, ptr %average_gfx_activity72.c515, align 8
  %AverageUclkActivity = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 8
  %31 = ptrtoint ptr %AverageUclkActivity to i32
  call void @__asan_load2_noabort(i32 %31)
  %32 = load i16, ptr %AverageUclkActivity, align 2
  %average_umc_activity.c516 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 8
  %33 = ptrtoint ptr %average_umc_activity.c516 to i32
  call void @__asan_store2_noabort(i32 %33)
  store i16 %32, ptr %average_umc_activity.c516, align 2
  %VcnActivityPercentage = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 38
  %34 = ptrtoint ptr %VcnActivityPercentage to i32
  call void @__asan_load2_noabort(i32 %34)
  %35 = load i16, ptr %VcnActivityPercentage, align 4
  %average_mm_activity = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 9
  %36 = ptrtoint ptr %average_mm_activity to i32
  call void @__asan_store2_noabort(i32 %36)
  store i16 %35, ptr %average_mm_activity, align 4
  %AverageSocketPower = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 13
  %37 = ptrtoint ptr %AverageSocketPower to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %AverageSocketPower, align 4
  %average_socket_power.c517 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 10
  %39 = ptrtoint ptr %average_socket_power.c517 to i32
  call void @__asan_store2_noabort(i32 %39)
  store i16 %38, ptr %average_socket_power.c517, align 2
  %EnergyAccumulator = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 33
  br label %cond.end108

cond.false:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureEdge8 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 14
  %40 = ptrtoint ptr %TemperatureEdge8 to i32
  call void @__asan_load2_noabort(i32 %40)
  %41 = load i16, ptr %TemperatureEdge8, align 2
  %temperature_edge.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 1
  %42 = ptrtoint ptr %temperature_edge.c to i32
  call void @__asan_store2_noabort(i32 %42)
  store i16 %41, ptr %temperature_edge.c, align 4
  %TemperatureHotspot17 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 15
  %43 = ptrtoint ptr %TemperatureHotspot17 to i32
  call void @__asan_load2_noabort(i32 %43)
  %44 = load i16, ptr %TemperatureHotspot17, align 4
  %temperature_hotspot.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 2
  %45 = ptrtoint ptr %temperature_hotspot.c to i32
  call void @__asan_store2_noabort(i32 %45)
  store i16 %44, ptr %temperature_hotspot.c, align 2
  %TemperatureMem27 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 16
  %46 = ptrtoint ptr %TemperatureMem27 to i32
  call void @__asan_load2_noabort(i32 %46)
  %47 = load i16, ptr %TemperatureMem27, align 2
  %temperature_mem.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 3
  %48 = ptrtoint ptr %temperature_mem.c to i32
  call void @__asan_store2_noabort(i32 %48)
  store i16 %47, ptr %temperature_mem.c, align 8
  %TemperatureVrGfx37 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 17
  %49 = ptrtoint ptr %TemperatureVrGfx37 to i32
  call void @__asan_load2_noabort(i32 %49)
  %50 = load i16, ptr %TemperatureVrGfx37, align 4
  %temperature_vrgfx.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 4
  %51 = ptrtoint ptr %temperature_vrgfx.c to i32
  call void @__asan_store2_noabort(i32 %51)
  store i16 %50, ptr %temperature_vrgfx.c, align 2
  %TemperatureVrSoc47 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 20
  %52 = ptrtoint ptr %TemperatureVrSoc47 to i32
  call void @__asan_load2_noabort(i32 %52)
  %53 = load i16, ptr %TemperatureVrSoc47, align 2
  %temperature_vrsoc.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 5
  %54 = ptrtoint ptr %temperature_vrsoc.c to i32
  call void @__asan_store2_noabort(i32 %54)
  store i16 %53, ptr %temperature_vrsoc.c, align 4
  %TemperatureVrMem057 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 18
  %55 = ptrtoint ptr %TemperatureVrMem057 to i32
  call void @__asan_load2_noabort(i32 %55)
  %56 = load i16, ptr %TemperatureVrMem057, align 2
  %temperature_vrmem.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 6
  %57 = ptrtoint ptr %temperature_vrmem.c to i32
  call void @__asan_store2_noabort(i32 %57)
  store i16 %56, ptr %temperature_vrmem.c, align 2
  %AverageGfxActivity67 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 7
  %58 = ptrtoint ptr %AverageGfxActivity67 to i32
  call void @__asan_load2_noabort(i32 %58)
  %59 = load i16, ptr %AverageGfxActivity67, align 4
  %average_gfx_activity72.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 7
  %60 = ptrtoint ptr %average_gfx_activity72.c to i32
  call void @__asan_store2_noabort(i32 %60)
  store i16 %59, ptr %average_gfx_activity72.c, align 8
  %AverageUclkActivity78 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 8
  %61 = ptrtoint ptr %AverageUclkActivity78 to i32
  call void @__asan_load2_noabort(i32 %61)
  %62 = load i16, ptr %AverageUclkActivity78, align 2
  %average_umc_activity.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 8
  %63 = ptrtoint ptr %average_umc_activity.c to i32
  call void @__asan_store2_noabort(i32 %63)
  store i16 %62, ptr %average_umc_activity.c, align 2
  %VcnActivityPercentage88 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 37
  %64 = ptrtoint ptr %VcnActivityPercentage88 to i32
  call void @__asan_load2_noabort(i32 %64)
  %65 = load i16, ptr %VcnActivityPercentage88, align 4
  %average_mm_activity.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 9
  %66 = ptrtoint ptr %average_mm_activity.c to i32
  call void @__asan_store2_noabort(i32 %66)
  store i16 %65, ptr %average_mm_activity.c, align 4
  %AverageSocketPower98 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 13
  %67 = ptrtoint ptr %AverageSocketPower98 to i32
  call void @__asan_load2_noabort(i32 %67)
  %68 = load i16, ptr %AverageSocketPower98, align 4
  %average_socket_power.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 10
  %69 = ptrtoint ptr %average_socket_power.c to i32
  call void @__asan_store2_noabort(i32 %69)
  store i16 %68, ptr %average_socket_power.c, align 2
  %EnergyAccumulator107 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 32
  br label %cond.end108

cond.end108:                                      ; preds = %cond.false, %cond.true
  %EnergyAccumulator107.sink = phi ptr [ %EnergyAccumulator107, %cond.false ], [ %EnergyAccumulator, %cond.true ]
  %70 = ptrtoint ptr %EnergyAccumulator107.sink to i32
  call void @__asan_load4_noabort(i32 %70)
  %71 = load i32, ptr %EnergyAccumulator107.sink, align 4
  %conv110 = zext i32 %71 to i64
  %energy_accumulator = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 11
  %72 = ptrtoint ptr %energy_accumulator to i32
  call void @__asan_store8_noabort(i32 %72)
  store i64 %conv110, ptr %energy_accumulator, align 8
  %CurrGfxVoltageOffset = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 10
  %73 = ptrtoint ptr %CurrGfxVoltageOffset to i32
  call void @__asan_load1_noabort(i32 %73)
  %74 = load i8, ptr %CurrGfxVoltageOffset, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %74)
  %tobool111.not = icmp eq i8 %74, 0
  br i1 %tobool111.not, label %cond.end108.if.end116_crit_edge, label %if.then112

cond.end108.if.end116_crit_edge:                  ; preds = %cond.end108
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end116

if.then112:                                       ; preds = %cond.end108
  call void @__sanitizer_cov_trace_pc() #15
  %conv114 = zext i8 %74 to i32
  %mul.neg = mul nsw i32 %conv114, -625
  %sub = add nsw i32 %mul.neg, 155000
  %div = sdiv i32 %sub, 100
  %conv115 = trunc i32 %div to i16
  %voltage_gfx = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 37
  %75 = ptrtoint ptr %voltage_gfx to i32
  call void @__asan_store2_noabort(i32 %75)
  store i16 %conv115, ptr %voltage_gfx, align 2
  br label %if.end116

if.end116:                                        ; preds = %if.then112, %cond.end108.if.end116_crit_edge
  %CurrMemVidOffset = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 11
  %76 = ptrtoint ptr %CurrMemVidOffset to i32
  call void @__asan_load1_noabort(i32 %76)
  %77 = load i8, ptr %CurrMemVidOffset, align 2
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %77)
  %tobool117.not = icmp eq i8 %77, 0
  br i1 %tobool117.not, label %if.end116.if.end125_crit_edge, label %if.then118

if.end116.if.end125_crit_edge:                    ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end125

if.then118:                                       ; preds = %if.end116
  call void @__sanitizer_cov_trace_pc() #15
  %conv120 = zext i8 %77 to i32
  %mul121.neg = mul nsw i32 %conv120, -625
  %sub122 = add nsw i32 %mul121.neg, 155000
  %div123 = sdiv i32 %sub122, 100
  %conv124 = trunc i32 %div123 to i16
  %voltage_mem = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 38
  %78 = ptrtoint ptr %voltage_mem to i32
  call void @__asan_store2_noabort(i32 %78)
  store i16 %conv124, ptr %voltage_mem, align 4
  br label %if.end125

if.end125:                                        ; preds = %if.then118, %if.end116.if.end125_crit_edge
  %CurrSocVoltageOffset = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 9
  %79 = ptrtoint ptr %CurrSocVoltageOffset to i32
  call void @__asan_load1_noabort(i32 %79)
  %80 = load i8, ptr %CurrSocVoltageOffset, align 4
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %80)
  %tobool126.not = icmp eq i8 %80, 0
  br i1 %tobool126.not, label %if.end125.if.end134_crit_edge, label %if.then127

if.end125.if.end134_crit_edge:                    ; preds = %if.end125
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end134

if.then127:                                       ; preds = %if.end125
  call void @__sanitizer_cov_trace_pc() #15
  %conv129 = zext i8 %80 to i32
  %mul130.neg = mul nsw i32 %conv129, -625
  %sub131 = add nsw i32 %mul130.neg, 155000
  %div132 = sdiv i32 %sub131, 100
  %conv133 = trunc i32 %div132 to i16
  %voltage_soc = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 36
  %81 = ptrtoint ptr %voltage_soc to i32
  call void @__asan_store2_noabort(i32 %81)
  store i16 %conv133, ptr %voltage_soc, align 8
  br label %if.end134

if.end134:                                        ; preds = %if.then127, %if.end125.if.end134_crit_edge
  br i1 %9, label %cond.end143, label %cond.end143.thread

cond.end143:                                      ; preds = %if.end134
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxActivity138 = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 7
  %82 = ptrtoint ptr %AverageGfxActivity138 to i32
  call void @__asan_load2_noabort(i32 %82)
  %83 = load i16, ptr %AverageGfxActivity138, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 16, i16 %83)
  %cmp147 = icmp ult i16 %83, 16
  %AverageGfxclkFrequencyPostDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 2
  %AverageGfxclkFrequencyPreDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 1
  %84 = ptrtoint ptr %AverageGfxclkFrequencyPostDs to i32
  call void @__asan_load2_noabort(i32 %84)
  %AverageGfxclkFrequencyPostDs.val = load i16, ptr %AverageGfxclkFrequencyPostDs, align 2
  %85 = ptrtoint ptr %AverageGfxclkFrequencyPreDs to i32
  call void @__asan_load2_noabort(i32 %85)
  %AverageGfxclkFrequencyPreDs.val = load i16, ptr %AverageGfxclkFrequencyPreDs, align 4
  %.sink.c550 = select i1 %cmp147, i16 %AverageGfxclkFrequencyPostDs.val, i16 %AverageGfxclkFrequencyPreDs.val
  %average_gfxclk_frequency170.c551 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 13
  %86 = ptrtoint ptr %average_gfxclk_frequency170.c551 to i32
  call void @__asan_store2_noabort(i32 %86)
  store i16 %.sink.c550, ptr %average_gfxclk_frequency170.c551, align 8
  %AverageUclkFrequencyPostDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 6
  %87 = ptrtoint ptr %AverageUclkFrequencyPostDs to i32
  call void @__asan_load2_noabort(i32 %87)
  %88 = load i16, ptr %AverageUclkFrequencyPostDs, align 2
  %average_uclk_frequency.c518 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 15
  %89 = ptrtoint ptr %average_uclk_frequency.c518 to i32
  call void @__asan_store2_noabort(i32 %89)
  store i16 %88, ptr %average_uclk_frequency.c518, align 4
  %AverageVclk0Frequency = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 34
  %90 = ptrtoint ptr %AverageVclk0Frequency to i32
  call void @__asan_load2_noabort(i32 %90)
  %91 = load i16, ptr %AverageVclk0Frequency, align 4
  %average_vclk0_frequency.c519 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 16
  %92 = ptrtoint ptr %average_vclk0_frequency.c519 to i32
  call void @__asan_store2_noabort(i32 %92)
  store i16 %91, ptr %average_vclk0_frequency.c519, align 2
  %AverageDclk0Frequency = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 35
  %93 = ptrtoint ptr %AverageDclk0Frequency to i32
  call void @__asan_load2_noabort(i32 %93)
  %94 = load i16, ptr %AverageDclk0Frequency, align 2
  %average_dclk0_frequency.c520 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 17
  %95 = ptrtoint ptr %average_dclk0_frequency.c520 to i32
  call void @__asan_store2_noabort(i32 %95)
  store i16 %94, ptr %average_dclk0_frequency.c520, align 8
  %AverageVclk1Frequency = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 36
  %96 = ptrtoint ptr %AverageVclk1Frequency to i32
  call void @__asan_load2_noabort(i32 %96)
  %97 = load i16, ptr %AverageVclk1Frequency, align 4
  %average_vclk1_frequency.c521 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 18
  %98 = ptrtoint ptr %average_vclk1_frequency.c521 to i32
  call void @__asan_store2_noabort(i32 %98)
  store i16 %97, ptr %average_vclk1_frequency.c521, align 2
  %AverageDclk1Frequency = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 37
  %99 = ptrtoint ptr %AverageDclk1Frequency to i32
  call void @__asan_load2_noabort(i32 %99)
  %100 = load i16, ptr %AverageDclk1Frequency, align 2
  %average_dclk1_frequency.c540 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 19
  %101 = ptrtoint ptr %average_dclk1_frequency.c540 to i32
  call void @__asan_store2_noabort(i32 %101)
  store i16 %100, ptr %average_dclk1_frequency.c540, align 4
  %102 = ptrtoint ptr %metrics_external to i32
  call void @__asan_load4_noabort(i32 %102)
  %cond230.c541 = load i32, ptr %metrics_external, align 4
  %conv231.c542 = trunc i32 %cond230.c541 to i16
  %current_gfxclk.c543 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 20
  %103 = ptrtoint ptr %current_gfxclk.c543 to i32
  call void @__asan_store2_noabort(i32 %103)
  store i16 %conv231.c542, ptr %current_gfxclk.c543, align 2
  %arrayidx236 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 1
  %104 = ptrtoint ptr %arrayidx236 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load i32, ptr %arrayidx236, align 4
  %conv242.c522 = trunc i32 %105 to i16
  %current_socclk.c523 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 21
  %106 = ptrtoint ptr %current_socclk.c523 to i32
  call void @__asan_store2_noabort(i32 %106)
  store i16 %conv242.c522, ptr %current_socclk.c523, align 8
  %arrayidx247 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 2
  %107 = ptrtoint ptr %arrayidx247 to i32
  call void @__asan_load4_noabort(i32 %107)
  %108 = load i32, ptr %arrayidx247, align 4
  %conv253.c524 = trunc i32 %108 to i16
  %current_uclk.c525 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 22
  %109 = ptrtoint ptr %current_uclk.c525 to i32
  call void @__asan_store2_noabort(i32 %109)
  store i16 %conv253.c524, ptr %current_uclk.c525, align 2
  %arrayidx258 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 5
  %110 = ptrtoint ptr %arrayidx258 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load i32, ptr %arrayidx258, align 4
  %conv264.c526 = trunc i32 %111 to i16
  %current_vclk0.c527 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 23
  %112 = ptrtoint ptr %current_vclk0.c527 to i32
  call void @__asan_store2_noabort(i32 %112)
  store i16 %conv264.c526, ptr %current_vclk0.c527, align 4
  %arrayidx269 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 4
  %113 = ptrtoint ptr %arrayidx269 to i32
  call void @__asan_load4_noabort(i32 %113)
  %114 = load i32, ptr %arrayidx269, align 4
  %conv275.c528 = trunc i32 %114 to i16
  %current_dclk0.c529 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 24
  %115 = ptrtoint ptr %current_dclk0.c529 to i32
  call void @__asan_store2_noabort(i32 %115)
  store i16 %conv275.c528, ptr %current_dclk0.c529, align 2
  %arrayidx280 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 7
  %116 = ptrtoint ptr %arrayidx280 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load i32, ptr %arrayidx280, align 4
  %conv286.c530 = trunc i32 %117 to i16
  %current_vclk1.c531 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 25
  %118 = ptrtoint ptr %current_vclk1.c531 to i32
  call void @__asan_store2_noabort(i32 %118)
  store i16 %conv286.c530, ptr %current_vclk1.c531, align 8
  %arrayidx291 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 6
  %119 = ptrtoint ptr %arrayidx291 to i32
  call void @__asan_load4_noabort(i32 %119)
  %120 = load i32, ptr %arrayidx291, align 4
  %conv297.c532 = trunc i32 %120 to i16
  %current_dclk1.c533 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 26
  %121 = ptrtoint ptr %current_dclk1.c533 to i32
  call void @__asan_store2_noabort(i32 %121)
  store i16 %conv297.c532, ptr %current_dclk1.c533, align 2
  %call298.c534 = call fastcc i32 @sienna_cichlid_get_throttler_status_locked(ptr noundef %smu)
  %throttle_status.c535 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 27
  %122 = ptrtoint ptr %throttle_status.c535 to i32
  call void @__asan_store4_noabort(i32 %122)
  store i32 %call298.c534, ptr %throttle_status.c535, align 4
  %call300.c536 = call i64 @smu_cmn_get_indep_throttler_status(i32 noundef %call298.c534, ptr noundef nonnull @sienna_cichlid_throttler_map) #13
  %indep_throttle_status.c537 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 40
  %123 = ptrtoint ptr %indep_throttle_status.c537 to i32
  call void @__asan_store8_noabort(i32 %123)
  store i64 %call300.c536, ptr %indep_throttle_status.c537, align 8
  %CurrFanSpeed = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 29
  br label %cond.end308

cond.end143.thread:                               ; preds = %if.end134
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxActivity141 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 7
  %124 = ptrtoint ptr %AverageGfxActivity141 to i32
  call void @__asan_load2_noabort(i32 %124)
  %125 = load i16, ptr %AverageGfxActivity141, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 16, i16 %125)
  %cmp147545 = icmp ult i16 %125, 16
  %AverageGfxclkFrequencyPostDs155 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 2
  %AverageGfxclkFrequencyPreDs165 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 1
  %126 = ptrtoint ptr %AverageGfxclkFrequencyPostDs155 to i32
  call void @__asan_load2_noabort(i32 %126)
  %AverageGfxclkFrequencyPostDs155.val = load i16, ptr %AverageGfxclkFrequencyPostDs155, align 2
  %127 = ptrtoint ptr %AverageGfxclkFrequencyPreDs165 to i32
  call void @__asan_load2_noabort(i32 %127)
  %AverageGfxclkFrequencyPreDs165.val = load i16, ptr %AverageGfxclkFrequencyPreDs165, align 4
  %.sink.c553 = select i1 %cmp147545, i16 %AverageGfxclkFrequencyPostDs155.val, i16 %AverageGfxclkFrequencyPreDs165.val
  %average_gfxclk_frequency170.c554 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 13
  %128 = ptrtoint ptr %average_gfxclk_frequency170.c554 to i32
  call void @__asan_store2_noabort(i32 %128)
  store i16 %.sink.c553, ptr %average_gfxclk_frequency170.c554, align 8
  %AverageUclkFrequencyPostDs177 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 6
  %129 = ptrtoint ptr %AverageUclkFrequencyPostDs177 to i32
  call void @__asan_load2_noabort(i32 %129)
  %130 = load i16, ptr %AverageUclkFrequencyPostDs177, align 2
  %average_uclk_frequency.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 15
  %131 = ptrtoint ptr %average_uclk_frequency.c to i32
  call void @__asan_store2_noabort(i32 %131)
  store i16 %130, ptr %average_uclk_frequency.c, align 4
  %AverageVclk0Frequency187 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 33
  %132 = ptrtoint ptr %AverageVclk0Frequency187 to i32
  call void @__asan_load2_noabort(i32 %132)
  %133 = load i16, ptr %AverageVclk0Frequency187, align 4
  %average_vclk0_frequency.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 16
  %134 = ptrtoint ptr %average_vclk0_frequency.c to i32
  call void @__asan_store2_noabort(i32 %134)
  store i16 %133, ptr %average_vclk0_frequency.c, align 2
  %AverageDclk0Frequency197 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 34
  %135 = ptrtoint ptr %AverageDclk0Frequency197 to i32
  call void @__asan_load2_noabort(i32 %135)
  %136 = load i16, ptr %AverageDclk0Frequency197, align 2
  %average_dclk0_frequency.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 17
  %137 = ptrtoint ptr %average_dclk0_frequency.c to i32
  call void @__asan_store2_noabort(i32 %137)
  store i16 %136, ptr %average_dclk0_frequency.c, align 8
  %AverageVclk1Frequency207 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 35
  %138 = ptrtoint ptr %AverageVclk1Frequency207 to i32
  call void @__asan_load2_noabort(i32 %138)
  %139 = load i16, ptr %AverageVclk1Frequency207, align 4
  %average_vclk1_frequency.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 18
  %140 = ptrtoint ptr %average_vclk1_frequency.c to i32
  call void @__asan_store2_noabort(i32 %140)
  store i16 %139, ptr %average_vclk1_frequency.c, align 2
  %AverageDclk1Frequency217 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 36
  %141 = ptrtoint ptr %AverageDclk1Frequency217 to i32
  call void @__asan_load2_noabort(i32 %141)
  %142 = load i16, ptr %AverageDclk1Frequency217, align 2
  %average_dclk1_frequency.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 19
  %143 = ptrtoint ptr %average_dclk1_frequency.c to i32
  call void @__asan_store2_noabort(i32 %143)
  store i16 %142, ptr %average_dclk1_frequency.c, align 4
  %144 = ptrtoint ptr %metrics_external to i32
  call void @__asan_load4_noabort(i32 %144)
  %cond230.c = load i32, ptr %metrics_external, align 4
  %conv231.c = trunc i32 %cond230.c to i16
  %current_gfxclk.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 20
  %145 = ptrtoint ptr %current_gfxclk.c to i32
  call void @__asan_store2_noabort(i32 %145)
  store i16 %conv231.c, ptr %current_gfxclk.c, align 2
  %arrayidx239 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 1
  %146 = ptrtoint ptr %arrayidx239 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load i32, ptr %arrayidx239, align 4
  %conv242.c = trunc i32 %147 to i16
  %current_socclk.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 21
  %148 = ptrtoint ptr %current_socclk.c to i32
  call void @__asan_store2_noabort(i32 %148)
  store i16 %conv242.c, ptr %current_socclk.c, align 8
  %arrayidx250 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 2
  %149 = ptrtoint ptr %arrayidx250 to i32
  call void @__asan_load4_noabort(i32 %149)
  %150 = load i32, ptr %arrayidx250, align 4
  %conv253.c = trunc i32 %150 to i16
  %current_uclk.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 22
  %151 = ptrtoint ptr %current_uclk.c to i32
  call void @__asan_store2_noabort(i32 %151)
  store i16 %conv253.c, ptr %current_uclk.c, align 2
  %arrayidx261 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 5
  %152 = ptrtoint ptr %arrayidx261 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load i32, ptr %arrayidx261, align 4
  %conv264.c = trunc i32 %153 to i16
  %current_vclk0.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 23
  %154 = ptrtoint ptr %current_vclk0.c to i32
  call void @__asan_store2_noabort(i32 %154)
  store i16 %conv264.c, ptr %current_vclk0.c, align 4
  %arrayidx272 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 4
  %155 = ptrtoint ptr %arrayidx272 to i32
  call void @__asan_load4_noabort(i32 %155)
  %156 = load i32, ptr %arrayidx272, align 4
  %conv275.c = trunc i32 %156 to i16
  %current_dclk0.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 24
  %157 = ptrtoint ptr %current_dclk0.c to i32
  call void @__asan_store2_noabort(i32 %157)
  store i16 %conv275.c, ptr %current_dclk0.c, align 2
  %arrayidx283 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 7
  %158 = ptrtoint ptr %arrayidx283 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load i32, ptr %arrayidx283, align 4
  %conv286.c = trunc i32 %159 to i16
  %current_vclk1.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 25
  %160 = ptrtoint ptr %current_vclk1.c to i32
  call void @__asan_store2_noabort(i32 %160)
  store i16 %conv286.c, ptr %current_vclk1.c, align 8
  %arrayidx294 = getelementptr inbounds [13 x i32], ptr %metrics_external, i32 0, i32 6
  %161 = ptrtoint ptr %arrayidx294 to i32
  call void @__asan_load4_noabort(i32 %161)
  %162 = load i32, ptr %arrayidx294, align 4
  %conv297.c = trunc i32 %162 to i16
  %current_dclk1.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 26
  %163 = ptrtoint ptr %current_dclk1.c to i32
  call void @__asan_store2_noabort(i32 %163)
  store i16 %conv297.c, ptr %current_dclk1.c, align 2
  %call298.c = call fastcc i32 @sienna_cichlid_get_throttler_status_locked(ptr noundef %smu)
  %throttle_status.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 27
  %164 = ptrtoint ptr %throttle_status.c to i32
  call void @__asan_store4_noabort(i32 %164)
  store i32 %call298.c, ptr %throttle_status.c, align 4
  %call300.c = call i64 @smu_cmn_get_indep_throttler_status(i32 noundef %call298.c, ptr noundef nonnull @sienna_cichlid_throttler_map) #13
  %indep_throttle_status.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 40
  %165 = ptrtoint ptr %indep_throttle_status.c to i32
  call void @__asan_store8_noabort(i32 %165)
  store i64 %call300.c, ptr %indep_throttle_status.c, align 8
  %CurrFanSpeed306 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 28
  br label %cond.end308

cond.end308:                                      ; preds = %cond.end143.thread, %cond.end143
  %CurrFanSpeed306.sink = phi ptr [ %CurrFanSpeed306, %cond.end143.thread ], [ %CurrFanSpeed, %cond.end143 ]
  %166 = ptrtoint ptr %CurrFanSpeed306.sink to i32
  call void @__asan_load2_noabort(i32 %166)
  %167 = load i16, ptr %CurrFanSpeed306.sink, align 2
  %current_fan_speed = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 28
  %168 = ptrtoint ptr %current_fan_speed to i32
  call void @__asan_store2_noabort(i32 %168)
  store i16 %167, ptr %current_fan_speed, align 8
  %169 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %169)
  %170 = load i32, ptr %arrayidx, align 4
  %171 = zext i32 %170 to i64
  call void @__sanitizer_cov_trace_switch(i64 %171, ptr @__sancov_gen_cov_switch_values.1663)
  switch i32 %170, label %cond.end308.if.else349_crit_edge [
    i32 720903, label %land.lhs.true
    i32 720907, label %land.lhs.true324
  ]

cond.end308.if.else349_crit_edge:                 ; preds = %cond.end308
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else349

land.lhs.true:                                    ; preds = %cond.end308
  %smc_fw_version316 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %172 = ptrtoint ptr %smc_fw_version316 to i32
  call void @__asan_load4_noabort(i32 %172)
  %173 = load i32, ptr %smc_fw_version316, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3808768, i32 %173)
  %cmp317 = icmp ugt i32 %173, 3808768
  br i1 %cmp317, label %land.lhs.true.if.then328_crit_edge, label %land.lhs.true.if.else349_crit_edge

land.lhs.true.if.else349_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else349

land.lhs.true.if.then328_crit_edge:               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then328

land.lhs.true324:                                 ; preds = %cond.end308
  %smc_fw_version325 = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %174 = ptrtoint ptr %smc_fw_version325 to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load i32, ptr %smc_fw_version325, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 4260864, i32 %175)
  %cmp326 = icmp ugt i32 %175, 4260864
  br i1 %cmp326, label %land.lhs.true324.if.then328_crit_edge, label %land.lhs.true324.if.else349_crit_edge

land.lhs.true324.if.else349_crit_edge:            ; preds = %land.lhs.true324
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else349

land.lhs.true324.if.then328_crit_edge:            ; preds = %land.lhs.true324
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.then328

if.then328:                                       ; preds = %land.lhs.true324.if.then328_crit_edge, %land.lhs.true.if.then328_crit_edge
  br i1 %9, label %cond.true331, label %cond.false333

cond.true331:                                     ; preds = %if.then328
  call void @__sanitizer_cov_trace_pc() #15
  %PcieWidth = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 40
  %176 = ptrtoint ptr %PcieWidth to i32
  call void @__asan_load1_noabort(i32 %176)
  %177 = load i8, ptr %PcieWidth, align 1
  %conv338.c538 = zext i8 %177 to i16
  %pcie_link_width.c539 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 29
  %178 = ptrtoint ptr %pcie_link_width.c539 to i32
  call void @__asan_store2_noabort(i32 %178)
  store i16 %conv338.c538, ptr %pcie_link_width.c539, align 2
  %PcieRate = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %metrics_external, i32 0, i32 39
  br label %cond.end346

cond.false333:                                    ; preds = %if.then328
  call void @__sanitizer_cov_trace_pc() #15
  %PcieWidth334 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 39
  %179 = ptrtoint ptr %PcieWidth334 to i32
  call void @__asan_load1_noabort(i32 %179)
  %180 = load i8, ptr %PcieWidth334, align 1
  %conv338.c = zext i8 %180 to i16
  %pcie_link_width.c = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 29
  %181 = ptrtoint ptr %pcie_link_width.c to i32
  call void @__asan_store2_noabort(i32 %181)
  store i16 %conv338.c, ptr %pcie_link_width.c, align 2
  %PcieRate344 = getelementptr inbounds %struct.SmuMetrics_t, ptr %metrics_external, i32 0, i32 38
  br label %cond.end346

cond.end346:                                      ; preds = %cond.false333, %cond.true331
  %PcieRate344.sink = phi ptr [ %PcieRate344, %cond.false333 ], [ %PcieRate, %cond.true331 ]
  %182 = ptrtoint ptr %PcieRate344.sink to i32
  call void @__asan_load1_noabort(i32 %182)
  %183 = load i8, ptr %PcieRate344.sink, align 2
  %cond347 = zext i8 %183 to i32
  %arrayidx348 = getelementptr [4 x i16], ptr @link_speed, i32 0, i32 %cond347
  %184 = ptrtoint ptr %arrayidx348 to i32
  call void @__asan_load2_noabort(i32 %184)
  %185 = load i16, ptr %arrayidx348, align 2
  br label %if.end354

if.else349:                                       ; preds = %land.lhs.true324.if.else349_crit_edge, %land.lhs.true.if.else349_crit_edge, %cond.end308.if.else349_crit_edge
  %call350 = call zeroext i16 @smu_v11_0_get_current_pcie_link_width(ptr noundef %smu) #13
  %pcie_link_width351 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 29
  %186 = ptrtoint ptr %pcie_link_width351 to i32
  call void @__asan_store2_noabort(i32 %186)
  store i16 %call350, ptr %pcie_link_width351, align 2
  %call352 = call zeroext i16 @smu_v11_0_get_current_pcie_link_speed(ptr noundef %smu) #13
  br label %if.end354

if.end354:                                        ; preds = %if.else349, %cond.end346
  %call352.sink = phi i16 [ %call352, %if.else349 ], [ %185, %cond.end346 ]
  %pcie_link_speed353 = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 30
  %187 = ptrtoint ptr %pcie_link_speed353 to i32
  call void @__asan_store2_noabort(i32 %187)
  store i16 %call352.sink, ptr %pcie_link_speed353, align 4
  call void @mutex_unlock(ptr noundef %metrics_lock) #13
  %call.i.i = call i64 @ktime_get_with_offset(i32 noundef 1) #13
  %system_clock_counter = getelementptr inbounds %struct.gpu_metrics_v1_3, ptr %1, i32 0, i32 12
  %188 = ptrtoint ptr %system_clock_counter to i32
  call void @__asan_store8_noabort(i32 %188)
  store i64 %call.i.i, ptr %system_clock_counter, align 8
  %189 = ptrtoint ptr %table to i32
  call void @__asan_store4_noabort(i32 %189)
  store ptr %1, ptr %table, align 4
  br label %cleanup

cleanup:                                          ; preds = %if.end354, %if.then
  %retval.0 = phi i32 [ %call, %if.then ], [ 120, %if.end354 ]
  call void @llvm.lifetime.end.p0(i64 192, ptr nonnull %metrics_external) #13
  ret i32 %retval.0
}

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_enable_mgpu_fan_boost(ptr noundef %smu) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %0 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %0)
  %.pn = load ptr, ptr %.pn.in, align 4
  %mgpu_fan_boost_limit_rpm.0 = getelementptr i8, ptr %.pn, i32 1020
  %1 = ptrtoint ptr %mgpu_fan_boost_limit_rpm.0 to i32
  call void @__asan_load2_noabort(i32 %1)
  %2 = load i16, ptr %mgpu_fan_boost_limit_rpm.0, align 2
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %2)
  %cmp5 = icmp eq i16 %2, 0
  br i1 %cmp5, label %entry.cleanup_crit_edge, label %if.end8

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end8:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %call = tail call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 83, i32 noundef 0, ptr noundef null) #13
  br label %cleanup

cleanup:                                          ; preds = %if.end8, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call, %if.end8 ], [ 0, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_gfx_ulv_control(ptr noundef, i1 noundef zeroext) #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_deep_sleep_control(ptr noundef, i1 noundef zeroext) #4

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_get_fan_parameters(ptr nocapture noundef %smu) #6 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %.pn.in = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %0 = ptrtoint ptr %.pn.in to i32
  call void @__asan_load4_noabort(i32 %0)
  %.pn = load ptr, ptr %.pn.in, align 4
  %table_member.0 = getelementptr i8, ptr %.pn, i32 1018
  %1 = ptrtoint ptr %table_member.0 to i32
  call void @__asan_load2_noabort(i32 %1)
  %2 = load i16, ptr %table_member.0, align 2
  %conv = zext i16 %2 to i32
  %fan_max_rpm = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 52
  %3 = ptrtoint ptr %fan_max_rpm to i32
  call void @__asan_store4_noabort(i32 %3)
  store i32 %conv, ptr %fan_max_rpm, align 4
  ret i32 0
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @smu_v11_0_interrupt_work(ptr noundef) #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_gpo_control(ptr noundef %smu, i1 noundef zeroext %enablement) #0 align 64 {
entry:
  %smu_version = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version) #13
  %0 = ptrtoint ptr %smu_version to i32
  call void @__asan_store4_noabort(i32 %0)
  store i32 -1, ptr %smu_version, align 4, !annotation !2399
  %call = tail call i32 @smu_cmn_feature_is_supported(ptr noundef %smu, i32 noundef 58) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool.not = icmp eq i32 %call, 0
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.then

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.then:                                          ; preds = %entry
  %call1 = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call1)
  %tobool2.not = icmp eq i32 %call1, 0
  br i1 %tobool2.not, label %if.end, label %if.then.cleanup_crit_edge

if.then.cleanup_crit_edge:                        ; preds = %if.then
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %if.then
  %1 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %1)
  %2 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3810560, i32 %2)
  %cmp = icmp ult i32 %2, 3810560
  br i1 %enablement, label %if.then5, label %if.else10

if.then5:                                         ; preds = %if.end
  br i1 %cmp, label %if.then6, label %if.else

if.then6:                                         ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %call7 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 189, i32 noundef 3, ptr noundef null) #13
  br label %cleanup

if.else:                                          ; preds = %if.then5
  call void @__sanitizer_cov_trace_pc() #15
  %call8 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 190, i32 noundef 0, ptr noundef null) #13
  br label %cleanup

if.else10:                                        ; preds = %if.end
  br i1 %cmp, label %if.then12, label %if.else14

if.then12:                                        ; preds = %if.else10
  call void @__sanitizer_cov_trace_pc() #15
  %call13 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 189, i32 noundef 0, ptr noundef null) #13
  br label %cleanup

if.else14:                                        ; preds = %if.else10
  call void @__sanitizer_cov_trace_pc() #15
  %call15 = call i32 @smu_cmn_send_smc_msg_with_param(ptr noundef %smu, i32 noundef 190, i32 noundef 1, ptr noundef null) #13
  br label %cleanup

cleanup:                                          ; preds = %if.else14, %if.then12, %if.else, %if.then6, %if.then.cleanup_crit_edge, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %call1, %if.then.cleanup_crit_edge ], [ %call7, %if.then6 ], [ %call8, %if.else ], [ %call13, %if.then12 ], [ %call15, %if.else14 ], [ 0, %entry.cleanup_crit_edge ]
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version) #13
  ret i32 %retval.0
}

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_err(ptr noundef, ptr noundef, ...) local_unnamed_addr #9

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_single_dpm_table(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @amdgpu_gfx_off_ctrl(ptr noundef, i1 noundef zeroext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_dpm_level_count(ptr noundef, i32 noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_dpm_freq_by_index(ptr noundef, i32 noundef, i16 noundef zeroext, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @sysfs_emit_at(ptr noundef, i32 noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_current_pcie_link_speed_level(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_current_pcie_link_width_level(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_get_smc_version(ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_to_asic_specific_index(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @sienna_cichlid_get_smu_metrics_data(ptr noundef %smu, i32 noundef %member, ptr noundef writeonly %value) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %metrics_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %0 = ptrtoint ptr %metrics_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %metrics_table, align 8
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 172, i32 15
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %5)
  %cmp = icmp eq i32 %5, 720903
  br i1 %cmp, label %land.rhs, label %entry.land.end_crit_edge

entry.land.end_crit_edge:                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %land.end

land.rhs:                                         ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %smc_fw_version = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %6 = ptrtoint ptr %smc_fw_version to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %smc_fw_version, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3818239, i32 %7)
  %cmp4 = icmp ugt i32 %7, 3818239
  br label %land.end

land.end:                                         ; preds = %land.rhs, %entry.land.end_crit_edge
  %8 = phi i1 [ false, %entry.land.end_crit_edge ], [ %cmp4, %land.rhs ]
  %metrics_lock = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 11
  tail call void @mutex_lock_nested(ptr noundef %metrics_lock, i32 noundef 0) #13
  %call = tail call i32 @smu_cmn_get_metrics_table_locked(ptr noundef %smu, ptr noundef null, i1 noundef zeroext false) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call)
  %tobool5.not = icmp eq i32 %call, 0
  br i1 %tobool5.not, label %if.end, label %land.end.cleanup_crit_edge

land.end.cleanup_crit_edge:                       ; preds = %land.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %land.end
  %9 = zext i32 %member to i64
  call void @__sanitizer_cov_trace_switch(i64 %9, ptr @__sancov_gen_cov_switch_values.1664)
  switch i32 %member, label %if.end.sw.epilog_crit_edge [
    i32 0, label %cond.end
    i32 1, label %cond.end20
    i32 2, label %cond.end30
    i32 3, label %cond.end40
    i32 4, label %cond.end50
    i32 5, label %cond.end60
    i32 6, label %cond.end70
    i32 8, label %cond.end80
    i32 7, label %cond.end90
    i32 10, label %sw.bb92
    i32 12, label %sw.bb124
    i32 13, label %sw.bb134
    i32 16, label %sw.bb144
    i32 17, label %sw.bb155
    i32 19, label %sw.bb165
    i32 20, label %sw.bb176
    i32 21, label %sw.bb186
    i32 22, label %sw.bb197
    i32 23, label %sw.bb208
    i32 24, label %sw.bb219
    i32 26, label %sw.bb230
    i32 27, label %sw.bb232
  ]

if.end.sw.epilog_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %sw.epilog

cond.end:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %10 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %cond11 = load i32, ptr %1, align 4
  br label %sw.epilog

cond.end20:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond21.in = getelementptr [13 x i32], ptr %1, i32 0, i32 1
  %11 = ptrtoint ptr %cond21.in to i32
  call void @__asan_load4_noabort(i32 %11)
  %cond21 = load i32, ptr %cond21.in, align 4
  br label %sw.epilog

cond.end30:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond31.in = getelementptr [13 x i32], ptr %1, i32 0, i32 2
  %12 = ptrtoint ptr %cond31.in to i32
  call void @__asan_load4_noabort(i32 %12)
  %cond31 = load i32, ptr %cond31.in, align 4
  br label %sw.epilog

cond.end40:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond41.in = getelementptr [13 x i32], ptr %1, i32 0, i32 5
  %13 = ptrtoint ptr %cond41.in to i32
  call void @__asan_load4_noabort(i32 %13)
  %cond41 = load i32, ptr %cond41.in, align 4
  br label %sw.epilog

cond.end50:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond51.in = getelementptr [13 x i32], ptr %1, i32 0, i32 7
  %14 = ptrtoint ptr %cond51.in to i32
  call void @__asan_load4_noabort(i32 %14)
  %cond51 = load i32, ptr %cond51.in, align 4
  br label %sw.epilog

cond.end60:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond61.in = getelementptr [13 x i32], ptr %1, i32 0, i32 4
  %15 = ptrtoint ptr %cond61.in to i32
  call void @__asan_load4_noabort(i32 %15)
  %cond61 = load i32, ptr %cond61.in, align 4
  br label %sw.epilog

cond.end70:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond71.in = getelementptr [13 x i32], ptr %1, i32 0, i32 6
  %16 = ptrtoint ptr %cond71.in to i32
  call void @__asan_load4_noabort(i32 %16)
  %cond71 = load i32, ptr %cond71.in, align 4
  br label %sw.epilog

cond.end80:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond81.in = getelementptr [13 x i32], ptr %1, i32 0, i32 8
  %17 = ptrtoint ptr %cond81.in to i32
  call void @__asan_load4_noabort(i32 %17)
  %cond81 = load i32, ptr %cond81.in, align 4
  br label %sw.epilog

cond.end90:                                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %cond91.in = getelementptr [13 x i32], ptr %1, i32 0, i32 3
  %18 = ptrtoint ptr %cond91.in to i32
  call void @__asan_load4_noabort(i32 %18)
  %cond91 = load i32, ptr %cond91.in, align 4
  br label %sw.epilog

sw.bb92:                                          ; preds = %if.end
  %AverageGfxActivity = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 7
  %19 = ptrtoint ptr %AverageGfxActivity to i32
  call void @__asan_load2_noabort(i32 %19)
  %cond99.in347 = load i16, ptr %AverageGfxActivity, align 4
  call void @__sanitizer_cov_trace_const_cmp2(i16 16, i16 %cond99.in347)
  %cmp102 = icmp ult i16 %cond99.in347, 16
  br i1 %cmp102, label %if.then104, label %if.else

if.then104:                                       ; preds = %sw.bb92
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxclkFrequencyPostDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 2
  %20 = ptrtoint ptr %AverageGfxclkFrequencyPostDs to i32
  call void @__asan_load2_noabort(i32 %20)
  %cond113.in = load i16, ptr %AverageGfxclkFrequencyPostDs, align 2
  %cond113 = zext i16 %cond113.in to i32
  br label %sw.epilog

if.else:                                          ; preds = %sw.bb92
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxclkFrequencyPreDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 1
  %21 = ptrtoint ptr %AverageGfxclkFrequencyPreDs to i32
  call void @__asan_load2_noabort(i32 %21)
  %cond122.in = load i16, ptr %AverageGfxclkFrequencyPreDs, align 4
  %cond122 = zext i16 %cond122.in to i32
  br label %sw.epilog

sw.bb124:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %AverageFclkFrequencyPostDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 4
  %22 = ptrtoint ptr %AverageFclkFrequencyPostDs to i32
  call void @__asan_load2_noabort(i32 %22)
  %cond133.in = load i16, ptr %AverageFclkFrequencyPostDs, align 2
  %cond133 = zext i16 %cond133.in to i32
  br label %sw.epilog

sw.bb134:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %AverageUclkFrequencyPostDs = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 6
  %23 = ptrtoint ptr %AverageUclkFrequencyPostDs to i32
  call void @__asan_load2_noabort(i32 %23)
  %cond143.in = load i16, ptr %AverageUclkFrequencyPostDs, align 2
  %cond143 = zext i16 %cond143.in to i32
  br label %sw.epilog

sw.bb144:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %AverageGfxActivity148 = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 7
  %24 = ptrtoint ptr %AverageGfxActivity148 to i32
  call void @__asan_load2_noabort(i32 %24)
  %cond154.in = load i16, ptr %AverageGfxActivity148, align 4
  %cond154 = zext i16 %cond154.in to i32
  br label %sw.epilog

sw.bb155:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %AverageUclkActivity = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 8
  %25 = ptrtoint ptr %AverageUclkActivity to i32
  call void @__asan_load2_noabort(i32 %25)
  %cond164.in = load i16, ptr %AverageUclkActivity, align 2
  %cond164 = zext i16 %cond164.in to i32
  br label %sw.epilog

sw.bb165:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %AverageSocketPower = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 13
  %26 = ptrtoint ptr %AverageSocketPower to i32
  call void @__asan_load2_noabort(i32 %26)
  %cond175.in.in = load i16, ptr %AverageSocketPower, align 4
  %cond175.in = zext i16 %cond175.in.in to i32
  %cond175 = shl nuw nsw i32 %cond175.in, 8
  br label %sw.epilog

sw.bb176:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureEdge = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 14
  %27 = ptrtoint ptr %TemperatureEdge to i32
  call void @__asan_load2_noabort(i32 %27)
  %cond185.in = load i16, ptr %TemperatureEdge, align 2
  %cond185 = zext i16 %cond185.in to i32
  %mul = mul nuw nsw i32 %cond185, 1000
  br label %sw.epilog

sw.bb186:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureHotspot = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 15
  %28 = ptrtoint ptr %TemperatureHotspot to i32
  call void @__asan_load2_noabort(i32 %28)
  %cond195.in = load i16, ptr %TemperatureHotspot, align 4
  %cond195 = zext i16 %cond195.in to i32
  %mul196 = mul nuw nsw i32 %cond195, 1000
  br label %sw.epilog

sw.bb197:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureMem = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 16
  %29 = ptrtoint ptr %TemperatureMem to i32
  call void @__asan_load2_noabort(i32 %29)
  %cond206.in = load i16, ptr %TemperatureMem, align 2
  %cond206 = zext i16 %cond206.in to i32
  %mul207 = mul nuw nsw i32 %cond206, 1000
  br label %sw.epilog

sw.bb208:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureVrGfx = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 17
  %30 = ptrtoint ptr %TemperatureVrGfx to i32
  call void @__asan_load2_noabort(i32 %30)
  %cond217.in = load i16, ptr %TemperatureVrGfx, align 4
  %cond217 = zext i16 %cond217.in to i32
  %mul218 = mul nuw nsw i32 %cond217, 1000
  br label %sw.epilog

sw.bb219:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %TemperatureVrSoc = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 20
  %31 = ptrtoint ptr %TemperatureVrSoc to i32
  call void @__asan_load2_noabort(i32 %31)
  %cond228.in = load i16, ptr %TemperatureVrSoc, align 2
  %cond228 = zext i16 %cond228.in to i32
  %mul229 = mul nuw nsw i32 %cond228, 1000
  br label %sw.epilog

sw.bb230:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %call231 = tail call fastcc i32 @sienna_cichlid_get_throttler_status_locked(ptr noundef %smu)
  br label %sw.epilog

sw.bb232:                                         ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  %CurrFanSpeed = getelementptr inbounds %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 29
  %CurrFanSpeed238 = getelementptr inbounds %struct.SmuMetrics_t, ptr %1, i32 0, i32 28
  %cond241.in.in = select i1 %8, ptr %CurrFanSpeed, ptr %CurrFanSpeed238
  %32 = ptrtoint ptr %cond241.in.in to i32
  call void @__asan_load2_noabort(i32 %32)
  %cond241.in = load i16, ptr %cond241.in.in, align 2
  %cond241 = zext i16 %cond241.in to i32
  br label %sw.epilog

sw.epilog:                                        ; preds = %sw.bb232, %sw.bb230, %sw.bb219, %sw.bb208, %sw.bb197, %sw.bb186, %sw.bb176, %sw.bb165, %sw.bb155, %sw.bb144, %sw.bb134, %sw.bb124, %if.else, %if.then104, %cond.end90, %cond.end80, %cond.end70, %cond.end60, %cond.end50, %cond.end40, %cond.end30, %cond.end20, %cond.end, %if.end.sw.epilog_crit_edge
  %cond113.sink = phi i32 [ %cond113, %if.then104 ], [ %cond122, %if.else ], [ %cond241, %sw.bb232 ], [ %call231, %sw.bb230 ], [ %mul229, %sw.bb219 ], [ %mul218, %sw.bb208 ], [ %mul207, %sw.bb197 ], [ %mul196, %sw.bb186 ], [ %mul, %sw.bb176 ], [ %cond175, %sw.bb165 ], [ %cond164, %sw.bb155 ], [ %cond154, %sw.bb144 ], [ %cond143, %sw.bb134 ], [ %cond133, %sw.bb124 ], [ %cond91, %cond.end90 ], [ %cond81, %cond.end80 ], [ %cond71, %cond.end70 ], [ %cond61, %cond.end60 ], [ %cond51, %cond.end50 ], [ %cond41, %cond.end40 ], [ %cond31, %cond.end30 ], [ %cond21, %cond.end20 ], [ %cond11, %cond.end ], [ -1, %if.end.sw.epilog_crit_edge ]
  %33 = ptrtoint ptr %value to i32
  call void @__asan_store4_noabort(i32 %33)
  store i32 %cond113.sink, ptr %value, align 4
  br label %cleanup

cleanup:                                          ; preds = %sw.epilog, %land.end.cleanup_crit_edge
  tail call void @mutex_unlock(ptr noundef %metrics_lock) #13
  ret i32 %call
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_lock_nested(ptr noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_get_metrics_table_locked(ptr noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @mutex_unlock(ptr noundef) local_unnamed_addr #4

; Function Attrs: nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync)
define internal fastcc i32 @sienna_cichlid_get_throttler_status_locked(ptr nocapture noundef readonly %smu) unnamed_addr #10 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %metrics_table = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 4
  %0 = ptrtoint ptr %metrics_table to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %metrics_table, align 8
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %3, i32 0, i32 172, i32 15
  %4 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %5)
  %cmp = icmp eq i32 %5, 720903
  br i1 %cmp, label %land.lhs.true, label %entry.if.else_crit_edge

entry.if.else_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

land.lhs.true:                                    ; preds = %entry
  %smc_fw_version = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 46
  %6 = ptrtoint ptr %smc_fw_version to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load i32, ptr %smc_fw_version, align 8
  call void @__sanitizer_cov_trace_const_cmp4(i32 3818239, i32 %7)
  %cmp3 = icmp ugt i32 %7, 3818239
  br i1 %cmp3, label %for.body.preheader, label %land.lhs.true.if.else_crit_edge

land.lhs.true.if.else_crit_edge:                  ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.else

for.body.preheader:                               ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx5 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 0
  %8 = ptrtoint ptr %arrayidx5 to i32
  call void @__asan_load1_noabort(i32 %8)
  %9 = load i8, ptr %arrayidx5, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %9)
  %tobool.not = icmp ne i8 %9, 0
  %spec.select = zext i1 %tobool.not to i32
  %arrayidx5.1 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 1
  %10 = ptrtoint ptr %arrayidx5.1 to i32
  call void @__asan_load1_noabort(i32 %10)
  %11 = load i8, ptr %arrayidx5.1, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %11)
  %tobool.not.1 = icmp eq i8 %11, 0
  %spec.select.1 = select i1 %tobool.not.1, i32 0, i32 2
  %or.1 = or i32 %spec.select.1, %spec.select
  %arrayidx5.2 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 2
  %12 = ptrtoint ptr %arrayidx5.2 to i32
  call void @__asan_load1_noabort(i32 %12)
  %13 = load i8, ptr %arrayidx5.2, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %13)
  %tobool.not.2 = icmp eq i8 %13, 0
  %spec.select.2 = select i1 %tobool.not.2, i32 0, i32 4
  %or.2 = or i32 %spec.select.2, %or.1
  %arrayidx5.3 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 3
  %14 = ptrtoint ptr %arrayidx5.3 to i32
  call void @__asan_load1_noabort(i32 %14)
  %15 = load i8, ptr %arrayidx5.3, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %15)
  %tobool.not.3 = icmp eq i8 %15, 0
  %spec.select.3 = select i1 %tobool.not.3, i32 0, i32 8
  %or.3 = or i32 %spec.select.3, %or.2
  %arrayidx5.4 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 4
  %16 = ptrtoint ptr %arrayidx5.4 to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %arrayidx5.4, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %17)
  %tobool.not.4 = icmp eq i8 %17, 0
  %spec.select.4 = select i1 %tobool.not.4, i32 0, i32 16
  %or.4 = or i32 %spec.select.4, %or.3
  %arrayidx5.5 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 5
  %18 = ptrtoint ptr %arrayidx5.5 to i32
  call void @__asan_load1_noabort(i32 %18)
  %19 = load i8, ptr %arrayidx5.5, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %19)
  %tobool.not.5 = icmp eq i8 %19, 0
  %spec.select.5 = select i1 %tobool.not.5, i32 0, i32 32
  %or.5 = or i32 %spec.select.5, %or.4
  %arrayidx5.6 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 6
  %20 = ptrtoint ptr %arrayidx5.6 to i32
  call void @__asan_load1_noabort(i32 %20)
  %21 = load i8, ptr %arrayidx5.6, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %21)
  %tobool.not.6 = icmp eq i8 %21, 0
  %spec.select.6 = select i1 %tobool.not.6, i32 0, i32 64
  %or.6 = or i32 %spec.select.6, %or.5
  %arrayidx5.7 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 7
  %22 = ptrtoint ptr %arrayidx5.7 to i32
  call void @__asan_load1_noabort(i32 %22)
  %23 = load i8, ptr %arrayidx5.7, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %23)
  %tobool.not.7 = icmp eq i8 %23, 0
  %spec.select.7 = select i1 %tobool.not.7, i32 0, i32 128
  %or.7 = or i32 %spec.select.7, %or.6
  %arrayidx5.8 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 8
  %24 = ptrtoint ptr %arrayidx5.8 to i32
  call void @__asan_load1_noabort(i32 %24)
  %25 = load i8, ptr %arrayidx5.8, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %25)
  %tobool.not.8 = icmp eq i8 %25, 0
  %spec.select.8 = select i1 %tobool.not.8, i32 0, i32 256
  %or.8 = or i32 %spec.select.8, %or.7
  %arrayidx5.9 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 9
  %26 = ptrtoint ptr %arrayidx5.9 to i32
  call void @__asan_load1_noabort(i32 %26)
  %27 = load i8, ptr %arrayidx5.9, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %27)
  %tobool.not.9 = icmp eq i8 %27, 0
  %spec.select.9 = select i1 %tobool.not.9, i32 0, i32 512
  %or.9 = or i32 %spec.select.9, %or.8
  %arrayidx5.10 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 10
  %28 = ptrtoint ptr %arrayidx5.10 to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %arrayidx5.10, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %29)
  %tobool.not.10 = icmp eq i8 %29, 0
  %spec.select.10 = select i1 %tobool.not.10, i32 0, i32 1024
  %or.10 = or i32 %spec.select.10, %or.9
  %arrayidx5.11 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 11
  %30 = ptrtoint ptr %arrayidx5.11 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %arrayidx5.11, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %31)
  %tobool.not.11 = icmp eq i8 %31, 0
  %spec.select.11 = select i1 %tobool.not.11, i32 0, i32 2048
  %or.11 = or i32 %spec.select.11, %or.10
  %arrayidx5.12 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 12
  %32 = ptrtoint ptr %arrayidx5.12 to i32
  call void @__asan_load1_noabort(i32 %32)
  %33 = load i8, ptr %arrayidx5.12, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %33)
  %tobool.not.12 = icmp eq i8 %33, 0
  %spec.select.12 = select i1 %tobool.not.12, i32 0, i32 4096
  %or.12 = or i32 %spec.select.12, %or.11
  %arrayidx5.13 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 13
  %34 = ptrtoint ptr %arrayidx5.13 to i32
  call void @__asan_load1_noabort(i32 %34)
  %35 = load i8, ptr %arrayidx5.13, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %35)
  %tobool.not.13 = icmp eq i8 %35, 0
  %spec.select.13 = select i1 %tobool.not.13, i32 0, i32 8192
  %or.13 = or i32 %spec.select.13, %or.12
  %arrayidx5.14 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 14
  %36 = ptrtoint ptr %arrayidx5.14 to i32
  call void @__asan_load1_noabort(i32 %36)
  %37 = load i8, ptr %arrayidx5.14, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %37)
  %tobool.not.14 = icmp eq i8 %37, 0
  %spec.select.14 = select i1 %tobool.not.14, i32 0, i32 16384
  %or.14 = or i32 %spec.select.14, %or.13
  %arrayidx5.15 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 15
  %38 = ptrtoint ptr %arrayidx5.15 to i32
  call void @__asan_load1_noabort(i32 %38)
  %39 = load i8, ptr %arrayidx5.15, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %39)
  %tobool.not.15 = icmp eq i8 %39, 0
  %spec.select.15 = select i1 %tobool.not.15, i32 0, i32 32768
  %or.15 = or i32 %spec.select.15, %or.14
  %arrayidx5.16 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 16
  %40 = ptrtoint ptr %arrayidx5.16 to i32
  call void @__asan_load1_noabort(i32 %40)
  %41 = load i8, ptr %arrayidx5.16, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %41)
  %tobool.not.16 = icmp eq i8 %41, 0
  %spec.select.16 = select i1 %tobool.not.16, i32 0, i32 65536
  %or.16 = or i32 %spec.select.16, %or.15
  %arrayidx5.17 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 17
  %42 = ptrtoint ptr %arrayidx5.17 to i32
  call void @__asan_load1_noabort(i32 %42)
  %43 = load i8, ptr %arrayidx5.17, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %43)
  %tobool.not.17 = icmp eq i8 %43, 0
  %spec.select.17 = select i1 %tobool.not.17, i32 0, i32 131072
  %or.17 = or i32 %spec.select.17, %or.16
  %arrayidx5.18 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 18
  %44 = ptrtoint ptr %arrayidx5.18 to i32
  call void @__asan_load1_noabort(i32 %44)
  %45 = load i8, ptr %arrayidx5.18, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %45)
  %tobool.not.18 = icmp eq i8 %45, 0
  %spec.select.18 = select i1 %tobool.not.18, i32 0, i32 262144
  %or.18 = or i32 %spec.select.18, %or.17
  %arrayidx5.19 = getelementptr %struct.SmuMetrics_V2_t, ptr %1, i32 0, i32 26, i32 19
  %46 = ptrtoint ptr %arrayidx5.19 to i32
  call void @__asan_load1_noabort(i32 %46)
  %47 = load i8, ptr %arrayidx5.19, align 1
  call void @__sanitizer_cov_trace_const_cmp1(i8 0, i8 %47)
  %tobool.not.19 = icmp eq i8 %47, 0
  %spec.select.19 = select i1 %tobool.not.19, i32 0, i32 524288
  %or.19 = or i32 %spec.select.19, %or.18
  br label %if.end

if.else:                                          ; preds = %land.lhs.true.if.else_crit_edge, %entry.if.else_crit_edge
  %ThrottlerStatus = getelementptr inbounds %struct.SmuMetrics_t, ptr %1, i32 0, i32 25
  %48 = ptrtoint ptr %ThrottlerStatus to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load i32, ptr %ThrottlerStatus, align 4
  br label %if.end

if.end:                                           ; preds = %if.else, %for.body.preheader
  %throttler_status.1 = phi i32 [ %49, %if.else ], [ %or.19, %for.body.preheader ]
  ret i32 %throttler_status.1
}

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.cttz.i32(i32, i1 immarg) #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_info(ptr noundef, ptr noundef, ...) local_unnamed_addr #9

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.ctlz.i32(i32, i1 immarg) #2

; Function Attrs: cold null_pointer_is_valid
declare dso_local void @_dev_warn(ptr noundef, ptr noundef, ...) local_unnamed_addr #9

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @sienna_cichlid_dump_od_table(ptr noundef %smu, ptr nocapture noundef readonly %od_table) unnamed_addr #0 align 64 {
entry:
  %smu_version = alloca i32, align 4
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %0 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %smu, align 8
  call void @llvm.lifetime.start.p0(i64 4, ptr nonnull %smu_version) #13
  %2 = ptrtoint ptr %smu_version to i32
  call void @__asan_store4_noabort(i32 %2)
  store i32 -1, ptr %smu_version, align 4, !annotation !2399
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug344, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@sienna_cichlid_dump_od_table, %if.then)) #13
          to label %do.body6 [label %if.then], !srcloc !2401

if.then:                                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  %3 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %3)
  %4 = load ptr, ptr %smu, align 8
  %5 = ptrtoint ptr %4 to i32
  call void @__asan_load4_noabort(i32 %5)
  %6 = load ptr, ptr %4, align 8
  %7 = ptrtoint ptr %od_table to i32
  call void @__asan_load2_noabort(i32 %7)
  %8 = load i16, ptr %od_table, align 4
  %conv = zext i16 %8 to i32
  %GfxclkFmax = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 1
  %9 = ptrtoint ptr %GfxclkFmax to i32
  call void @__asan_load2_noabort(i32 %9)
  %10 = load i16, ptr %GfxclkFmax, align 2
  %conv5 = zext i16 %10 to i32
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug344, ptr noundef %6, ptr noundef nonnull @.str.91, i32 noundef %conv, i32 noundef %conv5) #13
  br label %do.body6

do.body6:                                         ; preds = %if.then, %entry
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug345, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@sienna_cichlid_dump_od_table, %if.then18)) #13
          to label %do.end25 [label %if.then18], !srcloc !2401

if.then18:                                        ; preds = %do.body6
  call void @__sanitizer_cov_trace_pc() #15
  %11 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %11)
  %12 = load ptr, ptr %smu, align 8
  %13 = ptrtoint ptr %12 to i32
  call void @__asan_load4_noabort(i32 %13)
  %14 = load ptr, ptr %12, align 8
  %UclkFmin = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 4
  %15 = ptrtoint ptr %UclkFmin to i32
  call void @__asan_load2_noabort(i32 %15)
  %16 = load i16, ptr %UclkFmin, align 2
  %conv21 = zext i16 %16 to i32
  %UclkFmax = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 5
  %17 = ptrtoint ptr %UclkFmax to i32
  call void @__asan_load2_noabort(i32 %17)
  %18 = load i16, ptr %UclkFmax, align 4
  %conv22 = zext i16 %18 to i32
  tail call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug345, ptr noundef %14, ptr noundef nonnull @.str.92, i32 noundef %conv21, i32 noundef %conv22) #13
  br label %do.end25

do.end25:                                         ; preds = %if.then18, %do.body6
  %call26 = call i32 @smu_cmn_get_smc_version(ptr noundef %smu, ptr noundef null, ptr noundef nonnull %smu_version) #13
  %arrayidx = getelementptr %struct.amdgpu_device, ptr %1, i32 0, i32 172, i32 15
  %19 = ptrtoint ptr %arrayidx to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load i32, ptr %arrayidx, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 720903, i32 %20)
  %cmp = icmp eq i32 %20, 720903
  br i1 %cmp, label %land.lhs.true, label %do.end25.do.body32_crit_edge

do.end25.do.body32_crit_edge:                     ; preds = %do.end25
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body32

land.lhs.true:                                    ; preds = %do.end25
  %21 = ptrtoint ptr %smu_version to i32
  call void @__asan_load4_noabort(i32 %21)
  %22 = load i32, ptr %smu_version, align 4
  call void @__sanitizer_cov_trace_const_cmp4(i32 3811584, i32 %22)
  %cmp29 = icmp ult i32 %22, 3811584
  br i1 %cmp29, label %land.lhs.true.if.end51_crit_edge, label %land.lhs.true.do.body32_crit_edge

land.lhs.true.do.body32_crit_edge:                ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.body32

land.lhs.true.if.end51_crit_edge:                 ; preds = %land.lhs.true
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end51

do.body32:                                        ; preds = %land.lhs.true.do.body32_crit_edge, %do.end25.do.body32_crit_edge
  callbr void asm sideeffect "1:\0A\09nop\0A\09.pushsection __jump_table,  \22aw\22\0A\09.word 1b, ${1:l}, ${0:c}\0A\09.popsection\0A\09", "i,i"(ptr getelementptr inbounds ({ ptr, ptr, ptr, ptr, i8, i8, i8, i8, { { { %struct.atomic_t, { ptr } } } }, [4 x i8] }, ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug346, i32 0, i32 8, i32 0, i32 0, i32 0, i32 0), ptr blockaddress(@sienna_cichlid_dump_od_table, %if.then44)) #13
          to label %if.end51 [label %if.then44], !srcloc !2401

if.then44:                                        ; preds = %do.body32
  call void @__sanitizer_cov_trace_pc() #15
  %23 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %23)
  %24 = load ptr, ptr %smu, align 8
  %25 = ptrtoint ptr %24 to i32
  call void @__asan_load4_noabort(i32 %25)
  %26 = load ptr, ptr %24, align 8
  %VddGfxOffset = getelementptr inbounds %struct.OverDriveTable_t, ptr %od_table, i32 0, i32 14
  %27 = ptrtoint ptr %VddGfxOffset to i32
  call void @__asan_load2_noabort(i32 %27)
  %28 = load i16, ptr %VddGfxOffset, align 2
  %conv47 = sext i16 %28 to i32
  call void (ptr, ptr, ptr, ...) @__dynamic_dev_dbg(ptr noundef nonnull @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug346, ptr noundef %26, ptr noundef nonnull @.str.93, i32 noundef %conv47) #13
  br label %if.end51

if.end51:                                         ; preds = %if.then44, %do.body32, %land.lhs.true.if.end51_crit_edge
  call void @llvm.lifetime.end.p0(i64 4, ptr nonnull %smu_version) #13
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_update_table(ptr noundef, i32 noundef, i32 noundef, ptr noundef, i1 noundef zeroext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @__dynamic_dev_dbg(ptr noundef, ptr noundef, ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_gfx_vdd(ptr noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_feature_is_supported(ptr noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_set_hard_freq_limited_range(ptr noundef, i32 noundef, i32 noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_write_watermarks_table(ptr noundef) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal fastcc void @beige_goby_dump_pptable(ptr noundef readonly %smu) unnamed_addr #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %driver_pptable = getelementptr inbounds %struct.smu_context, ptr %smu, i32 0, i32 14, i32 9
  %0 = ptrtoint ptr %driver_pptable to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %driver_pptable, align 4
  %2 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2)
  %3 = load ptr, ptr %smu, align 8
  %4 = ptrtoint ptr %3 to i32
  call void @__asan_load4_noabort(i32 %4)
  %5 = load ptr, ptr %3, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %5, ptr noundef nonnull @.str.133) #16
  %6 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %6)
  %7 = load ptr, ptr %smu, align 8
  %8 = ptrtoint ptr %7 to i32
  call void @__asan_load4_noabort(i32 %8)
  %9 = load ptr, ptr %7, align 8
  %10 = ptrtoint ptr %1 to i32
  call void @__asan_load4_noabort(i32 %10)
  %11 = load i32, ptr %1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %9, ptr noundef nonnull @.str.136, i32 noundef %11) #16
  %12 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %12)
  %13 = load ptr, ptr %smu, align 8
  %14 = ptrtoint ptr %13 to i32
  call void @__asan_load4_noabort(i32 %14)
  %15 = load ptr, ptr %13, align 8
  %FeaturesToRun = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 1
  %16 = ptrtoint ptr %FeaturesToRun to i32
  call void @__asan_load4_noabort(i32 %16)
  %17 = load i32, ptr %FeaturesToRun, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %15, ptr noundef nonnull @.str.139, i32 noundef %17) #16
  %18 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %18)
  %19 = load ptr, ptr %smu, align 8
  %20 = ptrtoint ptr %19 to i32
  call void @__asan_load4_noabort(i32 %20)
  %21 = load ptr, ptr %19, align 8
  %arrayidx17 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 1, i32 1
  %22 = ptrtoint ptr %arrayidx17 to i32
  call void @__asan_load4_noabort(i32 %22)
  %23 = load i32, ptr %arrayidx17, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %21, ptr noundef nonnull @.str.142, i32 noundef %23) #16
  %24 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %24)
  %25 = load ptr, ptr %smu, align 8
  %26 = ptrtoint ptr %25 to i32
  call void @__asan_load4_noabort(i32 %26)
  %27 = load ptr, ptr %25, align 8
  %arrayidx23 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 2, i32 0
  %28 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load2_noabort(i32 %28)
  %29 = load i16, ptr %arrayidx23, align 2
  %conv = zext i16 %29 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %27, ptr noundef nonnull @.str.145, i32 noundef 0, i32 noundef %conv) #16
  %30 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %30)
  %31 = load ptr, ptr %smu, align 8
  %32 = ptrtoint ptr %31 to i32
  call void @__asan_load4_noabort(i32 %32)
  %33 = load ptr, ptr %31, align 8
  %arrayidx29 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 3, i32 0
  %34 = ptrtoint ptr %arrayidx29 to i32
  call void @__asan_load2_noabort(i32 %34)
  %35 = load i16, ptr %arrayidx29, align 2
  %conv30 = zext i16 %35 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %33, ptr noundef nonnull @.str.148, i32 noundef 0, i32 noundef %conv30) #16
  %36 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %36)
  %37 = load ptr, ptr %smu, align 8
  %38 = ptrtoint ptr %37 to i32
  call void @__asan_load4_noabort(i32 %38)
  %39 = load ptr, ptr %37, align 8
  %arrayidx36 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 4, i32 0
  %40 = ptrtoint ptr %arrayidx36 to i32
  call void @__asan_load2_noabort(i32 %40)
  %41 = load i16, ptr %arrayidx36, align 2
  %conv37 = zext i16 %41 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %39, ptr noundef nonnull @.str.151, i32 noundef 0, i32 noundef %conv37) #16
  %42 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %42)
  %43 = load ptr, ptr %smu, align 8
  %44 = ptrtoint ptr %43 to i32
  call void @__asan_load4_noabort(i32 %44)
  %45 = load ptr, ptr %43, align 8
  %arrayidx43 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 5, i32 0
  %46 = ptrtoint ptr %arrayidx43 to i32
  call void @__asan_load2_noabort(i32 %46)
  %47 = load i16, ptr %arrayidx43, align 2
  %conv44 = zext i16 %47 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %45, ptr noundef nonnull @.str.154, i32 noundef 0, i32 noundef %conv44) #16
  %48 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %48)
  %49 = load ptr, ptr %smu, align 8
  %50 = ptrtoint ptr %49 to i32
  call void @__asan_load4_noabort(i32 %50)
  %51 = load ptr, ptr %49, align 8
  %arrayidx23.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 2, i32 1
  %52 = ptrtoint ptr %arrayidx23.1 to i32
  call void @__asan_load2_noabort(i32 %52)
  %53 = load i16, ptr %arrayidx23.1, align 2
  %conv.1 = zext i16 %53 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %51, ptr noundef nonnull @.str.145, i32 noundef 1, i32 noundef %conv.1) #16
  %54 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %54)
  %55 = load ptr, ptr %smu, align 8
  %56 = ptrtoint ptr %55 to i32
  call void @__asan_load4_noabort(i32 %56)
  %57 = load ptr, ptr %55, align 8
  %arrayidx29.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 3, i32 1
  %58 = ptrtoint ptr %arrayidx29.1 to i32
  call void @__asan_load2_noabort(i32 %58)
  %59 = load i16, ptr %arrayidx29.1, align 2
  %conv30.1 = zext i16 %59 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %57, ptr noundef nonnull @.str.148, i32 noundef 1, i32 noundef %conv30.1) #16
  %60 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %60)
  %61 = load ptr, ptr %smu, align 8
  %62 = ptrtoint ptr %61 to i32
  call void @__asan_load4_noabort(i32 %62)
  %63 = load ptr, ptr %61, align 8
  %arrayidx36.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 4, i32 1
  %64 = ptrtoint ptr %arrayidx36.1 to i32
  call void @__asan_load2_noabort(i32 %64)
  %65 = load i16, ptr %arrayidx36.1, align 2
  %conv37.1 = zext i16 %65 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %63, ptr noundef nonnull @.str.151, i32 noundef 1, i32 noundef %conv37.1) #16
  %66 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %66)
  %67 = load ptr, ptr %smu, align 8
  %68 = ptrtoint ptr %67 to i32
  call void @__asan_load4_noabort(i32 %68)
  %69 = load ptr, ptr %67, align 8
  %arrayidx43.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 5, i32 1
  %70 = ptrtoint ptr %arrayidx43.1 to i32
  call void @__asan_load2_noabort(i32 %70)
  %71 = load i16, ptr %arrayidx43.1, align 2
  %conv44.1 = zext i16 %71 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %69, ptr noundef nonnull @.str.154, i32 noundef 1, i32 noundef %conv44.1) #16
  %72 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %72)
  %73 = load ptr, ptr %smu, align 8
  %74 = ptrtoint ptr %73 to i32
  call void @__asan_load4_noabort(i32 %74)
  %75 = load ptr, ptr %73, align 8
  %arrayidx23.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 2, i32 2
  %76 = ptrtoint ptr %arrayidx23.2 to i32
  call void @__asan_load2_noabort(i32 %76)
  %77 = load i16, ptr %arrayidx23.2, align 2
  %conv.2 = zext i16 %77 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %75, ptr noundef nonnull @.str.145, i32 noundef 2, i32 noundef %conv.2) #16
  %78 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %78)
  %79 = load ptr, ptr %smu, align 8
  %80 = ptrtoint ptr %79 to i32
  call void @__asan_load4_noabort(i32 %80)
  %81 = load ptr, ptr %79, align 8
  %arrayidx29.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 3, i32 2
  %82 = ptrtoint ptr %arrayidx29.2 to i32
  call void @__asan_load2_noabort(i32 %82)
  %83 = load i16, ptr %arrayidx29.2, align 2
  %conv30.2 = zext i16 %83 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %81, ptr noundef nonnull @.str.148, i32 noundef 2, i32 noundef %conv30.2) #16
  %84 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %84)
  %85 = load ptr, ptr %smu, align 8
  %86 = ptrtoint ptr %85 to i32
  call void @__asan_load4_noabort(i32 %86)
  %87 = load ptr, ptr %85, align 8
  %arrayidx36.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 4, i32 2
  %88 = ptrtoint ptr %arrayidx36.2 to i32
  call void @__asan_load2_noabort(i32 %88)
  %89 = load i16, ptr %arrayidx36.2, align 2
  %conv37.2 = zext i16 %89 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %87, ptr noundef nonnull @.str.151, i32 noundef 2, i32 noundef %conv37.2) #16
  %90 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %90)
  %91 = load ptr, ptr %smu, align 8
  %92 = ptrtoint ptr %91 to i32
  call void @__asan_load4_noabort(i32 %92)
  %93 = load ptr, ptr %91, align 8
  %arrayidx43.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 5, i32 2
  %94 = ptrtoint ptr %arrayidx43.2 to i32
  call void @__asan_load2_noabort(i32 %94)
  %95 = load i16, ptr %arrayidx43.2, align 2
  %conv44.2 = zext i16 %95 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %93, ptr noundef nonnull @.str.154, i32 noundef 2, i32 noundef %conv44.2) #16
  %96 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %96)
  %97 = load ptr, ptr %smu, align 8
  %98 = ptrtoint ptr %97 to i32
  call void @__asan_load4_noabort(i32 %98)
  %99 = load ptr, ptr %97, align 8
  %arrayidx23.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 2, i32 3
  %100 = ptrtoint ptr %arrayidx23.3 to i32
  call void @__asan_load2_noabort(i32 %100)
  %101 = load i16, ptr %arrayidx23.3, align 2
  %conv.3 = zext i16 %101 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %99, ptr noundef nonnull @.str.145, i32 noundef 3, i32 noundef %conv.3) #16
  %102 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %102)
  %103 = load ptr, ptr %smu, align 8
  %104 = ptrtoint ptr %103 to i32
  call void @__asan_load4_noabort(i32 %104)
  %105 = load ptr, ptr %103, align 8
  %arrayidx29.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 3, i32 3
  %106 = ptrtoint ptr %arrayidx29.3 to i32
  call void @__asan_load2_noabort(i32 %106)
  %107 = load i16, ptr %arrayidx29.3, align 2
  %conv30.3 = zext i16 %107 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %105, ptr noundef nonnull @.str.148, i32 noundef 3, i32 noundef %conv30.3) #16
  %108 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %108)
  %109 = load ptr, ptr %smu, align 8
  %110 = ptrtoint ptr %109 to i32
  call void @__asan_load4_noabort(i32 %110)
  %111 = load ptr, ptr %109, align 8
  %arrayidx36.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 4, i32 3
  %112 = ptrtoint ptr %arrayidx36.3 to i32
  call void @__asan_load2_noabort(i32 %112)
  %113 = load i16, ptr %arrayidx36.3, align 2
  %conv37.3 = zext i16 %113 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %111, ptr noundef nonnull @.str.151, i32 noundef 3, i32 noundef %conv37.3) #16
  %114 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %114)
  %115 = load ptr, ptr %smu, align 8
  %116 = ptrtoint ptr %115 to i32
  call void @__asan_load4_noabort(i32 %116)
  %117 = load ptr, ptr %115, align 8
  %arrayidx43.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 5, i32 3
  %118 = ptrtoint ptr %arrayidx43.3 to i32
  call void @__asan_load2_noabort(i32 %118)
  %119 = load i16, ptr %arrayidx43.3, align 2
  %conv44.3 = zext i16 %119 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %117, ptr noundef nonnull @.str.154, i32 noundef 3, i32 noundef %conv44.3) #16
  %120 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %120)
  %121 = load ptr, ptr %smu, align 8
  %122 = ptrtoint ptr %121 to i32
  call void @__asan_load4_noabort(i32 %122)
  %123 = load ptr, ptr %121, align 8
  %arrayidx54 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 6, i32 0
  %124 = ptrtoint ptr %arrayidx54 to i32
  call void @__asan_load2_noabort(i32 %124)
  %125 = load i16, ptr %arrayidx54, align 2
  %conv55 = zext i16 %125 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %123, ptr noundef nonnull @.str.157, i32 noundef 0, i32 noundef %conv55) #16
  %126 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %126)
  %127 = load ptr, ptr %smu, align 8
  %128 = ptrtoint ptr %127 to i32
  call void @__asan_load4_noabort(i32 %128)
  %129 = load ptr, ptr %127, align 8
  %arrayidx61 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 7, i32 0
  %130 = ptrtoint ptr %arrayidx61 to i32
  call void @__asan_load2_noabort(i32 %130)
  %131 = load i16, ptr %arrayidx61, align 2
  %conv62 = zext i16 %131 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %129, ptr noundef nonnull @.str.160, i32 noundef 0, i32 noundef %conv62) #16
  %132 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %132)
  %133 = load ptr, ptr %smu, align 8
  %134 = ptrtoint ptr %133 to i32
  call void @__asan_load4_noabort(i32 %134)
  %135 = load ptr, ptr %133, align 8
  %arrayidx54.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 6, i32 1
  %136 = ptrtoint ptr %arrayidx54.1 to i32
  call void @__asan_load2_noabort(i32 %136)
  %137 = load i16, ptr %arrayidx54.1, align 2
  %conv55.1 = zext i16 %137 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %135, ptr noundef nonnull @.str.157, i32 noundef 1, i32 noundef %conv55.1) #16
  %138 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %138)
  %139 = load ptr, ptr %smu, align 8
  %140 = ptrtoint ptr %139 to i32
  call void @__asan_load4_noabort(i32 %140)
  %141 = load ptr, ptr %139, align 8
  %arrayidx61.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 7, i32 1
  %142 = ptrtoint ptr %arrayidx61.1 to i32
  call void @__asan_load2_noabort(i32 %142)
  %143 = load i16, ptr %arrayidx61.1, align 2
  %conv62.1 = zext i16 %143 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %141, ptr noundef nonnull @.str.160, i32 noundef 1, i32 noundef %conv62.1) #16
  %144 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %144)
  %145 = load ptr, ptr %smu, align 8
  %146 = ptrtoint ptr %145 to i32
  call void @__asan_load4_noabort(i32 %146)
  %147 = load ptr, ptr %145, align 8
  %arrayidx75 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 0
  %148 = ptrtoint ptr %arrayidx75 to i32
  call void @__asan_load2_noabort(i32 %148)
  %149 = load i16, ptr %arrayidx75, align 2
  %conv76 = zext i16 %149 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %147, ptr noundef nonnull @.str.163, i32 noundef 0, i32 noundef %conv76) #16
  %150 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %150)
  %151 = load ptr, ptr %smu, align 8
  %152 = ptrtoint ptr %151 to i32
  call void @__asan_load4_noabort(i32 %152)
  %153 = load ptr, ptr %151, align 8
  %arrayidx75.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 1
  %154 = ptrtoint ptr %arrayidx75.1 to i32
  call void @__asan_load2_noabort(i32 %154)
  %155 = load i16, ptr %arrayidx75.1, align 2
  %conv76.1 = zext i16 %155 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %153, ptr noundef nonnull @.str.163, i32 noundef 1, i32 noundef %conv76.1) #16
  %156 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %156)
  %157 = load ptr, ptr %smu, align 8
  %158 = ptrtoint ptr %157 to i32
  call void @__asan_load4_noabort(i32 %158)
  %159 = load ptr, ptr %157, align 8
  %arrayidx75.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 2
  %160 = ptrtoint ptr %arrayidx75.2 to i32
  call void @__asan_load2_noabort(i32 %160)
  %161 = load i16, ptr %arrayidx75.2, align 2
  %conv76.2 = zext i16 %161 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %159, ptr noundef nonnull @.str.163, i32 noundef 2, i32 noundef %conv76.2) #16
  %162 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %162)
  %163 = load ptr, ptr %smu, align 8
  %164 = ptrtoint ptr %163 to i32
  call void @__asan_load4_noabort(i32 %164)
  %165 = load ptr, ptr %163, align 8
  %arrayidx75.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 3
  %166 = ptrtoint ptr %arrayidx75.3 to i32
  call void @__asan_load2_noabort(i32 %166)
  %167 = load i16, ptr %arrayidx75.3, align 2
  %conv76.3 = zext i16 %167 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %165, ptr noundef nonnull @.str.163, i32 noundef 3, i32 noundef %conv76.3) #16
  %168 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %168)
  %169 = load ptr, ptr %smu, align 8
  %170 = ptrtoint ptr %169 to i32
  call void @__asan_load4_noabort(i32 %170)
  %171 = load ptr, ptr %169, align 8
  %arrayidx75.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 4
  %172 = ptrtoint ptr %arrayidx75.4 to i32
  call void @__asan_load2_noabort(i32 %172)
  %173 = load i16, ptr %arrayidx75.4, align 2
  %conv76.4 = zext i16 %173 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %171, ptr noundef nonnull @.str.163, i32 noundef 4, i32 noundef %conv76.4) #16
  %174 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %174)
  %175 = load ptr, ptr %smu, align 8
  %176 = ptrtoint ptr %175 to i32
  call void @__asan_load4_noabort(i32 %176)
  %177 = load ptr, ptr %175, align 8
  %arrayidx75.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 5
  %178 = ptrtoint ptr %arrayidx75.5 to i32
  call void @__asan_load2_noabort(i32 %178)
  %179 = load i16, ptr %arrayidx75.5, align 2
  %conv76.5 = zext i16 %179 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %177, ptr noundef nonnull @.str.163, i32 noundef 5, i32 noundef %conv76.5) #16
  %180 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %180)
  %181 = load ptr, ptr %smu, align 8
  %182 = ptrtoint ptr %181 to i32
  call void @__asan_load4_noabort(i32 %182)
  %183 = load ptr, ptr %181, align 8
  %arrayidx75.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 6
  %184 = ptrtoint ptr %arrayidx75.6 to i32
  call void @__asan_load2_noabort(i32 %184)
  %185 = load i16, ptr %arrayidx75.6, align 2
  %conv76.6 = zext i16 %185 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %183, ptr noundef nonnull @.str.163, i32 noundef 6, i32 noundef %conv76.6) #16
  %186 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %186)
  %187 = load ptr, ptr %smu, align 8
  %188 = ptrtoint ptr %187 to i32
  call void @__asan_load4_noabort(i32 %188)
  %189 = load ptr, ptr %187, align 8
  %arrayidx75.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 7
  %190 = ptrtoint ptr %arrayidx75.7 to i32
  call void @__asan_load2_noabort(i32 %190)
  %191 = load i16, ptr %arrayidx75.7, align 2
  %conv76.7 = zext i16 %191 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %189, ptr noundef nonnull @.str.163, i32 noundef 7, i32 noundef %conv76.7) #16
  %192 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %192)
  %193 = load ptr, ptr %smu, align 8
  %194 = ptrtoint ptr %193 to i32
  call void @__asan_load4_noabort(i32 %194)
  %195 = load ptr, ptr %193, align 8
  %arrayidx75.8 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 8
  %196 = ptrtoint ptr %arrayidx75.8 to i32
  call void @__asan_load2_noabort(i32 %196)
  %197 = load i16, ptr %arrayidx75.8, align 2
  %conv76.8 = zext i16 %197 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %195, ptr noundef nonnull @.str.163, i32 noundef 8, i32 noundef %conv76.8) #16
  %198 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %198)
  %199 = load ptr, ptr %smu, align 8
  %200 = ptrtoint ptr %199 to i32
  call void @__asan_load4_noabort(i32 %200)
  %201 = load ptr, ptr %199, align 8
  %arrayidx75.9 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 8, i32 9
  %202 = ptrtoint ptr %arrayidx75.9 to i32
  call void @__asan_load2_noabort(i32 %202)
  %203 = load i16, ptr %arrayidx75.9, align 2
  %conv76.9 = zext i16 %203 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %201, ptr noundef nonnull @.str.163, i32 noundef 9, i32 noundef %conv76.9) #16
  %204 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %204)
  %205 = load ptr, ptr %smu, align 8
  %206 = ptrtoint ptr %205 to i32
  call void @__asan_load4_noabort(i32 %206)
  %207 = load ptr, ptr %205, align 8
  %FitLimit = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 9
  %208 = ptrtoint ptr %FitLimit to i32
  call void @__asan_load4_noabort(i32 %208)
  %209 = load i32, ptr %FitLimit, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %207, ptr noundef nonnull @.str.166, i32 noundef %209) #16
  %210 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %210)
  %211 = load ptr, ptr %smu, align 8
  %212 = ptrtoint ptr %211 to i32
  call void @__asan_load4_noabort(i32 %212)
  %213 = load ptr, ptr %211, align 8
  %TotalPowerConfig = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 10
  %214 = ptrtoint ptr %TotalPowerConfig to i32
  call void @__asan_load1_noabort(i32 %214)
  %215 = load i8, ptr %TotalPowerConfig, align 4
  %conv90 = zext i8 %215 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %213, ptr noundef nonnull @.str.169, i32 noundef %conv90) #16
  %216 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %216)
  %217 = load ptr, ptr %smu, align 8
  %218 = ptrtoint ptr %217 to i32
  call void @__asan_load4_noabort(i32 %218)
  %219 = load ptr, ptr %217, align 8
  %TotalPowerPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 11
  %220 = ptrtoint ptr %TotalPowerPadding to i32
  call void @__asan_load1_noabort(i32 %220)
  %221 = load i8, ptr %TotalPowerPadding, align 1
  %conv97 = zext i8 %221 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %219, ptr noundef nonnull @.str.172, i32 noundef %conv97) #16
  %222 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %222)
  %223 = load ptr, ptr %smu, align 8
  %224 = ptrtoint ptr %223 to i32
  call void @__asan_load4_noabort(i32 %224)
  %225 = load ptr, ptr %223, align 8
  %arrayidx104 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 11, i32 1
  %226 = ptrtoint ptr %arrayidx104 to i32
  call void @__asan_load1_noabort(i32 %226)
  %227 = load i8, ptr %arrayidx104, align 1
  %conv105 = zext i8 %227 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %225, ptr noundef nonnull @.str.175, i32 noundef %conv105) #16
  %228 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %228)
  %229 = load ptr, ptr %smu, align 8
  %230 = ptrtoint ptr %229 to i32
  call void @__asan_load4_noabort(i32 %230)
  %231 = load ptr, ptr %229, align 8
  %arrayidx112 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 11, i32 2
  %232 = ptrtoint ptr %arrayidx112 to i32
  call void @__asan_load1_noabort(i32 %232)
  %233 = load i8, ptr %arrayidx112, align 1
  %conv113 = zext i8 %233 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %231, ptr noundef nonnull @.str.178, i32 noundef %conv113) #16
  %234 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %234)
  %235 = load ptr, ptr %smu, align 8
  %236 = ptrtoint ptr %235 to i32
  call void @__asan_load4_noabort(i32 %236)
  %237 = load ptr, ptr %235, align 8
  %ApccPlusResidencyLimit = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 12
  %238 = ptrtoint ptr %ApccPlusResidencyLimit to i32
  call void @__asan_load4_noabort(i32 %238)
  %239 = load i32, ptr %ApccPlusResidencyLimit, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %237, ptr noundef nonnull @.str.181, i32 noundef %239) #16
  %240 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %240)
  %241 = load ptr, ptr %smu, align 8
  %242 = ptrtoint ptr %241 to i32
  call void @__asan_load4_noabort(i32 %242)
  %243 = load ptr, ptr %241, align 8
  %arrayidx128 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 13, i32 0
  %244 = ptrtoint ptr %arrayidx128 to i32
  call void @__asan_load2_noabort(i32 %244)
  %245 = load i16, ptr %arrayidx128, align 2
  %conv129 = zext i16 %245 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %243, ptr noundef nonnull @.str.184, i32 noundef 0, i32 noundef %conv129) #16
  %246 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %246)
  %247 = load ptr, ptr %smu, align 8
  %248 = ptrtoint ptr %247 to i32
  call void @__asan_load4_noabort(i32 %248)
  %249 = load ptr, ptr %247, align 8
  %arrayidx135 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 14, i32 0
  %250 = ptrtoint ptr %arrayidx135 to i32
  call void @__asan_load2_noabort(i32 %250)
  %251 = load i16, ptr %arrayidx135, align 2
  %conv136 = zext i16 %251 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %249, ptr noundef nonnull @.str.187, i32 noundef 0, i32 noundef %conv136) #16
  %252 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %252)
  %253 = load ptr, ptr %smu, align 8
  %254 = ptrtoint ptr %253 to i32
  call void @__asan_load4_noabort(i32 %254)
  %255 = load ptr, ptr %253, align 8
  %arrayidx128.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 13, i32 1
  %256 = ptrtoint ptr %arrayidx128.1 to i32
  call void @__asan_load2_noabort(i32 %256)
  %257 = load i16, ptr %arrayidx128.1, align 2
  %conv129.1 = zext i16 %257 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %255, ptr noundef nonnull @.str.184, i32 noundef 1, i32 noundef %conv129.1) #16
  %258 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %258)
  %259 = load ptr, ptr %smu, align 8
  %260 = ptrtoint ptr %259 to i32
  call void @__asan_load4_noabort(i32 %260)
  %261 = load ptr, ptr %259, align 8
  %arrayidx135.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 14, i32 1
  %262 = ptrtoint ptr %arrayidx135.1 to i32
  call void @__asan_load2_noabort(i32 %262)
  %263 = load i16, ptr %arrayidx135.1, align 2
  %conv136.1 = zext i16 %263 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %261, ptr noundef nonnull @.str.187, i32 noundef 1, i32 noundef %conv136.1) #16
  %264 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %264)
  %265 = load ptr, ptr %smu, align 8
  %266 = ptrtoint ptr %265 to i32
  call void @__asan_load4_noabort(i32 %266)
  %267 = load ptr, ptr %265, align 8
  %ThrottlerControlMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 18
  %268 = ptrtoint ptr %ThrottlerControlMask to i32
  call void @__asan_load4_noabort(i32 %268)
  %269 = load i32, ptr %ThrottlerControlMask, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %267, ptr noundef nonnull @.str.190, i32 noundef %269) #16
  %270 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %270)
  %271 = load ptr, ptr %smu, align 8
  %272 = ptrtoint ptr %271 to i32
  call void @__asan_load4_noabort(i32 %272)
  %273 = load ptr, ptr %271, align 8
  %FwDStateMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 19
  %274 = ptrtoint ptr %FwDStateMask to i32
  call void @__asan_load4_noabort(i32 %274)
  %275 = load i32, ptr %FwDStateMask, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %273, ptr noundef nonnull @.str.193, i32 noundef %275) #16
  %276 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %276)
  %277 = load ptr, ptr %smu, align 8
  %278 = ptrtoint ptr %277 to i32
  call void @__asan_load4_noabort(i32 %278)
  %279 = load ptr, ptr %277, align 8
  %UlvVoltageOffsetSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 20
  %280 = ptrtoint ptr %UlvVoltageOffsetSoc to i32
  call void @__asan_load2_noabort(i32 %280)
  %281 = load i16, ptr %UlvVoltageOffsetSoc, align 4
  %conv155 = zext i16 %281 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %279, ptr noundef nonnull @.str.196, i32 noundef %conv155) #16
  %282 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %282)
  %283 = load ptr, ptr %smu, align 8
  %284 = ptrtoint ptr %283 to i32
  call void @__asan_load4_noabort(i32 %284)
  %285 = load ptr, ptr %283, align 8
  %UlvVoltageOffsetGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 21
  %286 = ptrtoint ptr %UlvVoltageOffsetGfx to i32
  call void @__asan_load2_noabort(i32 %286)
  %287 = load i16, ptr %UlvVoltageOffsetGfx, align 2
  %conv161 = zext i16 %287 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %285, ptr noundef nonnull @.str.199, i32 noundef %conv161) #16
  %288 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %288)
  %289 = load ptr, ptr %smu, align 8
  %290 = ptrtoint ptr %289 to i32
  call void @__asan_load4_noabort(i32 %290)
  %291 = load ptr, ptr %289, align 8
  %MinVoltageUlvGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 22
  %292 = ptrtoint ptr %MinVoltageUlvGfx to i32
  call void @__asan_load2_noabort(i32 %292)
  %293 = load i16, ptr %MinVoltageUlvGfx, align 4
  %conv167 = zext i16 %293 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %291, ptr noundef nonnull @.str.202, i32 noundef %conv167) #16
  %294 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %294)
  %295 = load ptr, ptr %smu, align 8
  %296 = ptrtoint ptr %295 to i32
  call void @__asan_load4_noabort(i32 %296)
  %297 = load ptr, ptr %295, align 8
  %MinVoltageUlvSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 23
  %298 = ptrtoint ptr %MinVoltageUlvSoc to i32
  call void @__asan_load2_noabort(i32 %298)
  %299 = load i16, ptr %MinVoltageUlvSoc, align 2
  %conv173 = zext i16 %299 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %297, ptr noundef nonnull @.str.205, i32 noundef %conv173) #16
  %300 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %300)
  %301 = load ptr, ptr %smu, align 8
  %302 = ptrtoint ptr %301 to i32
  call void @__asan_load4_noabort(i32 %302)
  %303 = load ptr, ptr %301, align 8
  %SocLIVmin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 24
  %304 = ptrtoint ptr %SocLIVmin to i32
  call void @__asan_load2_noabort(i32 %304)
  %305 = load i16, ptr %SocLIVmin, align 4
  %conv179 = zext i16 %305 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %303, ptr noundef nonnull @.str.208, i32 noundef %conv179) #16
  %306 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %306)
  %307 = load ptr, ptr %smu, align 8
  %308 = ptrtoint ptr %307 to i32
  call void @__asan_load4_noabort(i32 %308)
  %309 = load ptr, ptr %307, align 8
  %GceaLinkMgrIdleThreshold = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 26
  %310 = ptrtoint ptr %GceaLinkMgrIdleThreshold to i32
  call void @__asan_load1_noabort(i32 %310)
  %311 = load i8, ptr %GceaLinkMgrIdleThreshold, align 4
  %conv185 = zext i8 %311 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %309, ptr noundef nonnull @.str.214, i32 noundef %conv185) #16
  %312 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %312)
  %313 = load ptr, ptr %smu, align 8
  %314 = ptrtoint ptr %313 to i32
  call void @__asan_load4_noabort(i32 %314)
  %315 = load ptr, ptr %313, align 8
  %MinVoltageGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 28
  %316 = ptrtoint ptr %MinVoltageGfx to i32
  call void @__asan_load2_noabort(i32 %316)
  %317 = load i16, ptr %MinVoltageGfx, align 4
  %conv191 = zext i16 %317 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %315, ptr noundef nonnull @.str.226, i32 noundef %conv191) #16
  %318 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %318)
  %319 = load ptr, ptr %smu, align 8
  %320 = ptrtoint ptr %319 to i32
  call void @__asan_load4_noabort(i32 %320)
  %321 = load ptr, ptr %319, align 8
  %MinVoltageSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 29
  %322 = ptrtoint ptr %MinVoltageSoc to i32
  call void @__asan_load2_noabort(i32 %322)
  %323 = load i16, ptr %MinVoltageSoc, align 2
  %conv197 = zext i16 %323 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %321, ptr noundef nonnull @.str.229, i32 noundef %conv197) #16
  %324 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %324)
  %325 = load ptr, ptr %smu, align 8
  %326 = ptrtoint ptr %325 to i32
  call void @__asan_load4_noabort(i32 %326)
  %327 = load ptr, ptr %325, align 8
  %MaxVoltageGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 30
  %328 = ptrtoint ptr %MaxVoltageGfx to i32
  call void @__asan_load2_noabort(i32 %328)
  %329 = load i16, ptr %MaxVoltageGfx, align 4
  %conv203 = zext i16 %329 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %327, ptr noundef nonnull @.str.232, i32 noundef %conv203) #16
  %330 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %330)
  %331 = load ptr, ptr %smu, align 8
  %332 = ptrtoint ptr %331 to i32
  call void @__asan_load4_noabort(i32 %332)
  %333 = load ptr, ptr %331, align 8
  %MaxVoltageSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 31
  %334 = ptrtoint ptr %MaxVoltageSoc to i32
  call void @__asan_load2_noabort(i32 %334)
  %335 = load i16, ptr %MaxVoltageSoc, align 2
  %conv209 = zext i16 %335 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %333, ptr noundef nonnull @.str.235, i32 noundef %conv209) #16
  %336 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %336)
  %337 = load ptr, ptr %smu, align 8
  %338 = ptrtoint ptr %337 to i32
  call void @__asan_load4_noabort(i32 %338)
  %339 = load ptr, ptr %337, align 8
  %LoadLineResistanceGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 32
  %340 = ptrtoint ptr %LoadLineResistanceGfx to i32
  call void @__asan_load2_noabort(i32 %340)
  %341 = load i16, ptr %LoadLineResistanceGfx, align 4
  %conv215 = zext i16 %341 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %339, ptr noundef nonnull @.str.238, i32 noundef %conv215) #16
  %342 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %342)
  %343 = load ptr, ptr %smu, align 8
  %344 = ptrtoint ptr %343 to i32
  call void @__asan_load4_noabort(i32 %344)
  %345 = load ptr, ptr %343, align 8
  %LoadLineResistanceSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 33
  %346 = ptrtoint ptr %LoadLineResistanceSoc to i32
  call void @__asan_load2_noabort(i32 %346)
  %347 = load i16, ptr %LoadLineResistanceSoc, align 2
  %conv221 = zext i16 %347 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %345, ptr noundef nonnull @.str.241, i32 noundef %conv221) #16
  %348 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %348)
  %349 = load ptr, ptr %smu, align 8
  %350 = ptrtoint ptr %349 to i32
  call void @__asan_load4_noabort(i32 %350)
  %351 = load ptr, ptr %349, align 8
  %VDDGFX_TVmin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 34
  %352 = ptrtoint ptr %VDDGFX_TVmin to i32
  call void @__asan_load2_noabort(i32 %352)
  %353 = load i16, ptr %VDDGFX_TVmin, align 4
  %conv227 = zext i16 %353 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %351, ptr noundef nonnull @.str.244, i32 noundef %conv227) #16
  %354 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %354)
  %355 = load ptr, ptr %smu, align 8
  %356 = ptrtoint ptr %355 to i32
  call void @__asan_load4_noabort(i32 %356)
  %357 = load ptr, ptr %355, align 8
  %VDDSOC_TVmin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 35
  %358 = ptrtoint ptr %VDDSOC_TVmin to i32
  call void @__asan_load2_noabort(i32 %358)
  %359 = load i16, ptr %VDDSOC_TVmin, align 2
  %conv233 = zext i16 %359 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %357, ptr noundef nonnull @.str.247, i32 noundef %conv233) #16
  %360 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %360)
  %361 = load ptr, ptr %smu, align 8
  %362 = ptrtoint ptr %361 to i32
  call void @__asan_load4_noabort(i32 %362)
  %363 = load ptr, ptr %361, align 8
  %VDDGFX_Vmin_HiTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 36
  %364 = ptrtoint ptr %VDDGFX_Vmin_HiTemp to i32
  call void @__asan_load2_noabort(i32 %364)
  %365 = load i16, ptr %VDDGFX_Vmin_HiTemp, align 4
  %conv239 = zext i16 %365 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %363, ptr noundef nonnull @.str.250, i32 noundef %conv239) #16
  %366 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %366)
  %367 = load ptr, ptr %smu, align 8
  %368 = ptrtoint ptr %367 to i32
  call void @__asan_load4_noabort(i32 %368)
  %369 = load ptr, ptr %367, align 8
  %VDDGFX_Vmin_LoTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 37
  %370 = ptrtoint ptr %VDDGFX_Vmin_LoTemp to i32
  call void @__asan_load2_noabort(i32 %370)
  %371 = load i16, ptr %VDDGFX_Vmin_LoTemp, align 2
  %conv245 = zext i16 %371 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %369, ptr noundef nonnull @.str.253, i32 noundef %conv245) #16
  %372 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %372)
  %373 = load ptr, ptr %smu, align 8
  %374 = ptrtoint ptr %373 to i32
  call void @__asan_load4_noabort(i32 %374)
  %375 = load ptr, ptr %373, align 8
  %VDDSOC_Vmin_HiTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 38
  %376 = ptrtoint ptr %VDDSOC_Vmin_HiTemp to i32
  call void @__asan_load2_noabort(i32 %376)
  %377 = load i16, ptr %VDDSOC_Vmin_HiTemp, align 4
  %conv251 = zext i16 %377 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %375, ptr noundef nonnull @.str.256, i32 noundef %conv251) #16
  %378 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %378)
  %379 = load ptr, ptr %smu, align 8
  %380 = ptrtoint ptr %379 to i32
  call void @__asan_load4_noabort(i32 %380)
  %381 = load ptr, ptr %379, align 8
  %VDDSOC_Vmin_LoTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 39
  %382 = ptrtoint ptr %VDDSOC_Vmin_LoTemp to i32
  call void @__asan_load2_noabort(i32 %382)
  %383 = load i16, ptr %VDDSOC_Vmin_LoTemp, align 2
  %conv257 = zext i16 %383 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %381, ptr noundef nonnull @.str.259, i32 noundef %conv257) #16
  %384 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %384)
  %385 = load ptr, ptr %smu, align 8
  %386 = ptrtoint ptr %385 to i32
  call void @__asan_load4_noabort(i32 %386)
  %387 = load ptr, ptr %385, align 8
  %VDDGFX_TVminHystersis = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 40
  %388 = ptrtoint ptr %VDDGFX_TVminHystersis to i32
  call void @__asan_load2_noabort(i32 %388)
  %389 = load i16, ptr %VDDGFX_TVminHystersis, align 4
  %conv263 = zext i16 %389 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %387, ptr noundef nonnull @.str.262, i32 noundef %conv263) #16
  %390 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %390)
  %391 = load ptr, ptr %smu, align 8
  %392 = ptrtoint ptr %391 to i32
  call void @__asan_load4_noabort(i32 %392)
  %393 = load ptr, ptr %391, align 8
  %VDDSOC_TVminHystersis = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 41
  %394 = ptrtoint ptr %VDDSOC_TVminHystersis to i32
  call void @__asan_load2_noabort(i32 %394)
  %395 = load i16, ptr %VDDSOC_TVminHystersis, align 2
  %conv269 = zext i16 %395 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %393, ptr noundef nonnull @.str.265, i32 noundef %conv269) #16
  %396 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %396)
  %397 = load ptr, ptr %smu, align 8
  %398 = ptrtoint ptr %397 to i32
  call void @__asan_load4_noabort(i32 %398)
  %399 = load ptr, ptr %397, align 8
  %DpmDescriptor = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42
  %400 = ptrtoint ptr %DpmDescriptor to i32
  call void @__asan_load1_noabort(i32 %400)
  %401 = load i8, ptr %DpmDescriptor, align 4
  %conv276 = zext i8 %401 to i32
  %SnapToDiscrete = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 1
  %402 = ptrtoint ptr %SnapToDiscrete to i32
  call void @__asan_load1_noabort(i32 %402)
  %403 = load i8, ptr %SnapToDiscrete, align 1
  %conv279 = zext i8 %403 to i32
  %NumDiscreteLevels = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 2
  %404 = ptrtoint ptr %NumDiscreteLevels to i32
  call void @__asan_load1_noabort(i32 %404)
  %405 = load i8, ptr %NumDiscreteLevels, align 2
  %conv282 = zext i8 %405 to i32
  %Padding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 3
  %406 = ptrtoint ptr %Padding to i32
  call void @__asan_load1_noabort(i32 %406)
  %407 = load i8, ptr %Padding, align 1
  %conv285 = zext i8 %407 to i32
  %ConversionToAvfsClk = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 4
  %408 = ptrtoint ptr %ConversionToAvfsClk to i32
  call void @__asan_load4_noabort(i32 %408)
  %409 = load i32, ptr %ConversionToAvfsClk, align 4
  %b = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 4, i32 1
  %410 = ptrtoint ptr %b to i32
  call void @__asan_load4_noabort(i32 %410)
  %411 = load i32, ptr %b, align 4
  %SsCurve = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 5
  %412 = ptrtoint ptr %SsCurve to i32
  call void @__asan_load4_noabort(i32 %412)
  %413 = load i32, ptr %SsCurve, align 4
  %b296 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 5, i32 1
  %414 = ptrtoint ptr %b296 to i32
  call void @__asan_load4_noabort(i32 %414)
  %415 = load i32, ptr %b296, align 4
  %c = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 5, i32 2
  %416 = ptrtoint ptr %c to i32
  call void @__asan_load4_noabort(i32 %416)
  %417 = load i32, ptr %c, align 4
  %SsFmin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 6
  %418 = ptrtoint ptr %SsFmin to i32
  call void @__asan_load2_noabort(i32 %418)
  %419 = load i16, ptr %SsFmin, align 4
  %conv302 = zext i16 %419 to i32
  %Padding16 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 0, i32 7
  %420 = ptrtoint ptr %Padding16 to i32
  call void @__asan_load2_noabort(i32 %420)
  %421 = load i16, ptr %Padding16, align 2
  %conv305 = zext i16 %421 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %399, ptr noundef nonnull @.str.268, i32 noundef %conv276, i32 noundef %conv279, i32 noundef %conv282, i32 noundef %conv285, i32 noundef %409, i32 noundef %411, i32 noundef %413, i32 noundef %415, i32 noundef %417, i32 noundef %conv302, i32 noundef %conv305) #16
  %422 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %422)
  %423 = load ptr, ptr %smu, align 8
  %424 = ptrtoint ptr %423 to i32
  call void @__asan_load4_noabort(i32 %424)
  %425 = load ptr, ptr %423, align 8
  %arrayidx312 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1
  %426 = ptrtoint ptr %arrayidx312 to i32
  call void @__asan_load1_noabort(i32 %426)
  %427 = load i8, ptr %arrayidx312, align 4
  %conv314 = zext i8 %427 to i32
  %SnapToDiscrete317 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 1
  %428 = ptrtoint ptr %SnapToDiscrete317 to i32
  call void @__asan_load1_noabort(i32 %428)
  %429 = load i8, ptr %SnapToDiscrete317, align 1
  %conv318 = zext i8 %429 to i32
  %NumDiscreteLevels321 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 2
  %430 = ptrtoint ptr %NumDiscreteLevels321 to i32
  call void @__asan_load1_noabort(i32 %430)
  %431 = load i8, ptr %NumDiscreteLevels321, align 2
  %conv322 = zext i8 %431 to i32
  %Padding325 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 3
  %432 = ptrtoint ptr %Padding325 to i32
  call void @__asan_load1_noabort(i32 %432)
  %433 = load i8, ptr %Padding325, align 1
  %conv326 = zext i8 %433 to i32
  %ConversionToAvfsClk329 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 4
  %434 = ptrtoint ptr %ConversionToAvfsClk329 to i32
  call void @__asan_load4_noabort(i32 %434)
  %435 = load i32, ptr %ConversionToAvfsClk329, align 4
  %b334 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 4, i32 1
  %436 = ptrtoint ptr %b334 to i32
  call void @__asan_load4_noabort(i32 %436)
  %437 = load i32, ptr %b334, align 4
  %SsCurve337 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 5
  %438 = ptrtoint ptr %SsCurve337 to i32
  call void @__asan_load4_noabort(i32 %438)
  %439 = load i32, ptr %SsCurve337, align 4
  %b342 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 5, i32 1
  %440 = ptrtoint ptr %b342 to i32
  call void @__asan_load4_noabort(i32 %440)
  %441 = load i32, ptr %b342, align 4
  %c346 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 5, i32 2
  %442 = ptrtoint ptr %c346 to i32
  call void @__asan_load4_noabort(i32 %442)
  %443 = load i32, ptr %c346, align 4
  %SsFmin349 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 6
  %444 = ptrtoint ptr %SsFmin349 to i32
  call void @__asan_load2_noabort(i32 %444)
  %445 = load i16, ptr %SsFmin349, align 4
  %conv350 = zext i16 %445 to i32
  %Padding16353 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 1, i32 7
  %446 = ptrtoint ptr %Padding16353 to i32
  call void @__asan_load2_noabort(i32 %446)
  %447 = load i16, ptr %Padding16353, align 2
  %conv354 = zext i16 %447 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %425, ptr noundef nonnull @.str.271, i32 noundef %conv314, i32 noundef %conv318, i32 noundef %conv322, i32 noundef %conv326, i32 noundef %435, i32 noundef %437, i32 noundef %439, i32 noundef %441, i32 noundef %443, i32 noundef %conv350, i32 noundef %conv354) #16
  %448 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %448)
  %449 = load ptr, ptr %smu, align 8
  %450 = ptrtoint ptr %449 to i32
  call void @__asan_load4_noabort(i32 %450)
  %451 = load ptr, ptr %449, align 8
  %arrayidx361 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2
  %452 = ptrtoint ptr %arrayidx361 to i32
  call void @__asan_load1_noabort(i32 %452)
  %453 = load i8, ptr %arrayidx361, align 4
  %conv363 = zext i8 %453 to i32
  %SnapToDiscrete366 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 1
  %454 = ptrtoint ptr %SnapToDiscrete366 to i32
  call void @__asan_load1_noabort(i32 %454)
  %455 = load i8, ptr %SnapToDiscrete366, align 1
  %conv367 = zext i8 %455 to i32
  %NumDiscreteLevels370 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 2
  %456 = ptrtoint ptr %NumDiscreteLevels370 to i32
  call void @__asan_load1_noabort(i32 %456)
  %457 = load i8, ptr %NumDiscreteLevels370, align 2
  %conv371 = zext i8 %457 to i32
  %Padding374 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 3
  %458 = ptrtoint ptr %Padding374 to i32
  call void @__asan_load1_noabort(i32 %458)
  %459 = load i8, ptr %Padding374, align 1
  %conv375 = zext i8 %459 to i32
  %ConversionToAvfsClk378 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 4
  %460 = ptrtoint ptr %ConversionToAvfsClk378 to i32
  call void @__asan_load4_noabort(i32 %460)
  %461 = load i32, ptr %ConversionToAvfsClk378, align 4
  %b383 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 4, i32 1
  %462 = ptrtoint ptr %b383 to i32
  call void @__asan_load4_noabort(i32 %462)
  %463 = load i32, ptr %b383, align 4
  %SsCurve386 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 5
  %464 = ptrtoint ptr %SsCurve386 to i32
  call void @__asan_load4_noabort(i32 %464)
  %465 = load i32, ptr %SsCurve386, align 4
  %b391 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 5, i32 1
  %466 = ptrtoint ptr %b391 to i32
  call void @__asan_load4_noabort(i32 %466)
  %467 = load i32, ptr %b391, align 4
  %c395 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 5, i32 2
  %468 = ptrtoint ptr %c395 to i32
  call void @__asan_load4_noabort(i32 %468)
  %469 = load i32, ptr %c395, align 4
  %SsFmin398 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 6
  %470 = ptrtoint ptr %SsFmin398 to i32
  call void @__asan_load2_noabort(i32 %470)
  %471 = load i16, ptr %SsFmin398, align 4
  %conv399 = zext i16 %471 to i32
  %Padding16402 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 2, i32 7
  %472 = ptrtoint ptr %Padding16402 to i32
  call void @__asan_load2_noabort(i32 %472)
  %473 = load i16, ptr %Padding16402, align 2
  %conv403 = zext i16 %473 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %451, ptr noundef nonnull @.str.274, i32 noundef %conv363, i32 noundef %conv367, i32 noundef %conv371, i32 noundef %conv375, i32 noundef %461, i32 noundef %463, i32 noundef %465, i32 noundef %467, i32 noundef %469, i32 noundef %conv399, i32 noundef %conv403) #16
  %474 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %474)
  %475 = load ptr, ptr %smu, align 8
  %476 = ptrtoint ptr %475 to i32
  call void @__asan_load4_noabort(i32 %476)
  %477 = load ptr, ptr %475, align 8
  %arrayidx410 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3
  %478 = ptrtoint ptr %arrayidx410 to i32
  call void @__asan_load1_noabort(i32 %478)
  %479 = load i8, ptr %arrayidx410, align 4
  %conv412 = zext i8 %479 to i32
  %SnapToDiscrete415 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 1
  %480 = ptrtoint ptr %SnapToDiscrete415 to i32
  call void @__asan_load1_noabort(i32 %480)
  %481 = load i8, ptr %SnapToDiscrete415, align 1
  %conv416 = zext i8 %481 to i32
  %NumDiscreteLevels419 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 2
  %482 = ptrtoint ptr %NumDiscreteLevels419 to i32
  call void @__asan_load1_noabort(i32 %482)
  %483 = load i8, ptr %NumDiscreteLevels419, align 2
  %conv420 = zext i8 %483 to i32
  %Padding423 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 3
  %484 = ptrtoint ptr %Padding423 to i32
  call void @__asan_load1_noabort(i32 %484)
  %485 = load i8, ptr %Padding423, align 1
  %conv424 = zext i8 %485 to i32
  %ConversionToAvfsClk427 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 4
  %486 = ptrtoint ptr %ConversionToAvfsClk427 to i32
  call void @__asan_load4_noabort(i32 %486)
  %487 = load i32, ptr %ConversionToAvfsClk427, align 4
  %b432 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 4, i32 1
  %488 = ptrtoint ptr %b432 to i32
  call void @__asan_load4_noabort(i32 %488)
  %489 = load i32, ptr %b432, align 4
  %SsCurve435 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 5
  %490 = ptrtoint ptr %SsCurve435 to i32
  call void @__asan_load4_noabort(i32 %490)
  %491 = load i32, ptr %SsCurve435, align 4
  %b440 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 5, i32 1
  %492 = ptrtoint ptr %b440 to i32
  call void @__asan_load4_noabort(i32 %492)
  %493 = load i32, ptr %b440, align 4
  %c444 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 5, i32 2
  %494 = ptrtoint ptr %c444 to i32
  call void @__asan_load4_noabort(i32 %494)
  %495 = load i32, ptr %c444, align 4
  %SsFmin447 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 6
  %496 = ptrtoint ptr %SsFmin447 to i32
  call void @__asan_load2_noabort(i32 %496)
  %497 = load i16, ptr %SsFmin447, align 4
  %conv448 = zext i16 %497 to i32
  %Padding16451 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 3, i32 7
  %498 = ptrtoint ptr %Padding16451 to i32
  call void @__asan_load2_noabort(i32 %498)
  %499 = load i16, ptr %Padding16451, align 2
  %conv452 = zext i16 %499 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %477, ptr noundef nonnull @.str.277, i32 noundef %conv412, i32 noundef %conv416, i32 noundef %conv420, i32 noundef %conv424, i32 noundef %487, i32 noundef %489, i32 noundef %491, i32 noundef %493, i32 noundef %495, i32 noundef %conv448, i32 noundef %conv452) #16
  %500 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %500)
  %501 = load ptr, ptr %smu, align 8
  %502 = ptrtoint ptr %501 to i32
  call void @__asan_load4_noabort(i32 %502)
  %503 = load ptr, ptr %501, align 8
  %arrayidx459 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4
  %504 = ptrtoint ptr %arrayidx459 to i32
  call void @__asan_load1_noabort(i32 %504)
  %505 = load i8, ptr %arrayidx459, align 4
  %conv461 = zext i8 %505 to i32
  %SnapToDiscrete464 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 1
  %506 = ptrtoint ptr %SnapToDiscrete464 to i32
  call void @__asan_load1_noabort(i32 %506)
  %507 = load i8, ptr %SnapToDiscrete464, align 1
  %conv465 = zext i8 %507 to i32
  %NumDiscreteLevels468 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 2
  %508 = ptrtoint ptr %NumDiscreteLevels468 to i32
  call void @__asan_load1_noabort(i32 %508)
  %509 = load i8, ptr %NumDiscreteLevels468, align 2
  %conv469 = zext i8 %509 to i32
  %Padding472 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 3
  %510 = ptrtoint ptr %Padding472 to i32
  call void @__asan_load1_noabort(i32 %510)
  %511 = load i8, ptr %Padding472, align 1
  %conv473 = zext i8 %511 to i32
  %ConversionToAvfsClk476 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 4
  %512 = ptrtoint ptr %ConversionToAvfsClk476 to i32
  call void @__asan_load4_noabort(i32 %512)
  %513 = load i32, ptr %ConversionToAvfsClk476, align 4
  %b481 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 4, i32 1
  %514 = ptrtoint ptr %b481 to i32
  call void @__asan_load4_noabort(i32 %514)
  %515 = load i32, ptr %b481, align 4
  %SsCurve484 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 5
  %516 = ptrtoint ptr %SsCurve484 to i32
  call void @__asan_load4_noabort(i32 %516)
  %517 = load i32, ptr %SsCurve484, align 4
  %b489 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 5, i32 1
  %518 = ptrtoint ptr %b489 to i32
  call void @__asan_load4_noabort(i32 %518)
  %519 = load i32, ptr %b489, align 4
  %c493 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 5, i32 2
  %520 = ptrtoint ptr %c493 to i32
  call void @__asan_load4_noabort(i32 %520)
  %521 = load i32, ptr %c493, align 4
  %SsFmin496 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 6
  %522 = ptrtoint ptr %SsFmin496 to i32
  call void @__asan_load2_noabort(i32 %522)
  %523 = load i16, ptr %SsFmin496, align 4
  %conv497 = zext i16 %523 to i32
  %Padding16500 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 4, i32 7
  %524 = ptrtoint ptr %Padding16500 to i32
  call void @__asan_load2_noabort(i32 %524)
  %525 = load i16, ptr %Padding16500, align 2
  %conv501 = zext i16 %525 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %503, ptr noundef nonnull @.str.280, i32 noundef %conv461, i32 noundef %conv465, i32 noundef %conv469, i32 noundef %conv473, i32 noundef %513, i32 noundef %515, i32 noundef %517, i32 noundef %519, i32 noundef %521, i32 noundef %conv497, i32 noundef %conv501) #16
  %526 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %526)
  %527 = load ptr, ptr %smu, align 8
  %528 = ptrtoint ptr %527 to i32
  call void @__asan_load4_noabort(i32 %528)
  %529 = load ptr, ptr %527, align 8
  %arrayidx508 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5
  %530 = ptrtoint ptr %arrayidx508 to i32
  call void @__asan_load1_noabort(i32 %530)
  %531 = load i8, ptr %arrayidx508, align 4
  %conv510 = zext i8 %531 to i32
  %SnapToDiscrete513 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 1
  %532 = ptrtoint ptr %SnapToDiscrete513 to i32
  call void @__asan_load1_noabort(i32 %532)
  %533 = load i8, ptr %SnapToDiscrete513, align 1
  %conv514 = zext i8 %533 to i32
  %NumDiscreteLevels517 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 2
  %534 = ptrtoint ptr %NumDiscreteLevels517 to i32
  call void @__asan_load1_noabort(i32 %534)
  %535 = load i8, ptr %NumDiscreteLevels517, align 2
  %conv518 = zext i8 %535 to i32
  %Padding521 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 3
  %536 = ptrtoint ptr %Padding521 to i32
  call void @__asan_load1_noabort(i32 %536)
  %537 = load i8, ptr %Padding521, align 1
  %conv522 = zext i8 %537 to i32
  %ConversionToAvfsClk525 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 4
  %538 = ptrtoint ptr %ConversionToAvfsClk525 to i32
  call void @__asan_load4_noabort(i32 %538)
  %539 = load i32, ptr %ConversionToAvfsClk525, align 4
  %b530 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 4, i32 1
  %540 = ptrtoint ptr %b530 to i32
  call void @__asan_load4_noabort(i32 %540)
  %541 = load i32, ptr %b530, align 4
  %SsCurve533 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 5
  %542 = ptrtoint ptr %SsCurve533 to i32
  call void @__asan_load4_noabort(i32 %542)
  %543 = load i32, ptr %SsCurve533, align 4
  %b538 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 5, i32 1
  %544 = ptrtoint ptr %b538 to i32
  call void @__asan_load4_noabort(i32 %544)
  %545 = load i32, ptr %b538, align 4
  %c542 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 5, i32 2
  %546 = ptrtoint ptr %c542 to i32
  call void @__asan_load4_noabort(i32 %546)
  %547 = load i32, ptr %c542, align 4
  %SsFmin545 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 6
  %548 = ptrtoint ptr %SsFmin545 to i32
  call void @__asan_load2_noabort(i32 %548)
  %549 = load i16, ptr %SsFmin545, align 4
  %conv546 = zext i16 %549 to i32
  %Padding16549 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 5, i32 7
  %550 = ptrtoint ptr %Padding16549 to i32
  call void @__asan_load2_noabort(i32 %550)
  %551 = load i16, ptr %Padding16549, align 2
  %conv550 = zext i16 %551 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %529, ptr noundef nonnull @.str.283, i32 noundef %conv510, i32 noundef %conv514, i32 noundef %conv518, i32 noundef %conv522, i32 noundef %539, i32 noundef %541, i32 noundef %543, i32 noundef %545, i32 noundef %547, i32 noundef %conv546, i32 noundef %conv550) #16
  %552 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %552)
  %553 = load ptr, ptr %smu, align 8
  %554 = ptrtoint ptr %553 to i32
  call void @__asan_load4_noabort(i32 %554)
  %555 = load ptr, ptr %553, align 8
  %arrayidx557 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6
  %556 = ptrtoint ptr %arrayidx557 to i32
  call void @__asan_load1_noabort(i32 %556)
  %557 = load i8, ptr %arrayidx557, align 4
  %conv559 = zext i8 %557 to i32
  %SnapToDiscrete562 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 1
  %558 = ptrtoint ptr %SnapToDiscrete562 to i32
  call void @__asan_load1_noabort(i32 %558)
  %559 = load i8, ptr %SnapToDiscrete562, align 1
  %conv563 = zext i8 %559 to i32
  %NumDiscreteLevels566 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 2
  %560 = ptrtoint ptr %NumDiscreteLevels566 to i32
  call void @__asan_load1_noabort(i32 %560)
  %561 = load i8, ptr %NumDiscreteLevels566, align 2
  %conv567 = zext i8 %561 to i32
  %Padding570 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 3
  %562 = ptrtoint ptr %Padding570 to i32
  call void @__asan_load1_noabort(i32 %562)
  %563 = load i8, ptr %Padding570, align 1
  %conv571 = zext i8 %563 to i32
  %ConversionToAvfsClk574 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 4
  %564 = ptrtoint ptr %ConversionToAvfsClk574 to i32
  call void @__asan_load4_noabort(i32 %564)
  %565 = load i32, ptr %ConversionToAvfsClk574, align 4
  %b579 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 4, i32 1
  %566 = ptrtoint ptr %b579 to i32
  call void @__asan_load4_noabort(i32 %566)
  %567 = load i32, ptr %b579, align 4
  %SsCurve582 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 5
  %568 = ptrtoint ptr %SsCurve582 to i32
  call void @__asan_load4_noabort(i32 %568)
  %569 = load i32, ptr %SsCurve582, align 4
  %b587 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 5, i32 1
  %570 = ptrtoint ptr %b587 to i32
  call void @__asan_load4_noabort(i32 %570)
  %571 = load i32, ptr %b587, align 4
  %c591 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 5, i32 2
  %572 = ptrtoint ptr %c591 to i32
  call void @__asan_load4_noabort(i32 %572)
  %573 = load i32, ptr %c591, align 4
  %SsFmin594 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 6
  %574 = ptrtoint ptr %SsFmin594 to i32
  call void @__asan_load2_noabort(i32 %574)
  %575 = load i16, ptr %SsFmin594, align 4
  %conv595 = zext i16 %575 to i32
  %Padding16598 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 6, i32 7
  %576 = ptrtoint ptr %Padding16598 to i32
  call void @__asan_load2_noabort(i32 %576)
  %577 = load i16, ptr %Padding16598, align 2
  %conv599 = zext i16 %577 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %555, ptr noundef nonnull @.str.286, i32 noundef %conv559, i32 noundef %conv563, i32 noundef %conv567, i32 noundef %conv571, i32 noundef %565, i32 noundef %567, i32 noundef %569, i32 noundef %571, i32 noundef %573, i32 noundef %conv595, i32 noundef %conv599) #16
  %578 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %578)
  %579 = load ptr, ptr %smu, align 8
  %580 = ptrtoint ptr %579 to i32
  call void @__asan_load4_noabort(i32 %580)
  %581 = load ptr, ptr %579, align 8
  %arrayidx606 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7
  %582 = ptrtoint ptr %arrayidx606 to i32
  call void @__asan_load1_noabort(i32 %582)
  %583 = load i8, ptr %arrayidx606, align 4
  %conv608 = zext i8 %583 to i32
  %SnapToDiscrete611 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 1
  %584 = ptrtoint ptr %SnapToDiscrete611 to i32
  call void @__asan_load1_noabort(i32 %584)
  %585 = load i8, ptr %SnapToDiscrete611, align 1
  %conv612 = zext i8 %585 to i32
  %NumDiscreteLevels615 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 2
  %586 = ptrtoint ptr %NumDiscreteLevels615 to i32
  call void @__asan_load1_noabort(i32 %586)
  %587 = load i8, ptr %NumDiscreteLevels615, align 2
  %conv616 = zext i8 %587 to i32
  %Padding619 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 3
  %588 = ptrtoint ptr %Padding619 to i32
  call void @__asan_load1_noabort(i32 %588)
  %589 = load i8, ptr %Padding619, align 1
  %conv620 = zext i8 %589 to i32
  %ConversionToAvfsClk623 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 4
  %590 = ptrtoint ptr %ConversionToAvfsClk623 to i32
  call void @__asan_load4_noabort(i32 %590)
  %591 = load i32, ptr %ConversionToAvfsClk623, align 4
  %b628 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 4, i32 1
  %592 = ptrtoint ptr %b628 to i32
  call void @__asan_load4_noabort(i32 %592)
  %593 = load i32, ptr %b628, align 4
  %SsCurve631 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 5
  %594 = ptrtoint ptr %SsCurve631 to i32
  call void @__asan_load4_noabort(i32 %594)
  %595 = load i32, ptr %SsCurve631, align 4
  %b636 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 5, i32 1
  %596 = ptrtoint ptr %b636 to i32
  call void @__asan_load4_noabort(i32 %596)
  %597 = load i32, ptr %b636, align 4
  %c640 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 5, i32 2
  %598 = ptrtoint ptr %c640 to i32
  call void @__asan_load4_noabort(i32 %598)
  %599 = load i32, ptr %c640, align 4
  %SsFmin643 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 6
  %600 = ptrtoint ptr %SsFmin643 to i32
  call void @__asan_load2_noabort(i32 %600)
  %601 = load i16, ptr %SsFmin643, align 4
  %conv644 = zext i16 %601 to i32
  %Padding16647 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 42, i32 7, i32 7
  %602 = ptrtoint ptr %Padding16647 to i32
  call void @__asan_load2_noabort(i32 %602)
  %603 = load i16, ptr %Padding16647, align 2
  %conv648 = zext i16 %603 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %581, ptr noundef nonnull @.str.289, i32 noundef %conv608, i32 noundef %conv612, i32 noundef %conv616, i32 noundef %conv620, i32 noundef %591, i32 noundef %593, i32 noundef %595, i32 noundef %597, i32 noundef %599, i32 noundef %conv644, i32 noundef %conv648) #16
  %604 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %604)
  %605 = load ptr, ptr %smu, align 8
  %606 = ptrtoint ptr %605 to i32
  call void @__asan_load4_noabort(i32 %606)
  %607 = load ptr, ptr %605, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %607, ptr noundef nonnull @.str.292) #16
  %608 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %608)
  %609 = load ptr, ptr %smu, align 8
  %610 = ptrtoint ptr %609 to i32
  call void @__asan_load4_noabort(i32 %610)
  %611 = load ptr, ptr %609, align 8
  %arrayidx663 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 0
  %612 = ptrtoint ptr %arrayidx663 to i32
  call void @__asan_load2_noabort(i32 %612)
  %613 = load i16, ptr %arrayidx663, align 2
  %conv664 = zext i16 %613 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %611, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv664) #16
  %614 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %614)
  %615 = load ptr, ptr %smu, align 8
  %616 = ptrtoint ptr %615 to i32
  call void @__asan_load4_noabort(i32 %616)
  %617 = load ptr, ptr %615, align 8
  %arrayidx663.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 1
  %618 = ptrtoint ptr %arrayidx663.1 to i32
  call void @__asan_load2_noabort(i32 %618)
  %619 = load i16, ptr %arrayidx663.1, align 2
  %conv664.1 = zext i16 %619 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %617, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv664.1) #16
  %620 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %620)
  %621 = load ptr, ptr %smu, align 8
  %622 = ptrtoint ptr %621 to i32
  call void @__asan_load4_noabort(i32 %622)
  %623 = load ptr, ptr %621, align 8
  %arrayidx663.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 2
  %624 = ptrtoint ptr %arrayidx663.2 to i32
  call void @__asan_load2_noabort(i32 %624)
  %625 = load i16, ptr %arrayidx663.2, align 2
  %conv664.2 = zext i16 %625 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %623, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv664.2) #16
  %626 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %626)
  %627 = load ptr, ptr %smu, align 8
  %628 = ptrtoint ptr %627 to i32
  call void @__asan_load4_noabort(i32 %628)
  %629 = load ptr, ptr %627, align 8
  %arrayidx663.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 3
  %630 = ptrtoint ptr %arrayidx663.3 to i32
  call void @__asan_load2_noabort(i32 %630)
  %631 = load i16, ptr %arrayidx663.3, align 2
  %conv664.3 = zext i16 %631 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %629, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv664.3) #16
  %632 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %632)
  %633 = load ptr, ptr %smu, align 8
  %634 = ptrtoint ptr %633 to i32
  call void @__asan_load4_noabort(i32 %634)
  %635 = load ptr, ptr %633, align 8
  %arrayidx663.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 4
  %636 = ptrtoint ptr %arrayidx663.4 to i32
  call void @__asan_load2_noabort(i32 %636)
  %637 = load i16, ptr %arrayidx663.4, align 2
  %conv664.4 = zext i16 %637 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %635, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv664.4) #16
  %638 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %638)
  %639 = load ptr, ptr %smu, align 8
  %640 = ptrtoint ptr %639 to i32
  call void @__asan_load4_noabort(i32 %640)
  %641 = load ptr, ptr %639, align 8
  %arrayidx663.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 5
  %642 = ptrtoint ptr %arrayidx663.5 to i32
  call void @__asan_load2_noabort(i32 %642)
  %643 = load i16, ptr %arrayidx663.5, align 2
  %conv664.5 = zext i16 %643 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %641, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv664.5) #16
  %644 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %644)
  %645 = load ptr, ptr %smu, align 8
  %646 = ptrtoint ptr %645 to i32
  call void @__asan_load4_noabort(i32 %646)
  %647 = load ptr, ptr %645, align 8
  %arrayidx663.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 6
  %648 = ptrtoint ptr %arrayidx663.6 to i32
  call void @__asan_load2_noabort(i32 %648)
  %649 = load i16, ptr %arrayidx663.6, align 2
  %conv664.6 = zext i16 %649 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %647, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv664.6) #16
  %650 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %650)
  %651 = load ptr, ptr %smu, align 8
  %652 = ptrtoint ptr %651 to i32
  call void @__asan_load4_noabort(i32 %652)
  %653 = load ptr, ptr %651, align 8
  %arrayidx663.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 7
  %654 = ptrtoint ptr %arrayidx663.7 to i32
  call void @__asan_load2_noabort(i32 %654)
  %655 = load i16, ptr %arrayidx663.7, align 2
  %conv664.7 = zext i16 %655 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %653, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv664.7) #16
  %656 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %656)
  %657 = load ptr, ptr %smu, align 8
  %658 = ptrtoint ptr %657 to i32
  call void @__asan_load4_noabort(i32 %658)
  %659 = load ptr, ptr %657, align 8
  %arrayidx663.8 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 8
  %660 = ptrtoint ptr %arrayidx663.8 to i32
  call void @__asan_load2_noabort(i32 %660)
  %661 = load i16, ptr %arrayidx663.8, align 2
  %conv664.8 = zext i16 %661 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %659, ptr noundef nonnull @.str.295, i32 noundef 8, i32 noundef %conv664.8) #16
  %662 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %662)
  %663 = load ptr, ptr %smu, align 8
  %664 = ptrtoint ptr %663 to i32
  call void @__asan_load4_noabort(i32 %664)
  %665 = load ptr, ptr %663, align 8
  %arrayidx663.9 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 9
  %666 = ptrtoint ptr %arrayidx663.9 to i32
  call void @__asan_load2_noabort(i32 %666)
  %667 = load i16, ptr %arrayidx663.9, align 2
  %conv664.9 = zext i16 %667 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %665, ptr noundef nonnull @.str.295, i32 noundef 9, i32 noundef %conv664.9) #16
  %668 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %668)
  %669 = load ptr, ptr %smu, align 8
  %670 = ptrtoint ptr %669 to i32
  call void @__asan_load4_noabort(i32 %670)
  %671 = load ptr, ptr %669, align 8
  %arrayidx663.10 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 10
  %672 = ptrtoint ptr %arrayidx663.10 to i32
  call void @__asan_load2_noabort(i32 %672)
  %673 = load i16, ptr %arrayidx663.10, align 2
  %conv664.10 = zext i16 %673 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %671, ptr noundef nonnull @.str.295, i32 noundef 10, i32 noundef %conv664.10) #16
  %674 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %674)
  %675 = load ptr, ptr %smu, align 8
  %676 = ptrtoint ptr %675 to i32
  call void @__asan_load4_noabort(i32 %676)
  %677 = load ptr, ptr %675, align 8
  %arrayidx663.11 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 11
  %678 = ptrtoint ptr %arrayidx663.11 to i32
  call void @__asan_load2_noabort(i32 %678)
  %679 = load i16, ptr %arrayidx663.11, align 2
  %conv664.11 = zext i16 %679 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %677, ptr noundef nonnull @.str.295, i32 noundef 11, i32 noundef %conv664.11) #16
  %680 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %680)
  %681 = load ptr, ptr %smu, align 8
  %682 = ptrtoint ptr %681 to i32
  call void @__asan_load4_noabort(i32 %682)
  %683 = load ptr, ptr %681, align 8
  %arrayidx663.12 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 12
  %684 = ptrtoint ptr %arrayidx663.12 to i32
  call void @__asan_load2_noabort(i32 %684)
  %685 = load i16, ptr %arrayidx663.12, align 2
  %conv664.12 = zext i16 %685 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %683, ptr noundef nonnull @.str.295, i32 noundef 12, i32 noundef %conv664.12) #16
  %686 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %686)
  %687 = load ptr, ptr %smu, align 8
  %688 = ptrtoint ptr %687 to i32
  call void @__asan_load4_noabort(i32 %688)
  %689 = load ptr, ptr %687, align 8
  %arrayidx663.13 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 13
  %690 = ptrtoint ptr %arrayidx663.13 to i32
  call void @__asan_load2_noabort(i32 %690)
  %691 = load i16, ptr %arrayidx663.13, align 2
  %conv664.13 = zext i16 %691 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %689, ptr noundef nonnull @.str.295, i32 noundef 13, i32 noundef %conv664.13) #16
  %692 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %692)
  %693 = load ptr, ptr %smu, align 8
  %694 = ptrtoint ptr %693 to i32
  call void @__asan_load4_noabort(i32 %694)
  %695 = load ptr, ptr %693, align 8
  %arrayidx663.14 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 14
  %696 = ptrtoint ptr %arrayidx663.14 to i32
  call void @__asan_load2_noabort(i32 %696)
  %697 = load i16, ptr %arrayidx663.14, align 2
  %conv664.14 = zext i16 %697 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %695, ptr noundef nonnull @.str.295, i32 noundef 14, i32 noundef %conv664.14) #16
  %698 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %698)
  %699 = load ptr, ptr %smu, align 8
  %700 = ptrtoint ptr %699 to i32
  call void @__asan_load4_noabort(i32 %700)
  %701 = load ptr, ptr %699, align 8
  %arrayidx663.15 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 43, i32 15
  %702 = ptrtoint ptr %arrayidx663.15 to i32
  call void @__asan_load2_noabort(i32 %702)
  %703 = load i16, ptr %arrayidx663.15, align 2
  %conv664.15 = zext i16 %703 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %701, ptr noundef nonnull @.str.295, i32 noundef 15, i32 noundef %conv664.15) #16
  %704 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %704)
  %705 = load ptr, ptr %smu, align 8
  %706 = ptrtoint ptr %705 to i32
  call void @__asan_load4_noabort(i32 %706)
  %707 = load ptr, ptr %705, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %707, ptr noundef nonnull @.str.298) #16
  %708 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %708)
  %709 = load ptr, ptr %smu, align 8
  %710 = ptrtoint ptr %709 to i32
  call void @__asan_load4_noabort(i32 %710)
  %711 = load ptr, ptr %709, align 8
  %arrayidx682 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 0
  %712 = ptrtoint ptr %arrayidx682 to i32
  call void @__asan_load2_noabort(i32 %712)
  %713 = load i16, ptr %arrayidx682, align 2
  %conv683 = zext i16 %713 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %711, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv683) #16
  %714 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %714)
  %715 = load ptr, ptr %smu, align 8
  %716 = ptrtoint ptr %715 to i32
  call void @__asan_load4_noabort(i32 %716)
  %717 = load ptr, ptr %715, align 8
  %arrayidx682.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 1
  %718 = ptrtoint ptr %arrayidx682.1 to i32
  call void @__asan_load2_noabort(i32 %718)
  %719 = load i16, ptr %arrayidx682.1, align 2
  %conv683.1 = zext i16 %719 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %717, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv683.1) #16
  %720 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %720)
  %721 = load ptr, ptr %smu, align 8
  %722 = ptrtoint ptr %721 to i32
  call void @__asan_load4_noabort(i32 %722)
  %723 = load ptr, ptr %721, align 8
  %arrayidx682.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 2
  %724 = ptrtoint ptr %arrayidx682.2 to i32
  call void @__asan_load2_noabort(i32 %724)
  %725 = load i16, ptr %arrayidx682.2, align 2
  %conv683.2 = zext i16 %725 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %723, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv683.2) #16
  %726 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %726)
  %727 = load ptr, ptr %smu, align 8
  %728 = ptrtoint ptr %727 to i32
  call void @__asan_load4_noabort(i32 %728)
  %729 = load ptr, ptr %727, align 8
  %arrayidx682.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 3
  %730 = ptrtoint ptr %arrayidx682.3 to i32
  call void @__asan_load2_noabort(i32 %730)
  %731 = load i16, ptr %arrayidx682.3, align 2
  %conv683.3 = zext i16 %731 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %729, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv683.3) #16
  %732 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %732)
  %733 = load ptr, ptr %smu, align 8
  %734 = ptrtoint ptr %733 to i32
  call void @__asan_load4_noabort(i32 %734)
  %735 = load ptr, ptr %733, align 8
  %arrayidx682.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 4
  %736 = ptrtoint ptr %arrayidx682.4 to i32
  call void @__asan_load2_noabort(i32 %736)
  %737 = load i16, ptr %arrayidx682.4, align 2
  %conv683.4 = zext i16 %737 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %735, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv683.4) #16
  %738 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %738)
  %739 = load ptr, ptr %smu, align 8
  %740 = ptrtoint ptr %739 to i32
  call void @__asan_load4_noabort(i32 %740)
  %741 = load ptr, ptr %739, align 8
  %arrayidx682.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 5
  %742 = ptrtoint ptr %arrayidx682.5 to i32
  call void @__asan_load2_noabort(i32 %742)
  %743 = load i16, ptr %arrayidx682.5, align 2
  %conv683.5 = zext i16 %743 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %741, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv683.5) #16
  %744 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %744)
  %745 = load ptr, ptr %smu, align 8
  %746 = ptrtoint ptr %745 to i32
  call void @__asan_load4_noabort(i32 %746)
  %747 = load ptr, ptr %745, align 8
  %arrayidx682.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 6
  %748 = ptrtoint ptr %arrayidx682.6 to i32
  call void @__asan_load2_noabort(i32 %748)
  %749 = load i16, ptr %arrayidx682.6, align 2
  %conv683.6 = zext i16 %749 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %747, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv683.6) #16
  %750 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %750)
  %751 = load ptr, ptr %smu, align 8
  %752 = ptrtoint ptr %751 to i32
  call void @__asan_load4_noabort(i32 %752)
  %753 = load ptr, ptr %751, align 8
  %arrayidx682.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 44, i32 7
  %754 = ptrtoint ptr %arrayidx682.7 to i32
  call void @__asan_load2_noabort(i32 %754)
  %755 = load i16, ptr %arrayidx682.7, align 2
  %conv683.7 = zext i16 %755 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %753, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv683.7) #16
  %756 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %756)
  %757 = load ptr, ptr %smu, align 8
  %758 = ptrtoint ptr %757 to i32
  call void @__asan_load4_noabort(i32 %758)
  %759 = load ptr, ptr %757, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %759, ptr noundef nonnull @.str.303) #16
  %760 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %760)
  %761 = load ptr, ptr %smu, align 8
  %762 = ptrtoint ptr %761 to i32
  call void @__asan_load4_noabort(i32 %762)
  %763 = load ptr, ptr %761, align 8
  %arrayidx701 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 0
  %764 = ptrtoint ptr %arrayidx701 to i32
  call void @__asan_load2_noabort(i32 %764)
  %765 = load i16, ptr %arrayidx701, align 2
  %conv702 = zext i16 %765 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %763, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv702) #16
  %766 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %766)
  %767 = load ptr, ptr %smu, align 8
  %768 = ptrtoint ptr %767 to i32
  call void @__asan_load4_noabort(i32 %768)
  %769 = load ptr, ptr %767, align 8
  %arrayidx701.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 1
  %770 = ptrtoint ptr %arrayidx701.1 to i32
  call void @__asan_load2_noabort(i32 %770)
  %771 = load i16, ptr %arrayidx701.1, align 2
  %conv702.1 = zext i16 %771 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %769, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv702.1) #16
  %772 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %772)
  %773 = load ptr, ptr %smu, align 8
  %774 = ptrtoint ptr %773 to i32
  call void @__asan_load4_noabort(i32 %774)
  %775 = load ptr, ptr %773, align 8
  %arrayidx701.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 2
  %776 = ptrtoint ptr %arrayidx701.2 to i32
  call void @__asan_load2_noabort(i32 %776)
  %777 = load i16, ptr %arrayidx701.2, align 2
  %conv702.2 = zext i16 %777 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %775, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv702.2) #16
  %778 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %778)
  %779 = load ptr, ptr %smu, align 8
  %780 = ptrtoint ptr %779 to i32
  call void @__asan_load4_noabort(i32 %780)
  %781 = load ptr, ptr %779, align 8
  %arrayidx701.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 3
  %782 = ptrtoint ptr %arrayidx701.3 to i32
  call void @__asan_load2_noabort(i32 %782)
  %783 = load i16, ptr %arrayidx701.3, align 2
  %conv702.3 = zext i16 %783 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %781, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv702.3) #16
  %784 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %784)
  %785 = load ptr, ptr %smu, align 8
  %786 = ptrtoint ptr %785 to i32
  call void @__asan_load4_noabort(i32 %786)
  %787 = load ptr, ptr %785, align 8
  %arrayidx701.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 4
  %788 = ptrtoint ptr %arrayidx701.4 to i32
  call void @__asan_load2_noabort(i32 %788)
  %789 = load i16, ptr %arrayidx701.4, align 2
  %conv702.4 = zext i16 %789 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %787, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv702.4) #16
  %790 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %790)
  %791 = load ptr, ptr %smu, align 8
  %792 = ptrtoint ptr %791 to i32
  call void @__asan_load4_noabort(i32 %792)
  %793 = load ptr, ptr %791, align 8
  %arrayidx701.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 5
  %794 = ptrtoint ptr %arrayidx701.5 to i32
  call void @__asan_load2_noabort(i32 %794)
  %795 = load i16, ptr %arrayidx701.5, align 2
  %conv702.5 = zext i16 %795 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %793, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv702.5) #16
  %796 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %796)
  %797 = load ptr, ptr %smu, align 8
  %798 = ptrtoint ptr %797 to i32
  call void @__asan_load4_noabort(i32 %798)
  %799 = load ptr, ptr %797, align 8
  %arrayidx701.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 6
  %800 = ptrtoint ptr %arrayidx701.6 to i32
  call void @__asan_load2_noabort(i32 %800)
  %801 = load i16, ptr %arrayidx701.6, align 2
  %conv702.6 = zext i16 %801 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %799, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv702.6) #16
  %802 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %802)
  %803 = load ptr, ptr %smu, align 8
  %804 = ptrtoint ptr %803 to i32
  call void @__asan_load4_noabort(i32 %804)
  %805 = load ptr, ptr %803, align 8
  %arrayidx701.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 45, i32 7
  %806 = ptrtoint ptr %arrayidx701.7 to i32
  call void @__asan_load2_noabort(i32 %806)
  %807 = load i16, ptr %arrayidx701.7, align 2
  %conv702.7 = zext i16 %807 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %805, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv702.7) #16
  %808 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %808)
  %809 = load ptr, ptr %smu, align 8
  %810 = ptrtoint ptr %809 to i32
  call void @__asan_load4_noabort(i32 %810)
  %811 = load ptr, ptr %809, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %811, ptr noundef nonnull @.str.308) #16
  %812 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %812)
  %813 = load ptr, ptr %smu, align 8
  %814 = ptrtoint ptr %813 to i32
  call void @__asan_load4_noabort(i32 %814)
  %815 = load ptr, ptr %813, align 8
  %arrayidx720 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 0
  %816 = ptrtoint ptr %arrayidx720 to i32
  call void @__asan_load2_noabort(i32 %816)
  %817 = load i16, ptr %arrayidx720, align 2
  %conv721 = zext i16 %817 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %815, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv721) #16
  %818 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %818)
  %819 = load ptr, ptr %smu, align 8
  %820 = ptrtoint ptr %819 to i32
  call void @__asan_load4_noabort(i32 %820)
  %821 = load ptr, ptr %819, align 8
  %arrayidx720.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 1
  %822 = ptrtoint ptr %arrayidx720.1 to i32
  call void @__asan_load2_noabort(i32 %822)
  %823 = load i16, ptr %arrayidx720.1, align 2
  %conv721.1 = zext i16 %823 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %821, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv721.1) #16
  %824 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %824)
  %825 = load ptr, ptr %smu, align 8
  %826 = ptrtoint ptr %825 to i32
  call void @__asan_load4_noabort(i32 %826)
  %827 = load ptr, ptr %825, align 8
  %arrayidx720.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 2
  %828 = ptrtoint ptr %arrayidx720.2 to i32
  call void @__asan_load2_noabort(i32 %828)
  %829 = load i16, ptr %arrayidx720.2, align 2
  %conv721.2 = zext i16 %829 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %827, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv721.2) #16
  %830 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %830)
  %831 = load ptr, ptr %smu, align 8
  %832 = ptrtoint ptr %831 to i32
  call void @__asan_load4_noabort(i32 %832)
  %833 = load ptr, ptr %831, align 8
  %arrayidx720.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 3
  %834 = ptrtoint ptr %arrayidx720.3 to i32
  call void @__asan_load2_noabort(i32 %834)
  %835 = load i16, ptr %arrayidx720.3, align 2
  %conv721.3 = zext i16 %835 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %833, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv721.3) #16
  %836 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %836)
  %837 = load ptr, ptr %smu, align 8
  %838 = ptrtoint ptr %837 to i32
  call void @__asan_load4_noabort(i32 %838)
  %839 = load ptr, ptr %837, align 8
  %arrayidx720.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 4
  %840 = ptrtoint ptr %arrayidx720.4 to i32
  call void @__asan_load2_noabort(i32 %840)
  %841 = load i16, ptr %arrayidx720.4, align 2
  %conv721.4 = zext i16 %841 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %839, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv721.4) #16
  %842 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %842)
  %843 = load ptr, ptr %smu, align 8
  %844 = ptrtoint ptr %843 to i32
  call void @__asan_load4_noabort(i32 %844)
  %845 = load ptr, ptr %843, align 8
  %arrayidx720.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 5
  %846 = ptrtoint ptr %arrayidx720.5 to i32
  call void @__asan_load2_noabort(i32 %846)
  %847 = load i16, ptr %arrayidx720.5, align 2
  %conv721.5 = zext i16 %847 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %845, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv721.5) #16
  %848 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %848)
  %849 = load ptr, ptr %smu, align 8
  %850 = ptrtoint ptr %849 to i32
  call void @__asan_load4_noabort(i32 %850)
  %851 = load ptr, ptr %849, align 8
  %arrayidx720.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 6
  %852 = ptrtoint ptr %arrayidx720.6 to i32
  call void @__asan_load2_noabort(i32 %852)
  %853 = load i16, ptr %arrayidx720.6, align 2
  %conv721.6 = zext i16 %853 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %851, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv721.6) #16
  %854 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %854)
  %855 = load ptr, ptr %smu, align 8
  %856 = ptrtoint ptr %855 to i32
  call void @__asan_load4_noabort(i32 %856)
  %857 = load ptr, ptr %855, align 8
  %arrayidx720.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 46, i32 7
  %858 = ptrtoint ptr %arrayidx720.7 to i32
  call void @__asan_load2_noabort(i32 %858)
  %859 = load i16, ptr %arrayidx720.7, align 2
  %conv721.7 = zext i16 %859 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %857, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv721.7) #16
  %860 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %860)
  %861 = load ptr, ptr %smu, align 8
  %862 = ptrtoint ptr %861 to i32
  call void @__asan_load4_noabort(i32 %862)
  %863 = load ptr, ptr %861, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %863, ptr noundef nonnull @.str.313) #16
  %864 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %864)
  %865 = load ptr, ptr %smu, align 8
  %866 = ptrtoint ptr %865 to i32
  call void @__asan_load4_noabort(i32 %866)
  %867 = load ptr, ptr %865, align 8
  %arrayidx739 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 47, i32 0
  %868 = ptrtoint ptr %arrayidx739 to i32
  call void @__asan_load2_noabort(i32 %868)
  %869 = load i16, ptr %arrayidx739, align 2
  %conv740 = zext i16 %869 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %867, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv740) #16
  %870 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %870)
  %871 = load ptr, ptr %smu, align 8
  %872 = ptrtoint ptr %871 to i32
  call void @__asan_load4_noabort(i32 %872)
  %873 = load ptr, ptr %871, align 8
  %arrayidx739.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 47, i32 1
  %874 = ptrtoint ptr %arrayidx739.1 to i32
  call void @__asan_load2_noabort(i32 %874)
  %875 = load i16, ptr %arrayidx739.1, align 2
  %conv740.1 = zext i16 %875 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %873, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv740.1) #16
  %876 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %876)
  %877 = load ptr, ptr %smu, align 8
  %878 = ptrtoint ptr %877 to i32
  call void @__asan_load4_noabort(i32 %878)
  %879 = load ptr, ptr %877, align 8
  %arrayidx739.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 47, i32 2
  %880 = ptrtoint ptr %arrayidx739.2 to i32
  call void @__asan_load2_noabort(i32 %880)
  %881 = load i16, ptr %arrayidx739.2, align 2
  %conv740.2 = zext i16 %881 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %879, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv740.2) #16
  %882 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %882)
  %883 = load ptr, ptr %smu, align 8
  %884 = ptrtoint ptr %883 to i32
  call void @__asan_load4_noabort(i32 %884)
  %885 = load ptr, ptr %883, align 8
  %arrayidx739.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 47, i32 3
  %886 = ptrtoint ptr %arrayidx739.3 to i32
  call void @__asan_load2_noabort(i32 %886)
  %887 = load i16, ptr %arrayidx739.3, align 2
  %conv740.3 = zext i16 %887 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %885, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv740.3) #16
  %888 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %888)
  %889 = load ptr, ptr %smu, align 8
  %890 = ptrtoint ptr %889 to i32
  call void @__asan_load4_noabort(i32 %890)
  %891 = load ptr, ptr %889, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %891, ptr noundef nonnull @.str.318) #16
  %892 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %892)
  %893 = load ptr, ptr %smu, align 8
  %894 = ptrtoint ptr %893 to i32
  call void @__asan_load4_noabort(i32 %894)
  %895 = load ptr, ptr %893, align 8
  %arrayidx758 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 0
  %896 = ptrtoint ptr %arrayidx758 to i32
  call void @__asan_load2_noabort(i32 %896)
  %897 = load i16, ptr %arrayidx758, align 2
  %conv759 = zext i16 %897 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %895, ptr noundef nonnull @.str.295, i32 noundef 0, i32 noundef %conv759) #16
  %898 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %898)
  %899 = load ptr, ptr %smu, align 8
  %900 = ptrtoint ptr %899 to i32
  call void @__asan_load4_noabort(i32 %900)
  %901 = load ptr, ptr %899, align 8
  %arrayidx758.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 1
  %902 = ptrtoint ptr %arrayidx758.1 to i32
  call void @__asan_load2_noabort(i32 %902)
  %903 = load i16, ptr %arrayidx758.1, align 2
  %conv759.1 = zext i16 %903 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %901, ptr noundef nonnull @.str.295, i32 noundef 1, i32 noundef %conv759.1) #16
  %904 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %904)
  %905 = load ptr, ptr %smu, align 8
  %906 = ptrtoint ptr %905 to i32
  call void @__asan_load4_noabort(i32 %906)
  %907 = load ptr, ptr %905, align 8
  %arrayidx758.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 2
  %908 = ptrtoint ptr %arrayidx758.2 to i32
  call void @__asan_load2_noabort(i32 %908)
  %909 = load i16, ptr %arrayidx758.2, align 2
  %conv759.2 = zext i16 %909 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %907, ptr noundef nonnull @.str.295, i32 noundef 2, i32 noundef %conv759.2) #16
  %910 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %910)
  %911 = load ptr, ptr %smu, align 8
  %912 = ptrtoint ptr %911 to i32
  call void @__asan_load4_noabort(i32 %912)
  %913 = load ptr, ptr %911, align 8
  %arrayidx758.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 3
  %914 = ptrtoint ptr %arrayidx758.3 to i32
  call void @__asan_load2_noabort(i32 %914)
  %915 = load i16, ptr %arrayidx758.3, align 2
  %conv759.3 = zext i16 %915 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %913, ptr noundef nonnull @.str.295, i32 noundef 3, i32 noundef %conv759.3) #16
  %916 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %916)
  %917 = load ptr, ptr %smu, align 8
  %918 = ptrtoint ptr %917 to i32
  call void @__asan_load4_noabort(i32 %918)
  %919 = load ptr, ptr %917, align 8
  %arrayidx758.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 4
  %920 = ptrtoint ptr %arrayidx758.4 to i32
  call void @__asan_load2_noabort(i32 %920)
  %921 = load i16, ptr %arrayidx758.4, align 2
  %conv759.4 = zext i16 %921 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %919, ptr noundef nonnull @.str.295, i32 noundef 4, i32 noundef %conv759.4) #16
  %922 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %922)
  %923 = load ptr, ptr %smu, align 8
  %924 = ptrtoint ptr %923 to i32
  call void @__asan_load4_noabort(i32 %924)
  %925 = load ptr, ptr %923, align 8
  %arrayidx758.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 5
  %926 = ptrtoint ptr %arrayidx758.5 to i32
  call void @__asan_load2_noabort(i32 %926)
  %927 = load i16, ptr %arrayidx758.5, align 2
  %conv759.5 = zext i16 %927 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %925, ptr noundef nonnull @.str.295, i32 noundef 5, i32 noundef %conv759.5) #16
  %928 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %928)
  %929 = load ptr, ptr %smu, align 8
  %930 = ptrtoint ptr %929 to i32
  call void @__asan_load4_noabort(i32 %930)
  %931 = load ptr, ptr %929, align 8
  %arrayidx758.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 6
  %932 = ptrtoint ptr %arrayidx758.6 to i32
  call void @__asan_load2_noabort(i32 %932)
  %933 = load i16, ptr %arrayidx758.6, align 2
  %conv759.6 = zext i16 %933 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %931, ptr noundef nonnull @.str.295, i32 noundef 6, i32 noundef %conv759.6) #16
  %934 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %934)
  %935 = load ptr, ptr %smu, align 8
  %936 = ptrtoint ptr %935 to i32
  call void @__asan_load4_noabort(i32 %936)
  %937 = load ptr, ptr %935, align 8
  %arrayidx758.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 53, i32 7
  %938 = ptrtoint ptr %arrayidx758.7 to i32
  call void @__asan_load2_noabort(i32 %938)
  %939 = load i16, ptr %arrayidx758.7, align 2
  %conv759.7 = zext i16 %939 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %937, ptr noundef nonnull @.str.295, i32 noundef 7, i32 noundef %conv759.7) #16
  %940 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %940)
  %941 = load ptr, ptr %smu, align 8
  %942 = ptrtoint ptr %941 to i32
  call void @__asan_load4_noabort(i32 %942)
  %943 = load ptr, ptr %941, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %943, ptr noundef nonnull @.str.323) #16
  %944 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %944)
  %945 = load ptr, ptr %smu, align 8
  %946 = ptrtoint ptr %945 to i32
  call void @__asan_load4_noabort(i32 %946)
  %947 = load ptr, ptr %945, align 8
  %DcModeMaxFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56
  %948 = ptrtoint ptr %DcModeMaxFreq to i32
  call void @__asan_load4_noabort(i32 %948)
  %949 = load i32, ptr %DcModeMaxFreq, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %947, ptr noundef nonnull @.str.326, i32 noundef %949) #16
  %950 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %950)
  %951 = load ptr, ptr %smu, align 8
  %952 = ptrtoint ptr %951 to i32
  call void @__asan_load4_noabort(i32 %952)
  %953 = load ptr, ptr %951, align 8
  %arrayidx780 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 1
  %954 = ptrtoint ptr %arrayidx780 to i32
  call void @__asan_load4_noabort(i32 %954)
  %955 = load i32, ptr %arrayidx780, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %953, ptr noundef nonnull @.str.329, i32 noundef %955) #16
  %956 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %956)
  %957 = load ptr, ptr %smu, align 8
  %958 = ptrtoint ptr %957 to i32
  call void @__asan_load4_noabort(i32 %958)
  %959 = load ptr, ptr %957, align 8
  %arrayidx787 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 2
  %960 = ptrtoint ptr %arrayidx787 to i32
  call void @__asan_load4_noabort(i32 %960)
  %961 = load i32, ptr %arrayidx787, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %959, ptr noundef nonnull @.str.332, i32 noundef %961) #16
  %962 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %962)
  %963 = load ptr, ptr %smu, align 8
  %964 = ptrtoint ptr %963 to i32
  call void @__asan_load4_noabort(i32 %964)
  %965 = load ptr, ptr %963, align 8
  %arrayidx794 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 3
  %966 = ptrtoint ptr %arrayidx794 to i32
  call void @__asan_load4_noabort(i32 %966)
  %967 = load i32, ptr %arrayidx794, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %965, ptr noundef nonnull @.str.335, i32 noundef %967) #16
  %968 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %968)
  %969 = load ptr, ptr %smu, align 8
  %970 = ptrtoint ptr %969 to i32
  call void @__asan_load4_noabort(i32 %970)
  %971 = load ptr, ptr %969, align 8
  %arrayidx801 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 4
  %972 = ptrtoint ptr %arrayidx801 to i32
  call void @__asan_load4_noabort(i32 %972)
  %973 = load i32, ptr %arrayidx801, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %971, ptr noundef nonnull @.str.338, i32 noundef %973) #16
  %974 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %974)
  %975 = load ptr, ptr %smu, align 8
  %976 = ptrtoint ptr %975 to i32
  call void @__asan_load4_noabort(i32 %976)
  %977 = load ptr, ptr %975, align 8
  %arrayidx808 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 5
  %978 = ptrtoint ptr %arrayidx808 to i32
  call void @__asan_load4_noabort(i32 %978)
  %979 = load i32, ptr %arrayidx808, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %977, ptr noundef nonnull @.str.341, i32 noundef %979) #16
  %980 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %980)
  %981 = load ptr, ptr %smu, align 8
  %982 = ptrtoint ptr %981 to i32
  call void @__asan_load4_noabort(i32 %982)
  %983 = load ptr, ptr %981, align 8
  %arrayidx815 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 6
  %984 = ptrtoint ptr %arrayidx815 to i32
  call void @__asan_load4_noabort(i32 %984)
  %985 = load i32, ptr %arrayidx815, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %983, ptr noundef nonnull @.str.344, i32 noundef %985) #16
  %986 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %986)
  %987 = load ptr, ptr %smu, align 8
  %988 = ptrtoint ptr %987 to i32
  call void @__asan_load4_noabort(i32 %988)
  %989 = load ptr, ptr %987, align 8
  %arrayidx822 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 56, i32 7
  %990 = ptrtoint ptr %arrayidx822 to i32
  call void @__asan_load4_noabort(i32 %990)
  %991 = load i32, ptr %arrayidx822, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %989, ptr noundef nonnull @.str.347, i32 noundef %991) #16
  %992 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %992)
  %993 = load ptr, ptr %smu, align 8
  %994 = ptrtoint ptr %993 to i32
  call void @__asan_load4_noabort(i32 %994)
  %995 = load ptr, ptr %993, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %995, ptr noundef nonnull @.str.350) #16
  %996 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %996)
  %997 = load ptr, ptr %smu, align 8
  %998 = ptrtoint ptr %997 to i32
  call void @__asan_load4_noabort(i32 %998)
  %999 = load ptr, ptr %997, align 8
  %arrayidx837 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 57, i32 0
  %1000 = ptrtoint ptr %arrayidx837 to i32
  call void @__asan_load1_noabort(i32 %1000)
  %1001 = load i8, ptr %arrayidx837, align 1
  %conv838 = zext i8 %1001 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %999, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv838) #16
  %1002 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1002)
  %1003 = load ptr, ptr %smu, align 8
  %1004 = ptrtoint ptr %1003 to i32
  call void @__asan_load4_noabort(i32 %1004)
  %1005 = load ptr, ptr %1003, align 8
  %arrayidx837.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 57, i32 1
  %1006 = ptrtoint ptr %arrayidx837.1 to i32
  call void @__asan_load1_noabort(i32 %1006)
  %1007 = load i8, ptr %arrayidx837.1, align 1
  %conv838.1 = zext i8 %1007 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1005, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv838.1) #16
  %1008 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1008)
  %1009 = load ptr, ptr %smu, align 8
  %1010 = ptrtoint ptr %1009 to i32
  call void @__asan_load4_noabort(i32 %1010)
  %1011 = load ptr, ptr %1009, align 8
  %arrayidx837.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 57, i32 2
  %1012 = ptrtoint ptr %arrayidx837.2 to i32
  call void @__asan_load1_noabort(i32 %1012)
  %1013 = load i8, ptr %arrayidx837.2, align 1
  %conv838.2 = zext i8 %1013 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1011, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv838.2) #16
  %1014 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1014)
  %1015 = load ptr, ptr %smu, align 8
  %1016 = ptrtoint ptr %1015 to i32
  call void @__asan_load4_noabort(i32 %1016)
  %1017 = load ptr, ptr %1015, align 8
  %arrayidx837.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 57, i32 3
  %1018 = ptrtoint ptr %arrayidx837.3 to i32
  call void @__asan_load1_noabort(i32 %1018)
  %1019 = load i8, ptr %arrayidx837.3, align 1
  %conv838.3 = zext i8 %1019 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1017, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv838.3) #16
  %1020 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1020)
  %1021 = load ptr, ptr %smu, align 8
  %1022 = ptrtoint ptr %1021 to i32
  call void @__asan_load4_noabort(i32 %1022)
  %1023 = load ptr, ptr %1021, align 8
  %FclkBoostFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 58
  %1024 = ptrtoint ptr %FclkBoostFreq to i32
  call void @__asan_load2_noabort(i32 %1024)
  %1025 = load i16, ptr %FclkBoostFreq, align 4
  %conv847 = zext i16 %1025 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1023, ptr noundef nonnull @.str.356, i32 noundef %conv847) #16
  %1026 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1026)
  %1027 = load ptr, ptr %smu, align 8
  %1028 = ptrtoint ptr %1027 to i32
  call void @__asan_load4_noabort(i32 %1028)
  %1029 = load ptr, ptr %1027, align 8
  %FclkParamPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 59
  %1030 = ptrtoint ptr %FclkParamPadding to i32
  call void @__asan_load2_noabort(i32 %1030)
  %1031 = load i16, ptr %FclkParamPadding, align 2
  %conv853 = zext i16 %1031 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1029, ptr noundef nonnull @.str.359, i32 noundef %conv853) #16
  %1032 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1032)
  %1033 = load ptr, ptr %smu, align 8
  %1034 = ptrtoint ptr %1033 to i32
  call void @__asan_load4_noabort(i32 %1034)
  %1035 = load ptr, ptr %1033, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1035, ptr noundef nonnull @.str.362) #16
  %1036 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1036)
  %1037 = load ptr, ptr %smu, align 8
  %1038 = ptrtoint ptr %1037 to i32
  call void @__asan_load4_noabort(i32 %1038)
  %1039 = load ptr, ptr %1037, align 8
  %arrayidx868 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 60, i32 0
  %1040 = ptrtoint ptr %arrayidx868 to i32
  call void @__asan_load2_noabort(i32 %1040)
  %1041 = load i16, ptr %arrayidx868, align 2
  %conv869 = zext i16 %1041 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1039, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv869) #16
  %1042 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1042)
  %1043 = load ptr, ptr %smu, align 8
  %1044 = ptrtoint ptr %1043 to i32
  call void @__asan_load4_noabort(i32 %1044)
  %1045 = load ptr, ptr %1043, align 8
  %arrayidx868.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 60, i32 1
  %1046 = ptrtoint ptr %arrayidx868.1 to i32
  call void @__asan_load2_noabort(i32 %1046)
  %1047 = load i16, ptr %arrayidx868.1, align 2
  %conv869.1 = zext i16 %1047 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1045, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv869.1) #16
  %1048 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1048)
  %1049 = load ptr, ptr %smu, align 8
  %1050 = ptrtoint ptr %1049 to i32
  call void @__asan_load4_noabort(i32 %1050)
  %1051 = load ptr, ptr %1049, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1051, ptr noundef nonnull @.str.367) #16
  %1052 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1052)
  %1053 = load ptr, ptr %smu, align 8
  %1054 = ptrtoint ptr %1053 to i32
  call void @__asan_load4_noabort(i32 %1054)
  %1055 = load ptr, ptr %1053, align 8
  %arrayidx887 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 61, i32 0
  %1056 = ptrtoint ptr %arrayidx887 to i32
  call void @__asan_load2_noabort(i32 %1056)
  %1057 = load i16, ptr %arrayidx887, align 2
  %conv888 = zext i16 %1057 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1055, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv888) #16
  %1058 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1058)
  %1059 = load ptr, ptr %smu, align 8
  %1060 = ptrtoint ptr %1059 to i32
  call void @__asan_load4_noabort(i32 %1060)
  %1061 = load ptr, ptr %1059, align 8
  %arrayidx887.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 61, i32 1
  %1062 = ptrtoint ptr %arrayidx887.1 to i32
  call void @__asan_load2_noabort(i32 %1062)
  %1063 = load i16, ptr %arrayidx887.1, align 2
  %conv888.1 = zext i16 %1063 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1061, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv888.1) #16
  %1064 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1064)
  %1065 = load ptr, ptr %smu, align 8
  %1066 = ptrtoint ptr %1065 to i32
  call void @__asan_load4_noabort(i32 %1066)
  %1067 = load ptr, ptr %1065, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1067, ptr noundef nonnull @.str.372) #16
  %1068 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1068)
  %1069 = load ptr, ptr %smu, align 8
  %1070 = ptrtoint ptr %1069 to i32
  call void @__asan_load4_noabort(i32 %1070)
  %1071 = load ptr, ptr %1069, align 8
  %arrayidx906 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 62, i32 0
  %1072 = ptrtoint ptr %arrayidx906 to i32
  call void @__asan_load2_noabort(i32 %1072)
  %1073 = load i16, ptr %arrayidx906, align 2
  %conv907 = zext i16 %1073 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1071, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv907) #16
  %1074 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1074)
  %1075 = load ptr, ptr %smu, align 8
  %1076 = ptrtoint ptr %1075 to i32
  call void @__asan_load4_noabort(i32 %1076)
  %1077 = load ptr, ptr %1075, align 8
  %arrayidx906.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 62, i32 1
  %1078 = ptrtoint ptr %arrayidx906.1 to i32
  call void @__asan_load2_noabort(i32 %1078)
  %1079 = load i16, ptr %arrayidx906.1, align 2
  %conv907.1 = zext i16 %1079 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1077, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv907.1) #16
  %1080 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1080)
  %1081 = load ptr, ptr %smu, align 8
  %1082 = ptrtoint ptr %1081 to i32
  call void @__asan_load4_noabort(i32 %1082)
  %1083 = load ptr, ptr %1081, align 8
  %arrayidx906.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 62, i32 2
  %1084 = ptrtoint ptr %arrayidx906.2 to i32
  call void @__asan_load2_noabort(i32 %1084)
  %1085 = load i16, ptr %arrayidx906.2, align 2
  %conv907.2 = zext i16 %1085 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1083, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv907.2) #16
  %1086 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1086)
  %1087 = load ptr, ptr %smu, align 8
  %1088 = ptrtoint ptr %1087 to i32
  call void @__asan_load4_noabort(i32 %1088)
  %1089 = load ptr, ptr %1087, align 8
  %arrayidx906.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 62, i32 3
  %1090 = ptrtoint ptr %arrayidx906.3 to i32
  call void @__asan_load2_noabort(i32 %1090)
  %1091 = load i16, ptr %arrayidx906.3, align 2
  %conv907.3 = zext i16 %1091 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1089, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv907.3) #16
  %1092 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1092)
  %1093 = load ptr, ptr %smu, align 8
  %1094 = ptrtoint ptr %1093 to i32
  call void @__asan_load4_noabort(i32 %1094)
  %1095 = load ptr, ptr %1093, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1095, ptr noundef nonnull @.str.377) #16
  %1096 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1096)
  %1097 = load ptr, ptr %smu, align 8
  %1098 = ptrtoint ptr %1097 to i32
  call void @__asan_load4_noabort(i32 %1098)
  %1099 = load ptr, ptr %1097, align 8
  %arrayidx925 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 63, i32 0
  %1100 = ptrtoint ptr %arrayidx925 to i32
  call void @__asan_load2_noabort(i32 %1100)
  %1101 = load i16, ptr %arrayidx925, align 2
  %conv926 = zext i16 %1101 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1099, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv926) #16
  %1102 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1102)
  %1103 = load ptr, ptr %smu, align 8
  %1104 = ptrtoint ptr %1103 to i32
  call void @__asan_load4_noabort(i32 %1104)
  %1105 = load ptr, ptr %1103, align 8
  %arrayidx925.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 63, i32 1
  %1106 = ptrtoint ptr %arrayidx925.1 to i32
  call void @__asan_load2_noabort(i32 %1106)
  %1107 = load i16, ptr %arrayidx925.1, align 2
  %conv926.1 = zext i16 %1107 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1105, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv926.1) #16
  %1108 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1108)
  %1109 = load ptr, ptr %smu, align 8
  %1110 = ptrtoint ptr %1109 to i32
  call void @__asan_load4_noabort(i32 %1110)
  %1111 = load ptr, ptr %1109, align 8
  %arrayidx925.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 63, i32 2
  %1112 = ptrtoint ptr %arrayidx925.2 to i32
  call void @__asan_load2_noabort(i32 %1112)
  %1113 = load i16, ptr %arrayidx925.2, align 2
  %conv926.2 = zext i16 %1113 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1111, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv926.2) #16
  %1114 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1114)
  %1115 = load ptr, ptr %smu, align 8
  %1116 = ptrtoint ptr %1115 to i32
  call void @__asan_load4_noabort(i32 %1116)
  %1117 = load ptr, ptr %1115, align 8
  %arrayidx925.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 63, i32 3
  %1118 = ptrtoint ptr %arrayidx925.3 to i32
  call void @__asan_load2_noabort(i32 %1118)
  %1119 = load i16, ptr %arrayidx925.3, align 2
  %conv926.3 = zext i16 %1119 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1117, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv926.3) #16
  %1120 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1120)
  %1121 = load ptr, ptr %smu, align 8
  %1122 = ptrtoint ptr %1121 to i32
  call void @__asan_load4_noabort(i32 %1122)
  %1123 = load ptr, ptr %1121, align 8
  %GfxclkFgfxoffEntry = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 64
  %1124 = ptrtoint ptr %GfxclkFgfxoffEntry to i32
  call void @__asan_load2_noabort(i32 %1124)
  %1125 = load i16, ptr %GfxclkFgfxoffEntry, align 4
  %conv935 = zext i16 %1125 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1123, ptr noundef nonnull @.str.382, i32 noundef %conv935) #16
  %1126 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1126)
  %1127 = load ptr, ptr %smu, align 8
  %1128 = ptrtoint ptr %1127 to i32
  call void @__asan_load4_noabort(i32 %1128)
  %1129 = load ptr, ptr %1127, align 8
  %GfxclkFinit = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 65
  %1130 = ptrtoint ptr %GfxclkFinit to i32
  call void @__asan_load2_noabort(i32 %1130)
  %1131 = load i16, ptr %GfxclkFinit, align 2
  %conv941 = zext i16 %1131 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1129, ptr noundef nonnull @.str.385, i32 noundef %conv941) #16
  %1132 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1132)
  %1133 = load ptr, ptr %smu, align 8
  %1134 = ptrtoint ptr %1133 to i32
  call void @__asan_load4_noabort(i32 %1134)
  %1135 = load ptr, ptr %1133, align 8
  %GfxclkFidle = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 66
  %1136 = ptrtoint ptr %GfxclkFidle to i32
  call void @__asan_load2_noabort(i32 %1136)
  %1137 = load i16, ptr %GfxclkFidle, align 4
  %conv947 = zext i16 %1137 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1135, ptr noundef nonnull @.str.388, i32 noundef %conv947) #16
  %1138 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1138)
  %1139 = load ptr, ptr %smu, align 8
  %1140 = ptrtoint ptr %1139 to i32
  call void @__asan_load4_noabort(i32 %1140)
  %1141 = load ptr, ptr %1139, align 8
  %GfxclkSource = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 67
  %1142 = ptrtoint ptr %GfxclkSource to i32
  call void @__asan_load1_noabort(i32 %1142)
  %1143 = load i8, ptr %GfxclkSource, align 2
  %conv953 = zext i8 %1143 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1141, ptr noundef nonnull @.str.391, i32 noundef %conv953) #16
  %1144 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1144)
  %1145 = load ptr, ptr %smu, align 8
  %1146 = ptrtoint ptr %1145 to i32
  call void @__asan_load4_noabort(i32 %1146)
  %1147 = load ptr, ptr %1145, align 8
  %GfxclkPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 68
  %1148 = ptrtoint ptr %GfxclkPadding to i32
  call void @__asan_load1_noabort(i32 %1148)
  %1149 = load i8, ptr %GfxclkPadding, align 1
  %conv959 = zext i8 %1149 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1147, ptr noundef nonnull @.str.394, i32 noundef %conv959) #16
  %1150 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1150)
  %1151 = load ptr, ptr %smu, align 8
  %1152 = ptrtoint ptr %1151 to i32
  call void @__asan_load4_noabort(i32 %1152)
  %1153 = load ptr, ptr %1151, align 8
  %GfxGpoSubFeatureMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 69
  %1154 = ptrtoint ptr %GfxGpoSubFeatureMask to i32
  call void @__asan_load1_noabort(i32 %1154)
  %1155 = load i8, ptr %GfxGpoSubFeatureMask, align 4
  %conv965 = zext i8 %1155 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1153, ptr noundef nonnull @.str.397, i32 noundef %conv965) #16
  %1156 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1156)
  %1157 = load ptr, ptr %smu, align 8
  %1158 = ptrtoint ptr %1157 to i32
  call void @__asan_load4_noabort(i32 %1158)
  %1159 = load ptr, ptr %1157, align 8
  %GfxGpoEnabledWorkPolicyMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 70
  %1160 = ptrtoint ptr %GfxGpoEnabledWorkPolicyMask to i32
  call void @__asan_load1_noabort(i32 %1160)
  %1161 = load i8, ptr %GfxGpoEnabledWorkPolicyMask, align 1
  %conv971 = zext i8 %1161 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1159, ptr noundef nonnull @.str.400, i32 noundef %conv971) #16
  %1162 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1162)
  %1163 = load ptr, ptr %smu, align 8
  %1164 = ptrtoint ptr %1163 to i32
  call void @__asan_load4_noabort(i32 %1164)
  %1165 = load ptr, ptr %1163, align 8
  %GfxGpoDisabledWorkPolicyMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 71
  %1166 = ptrtoint ptr %GfxGpoDisabledWorkPolicyMask to i32
  call void @__asan_load1_noabort(i32 %1166)
  %1167 = load i8, ptr %GfxGpoDisabledWorkPolicyMask, align 2
  %conv977 = zext i8 %1167 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1165, ptr noundef nonnull @.str.403, i32 noundef %conv977) #16
  %1168 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1168)
  %1169 = load ptr, ptr %smu, align 8
  %1170 = ptrtoint ptr %1169 to i32
  call void @__asan_load4_noabort(i32 %1170)
  %1171 = load ptr, ptr %1169, align 8
  %GfxGpoPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 72
  %1172 = ptrtoint ptr %GfxGpoPadding to i32
  call void @__asan_load1_noabort(i32 %1172)
  %1173 = load i8, ptr %GfxGpoPadding, align 1
  %conv984 = zext i8 %1173 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1171, ptr noundef nonnull @.str.406, i32 noundef %conv984) #16
  %1174 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1174)
  %1175 = load ptr, ptr %smu, align 8
  %1176 = ptrtoint ptr %1175 to i32
  call void @__asan_load4_noabort(i32 %1176)
  %1177 = load ptr, ptr %1175, align 8
  %GfxGpoVotingAllow = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 73
  %1178 = ptrtoint ptr %GfxGpoVotingAllow to i32
  call void @__asan_load4_noabort(i32 %1178)
  %1179 = load i32, ptr %GfxGpoVotingAllow, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1177, ptr noundef nonnull @.str.409, i32 noundef %1179) #16
  %1180 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1180)
  %1181 = load ptr, ptr %smu, align 8
  %1182 = ptrtoint ptr %1181 to i32
  call void @__asan_load4_noabort(i32 %1182)
  %1183 = load ptr, ptr %1181, align 8
  %GfxGpoPadding32 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 74
  %1184 = ptrtoint ptr %GfxGpoPadding32 to i32
  call void @__asan_load4_noabort(i32 %1184)
  %1185 = load i32, ptr %GfxGpoPadding32, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1183, ptr noundef nonnull @.str.412, i32 noundef %1185) #16
  %1186 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1186)
  %1187 = load ptr, ptr %smu, align 8
  %1188 = ptrtoint ptr %1187 to i32
  call void @__asan_load4_noabort(i32 %1188)
  %1189 = load ptr, ptr %1187, align 8
  %arrayidx1002 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 74, i32 1
  %1190 = ptrtoint ptr %arrayidx1002 to i32
  call void @__asan_load4_noabort(i32 %1190)
  %1191 = load i32, ptr %arrayidx1002, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1189, ptr noundef nonnull @.str.415, i32 noundef %1191) #16
  %1192 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1192)
  %1193 = load ptr, ptr %smu, align 8
  %1194 = ptrtoint ptr %1193 to i32
  call void @__asan_load4_noabort(i32 %1194)
  %1195 = load ptr, ptr %1193, align 8
  %arrayidx1009 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 74, i32 2
  %1196 = ptrtoint ptr %arrayidx1009 to i32
  call void @__asan_load4_noabort(i32 %1196)
  %1197 = load i32, ptr %arrayidx1009, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1195, ptr noundef nonnull @.str.418, i32 noundef %1197) #16
  %1198 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1198)
  %1199 = load ptr, ptr %smu, align 8
  %1200 = ptrtoint ptr %1199 to i32
  call void @__asan_load4_noabort(i32 %1200)
  %1201 = load ptr, ptr %1199, align 8
  %arrayidx1016 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 74, i32 3
  %1202 = ptrtoint ptr %arrayidx1016 to i32
  call void @__asan_load4_noabort(i32 %1202)
  %1203 = load i32, ptr %arrayidx1016, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1201, ptr noundef nonnull @.str.421, i32 noundef %1203) #16
  %1204 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1204)
  %1205 = load ptr, ptr %smu, align 8
  %1206 = ptrtoint ptr %1205 to i32
  call void @__asan_load4_noabort(i32 %1206)
  %1207 = load ptr, ptr %1205, align 8
  %GfxDcsFopt = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 75
  %1208 = ptrtoint ptr %GfxDcsFopt to i32
  call void @__asan_load2_noabort(i32 %1208)
  %1209 = load i16, ptr %GfxDcsFopt, align 4
  %conv1022 = zext i16 %1209 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1207, ptr noundef nonnull @.str.424, i32 noundef %conv1022) #16
  %1210 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1210)
  %1211 = load ptr, ptr %smu, align 8
  %1212 = ptrtoint ptr %1211 to i32
  call void @__asan_load4_noabort(i32 %1212)
  %1213 = load ptr, ptr %1211, align 8
  %GfxDcsFclkFopt = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 76
  %1214 = ptrtoint ptr %GfxDcsFclkFopt to i32
  call void @__asan_load2_noabort(i32 %1214)
  %1215 = load i16, ptr %GfxDcsFclkFopt, align 2
  %conv1028 = zext i16 %1215 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1213, ptr noundef nonnull @.str.427, i32 noundef %conv1028) #16
  %1216 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1216)
  %1217 = load ptr, ptr %smu, align 8
  %1218 = ptrtoint ptr %1217 to i32
  call void @__asan_load4_noabort(i32 %1218)
  %1219 = load ptr, ptr %1217, align 8
  %GfxDcsUclkFopt = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 77
  %1220 = ptrtoint ptr %GfxDcsUclkFopt to i32
  call void @__asan_load2_noabort(i32 %1220)
  %1221 = load i16, ptr %GfxDcsUclkFopt, align 4
  %conv1034 = zext i16 %1221 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1219, ptr noundef nonnull @.str.430, i32 noundef %conv1034) #16
  %1222 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1222)
  %1223 = load ptr, ptr %smu, align 8
  %1224 = ptrtoint ptr %1223 to i32
  call void @__asan_load4_noabort(i32 %1224)
  %1225 = load ptr, ptr %1223, align 8
  %DcsGfxOffVoltage = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 78
  %1226 = ptrtoint ptr %DcsGfxOffVoltage to i32
  call void @__asan_load2_noabort(i32 %1226)
  %1227 = load i16, ptr %DcsGfxOffVoltage, align 2
  %conv1040 = zext i16 %1227 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1225, ptr noundef nonnull @.str.433, i32 noundef %conv1040) #16
  %1228 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1228)
  %1229 = load ptr, ptr %smu, align 8
  %1230 = ptrtoint ptr %1229 to i32
  call void @__asan_load4_noabort(i32 %1230)
  %1231 = load ptr, ptr %1229, align 8
  %DcsMinGfxOffTime = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 79
  %1232 = ptrtoint ptr %DcsMinGfxOffTime to i32
  call void @__asan_load2_noabort(i32 %1232)
  %1233 = load i16, ptr %DcsMinGfxOffTime, align 4
  %conv1046 = zext i16 %1233 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1231, ptr noundef nonnull @.str.436, i32 noundef %conv1046) #16
  %1234 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1234)
  %1235 = load ptr, ptr %smu, align 8
  %1236 = ptrtoint ptr %1235 to i32
  call void @__asan_load4_noabort(i32 %1236)
  %1237 = load ptr, ptr %1235, align 8
  %DcsMaxGfxOffTime = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 80
  %1238 = ptrtoint ptr %DcsMaxGfxOffTime to i32
  call void @__asan_load2_noabort(i32 %1238)
  %1239 = load i16, ptr %DcsMaxGfxOffTime, align 2
  %conv1052 = zext i16 %1239 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1237, ptr noundef nonnull @.str.439, i32 noundef %conv1052) #16
  %1240 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1240)
  %1241 = load ptr, ptr %smu, align 8
  %1242 = ptrtoint ptr %1241 to i32
  call void @__asan_load4_noabort(i32 %1242)
  %1243 = load ptr, ptr %1241, align 8
  %DcsMinCreditAccum = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 81
  %1244 = ptrtoint ptr %DcsMinCreditAccum to i32
  call void @__asan_load4_noabort(i32 %1244)
  %1245 = load i32, ptr %DcsMinCreditAccum, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1243, ptr noundef nonnull @.str.442, i32 noundef %1245) #16
  %1246 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1246)
  %1247 = load ptr, ptr %smu, align 8
  %1248 = ptrtoint ptr %1247 to i32
  call void @__asan_load4_noabort(i32 %1248)
  %1249 = load ptr, ptr %1247, align 8
  %DcsExitHysteresis = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 82
  %1250 = ptrtoint ptr %DcsExitHysteresis to i32
  call void @__asan_load2_noabort(i32 %1250)
  %1251 = load i16, ptr %DcsExitHysteresis, align 4
  %conv1063 = zext i16 %1251 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1249, ptr noundef nonnull @.str.445, i32 noundef %conv1063) #16
  %1252 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1252)
  %1253 = load ptr, ptr %smu, align 8
  %1254 = ptrtoint ptr %1253 to i32
  call void @__asan_load4_noabort(i32 %1254)
  %1255 = load ptr, ptr %1253, align 8
  %DcsTimeout = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 83
  %1256 = ptrtoint ptr %DcsTimeout to i32
  call void @__asan_load2_noabort(i32 %1256)
  %1257 = load i16, ptr %DcsTimeout, align 2
  %conv1069 = zext i16 %1257 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1255, ptr noundef nonnull @.str.448, i32 noundef %conv1069) #16
  %1258 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1258)
  %1259 = load ptr, ptr %smu, align 8
  %1260 = ptrtoint ptr %1259 to i32
  call void @__asan_load4_noabort(i32 %1260)
  %1261 = load ptr, ptr %1259, align 8
  %DcsParamPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 84
  %1262 = ptrtoint ptr %DcsParamPadding to i32
  call void @__asan_load4_noabort(i32 %1262)
  %1263 = load i32, ptr %DcsParamPadding, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1261, ptr noundef nonnull @.str.451, i32 noundef %1263) #16
  %1264 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1264)
  %1265 = load ptr, ptr %smu, align 8
  %1266 = ptrtoint ptr %1265 to i32
  call void @__asan_load4_noabort(i32 %1266)
  %1267 = load ptr, ptr %1265, align 8
  %arrayidx1082 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 84, i32 1
  %1268 = ptrtoint ptr %arrayidx1082 to i32
  call void @__asan_load4_noabort(i32 %1268)
  %1269 = load i32, ptr %arrayidx1082, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1267, ptr noundef nonnull @.str.454, i32 noundef %1269) #16
  %1270 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1270)
  %1271 = load ptr, ptr %smu, align 8
  %1272 = ptrtoint ptr %1271 to i32
  call void @__asan_load4_noabort(i32 %1272)
  %1273 = load ptr, ptr %1271, align 8
  %arrayidx1089 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 84, i32 2
  %1274 = ptrtoint ptr %arrayidx1089 to i32
  call void @__asan_load4_noabort(i32 %1274)
  %1275 = load i32, ptr %arrayidx1089, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1273, ptr noundef nonnull @.str.457, i32 noundef %1275) #16
  %1276 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1276)
  %1277 = load ptr, ptr %smu, align 8
  %1278 = ptrtoint ptr %1277 to i32
  call void @__asan_load4_noabort(i32 %1278)
  %1279 = load ptr, ptr %1277, align 8
  %arrayidx1096 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 84, i32 3
  %1280 = ptrtoint ptr %arrayidx1096 to i32
  call void @__asan_load4_noabort(i32 %1280)
  %1281 = load i32, ptr %arrayidx1096, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1279, ptr noundef nonnull @.str.460, i32 noundef %1281) #16
  %1282 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1282)
  %1283 = load ptr, ptr %smu, align 8
  %1284 = ptrtoint ptr %1283 to i32
  call void @__asan_load4_noabort(i32 %1284)
  %1285 = load ptr, ptr %1283, align 8
  %arrayidx1103 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 84, i32 4
  %1286 = ptrtoint ptr %arrayidx1103 to i32
  call void @__asan_load4_noabort(i32 %1286)
  %1287 = load i32, ptr %arrayidx1103, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1285, ptr noundef nonnull @.str.463, i32 noundef %1287) #16
  %1288 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1288)
  %1289 = load ptr, ptr %smu, align 8
  %1290 = ptrtoint ptr %1289 to i32
  call void @__asan_load4_noabort(i32 %1290)
  %1291 = load ptr, ptr %1289, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1291, ptr noundef nonnull @.str.466) #16
  %1292 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1292)
  %1293 = load ptr, ptr %smu, align 8
  %1294 = ptrtoint ptr %1293 to i32
  call void @__asan_load4_noabort(i32 %1294)
  %1295 = load ptr, ptr %1293, align 8
  %arrayidx1118 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 0
  %1296 = ptrtoint ptr %arrayidx1118 to i32
  call void @__asan_load2_noabort(i32 %1296)
  %1297 = load i16, ptr %arrayidx1118, align 2
  %conv1119 = zext i16 %1297 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1295, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1119) #16
  %1298 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1298)
  %1299 = load ptr, ptr %smu, align 8
  %1300 = ptrtoint ptr %1299 to i32
  call void @__asan_load4_noabort(i32 %1300)
  %1301 = load ptr, ptr %1299, align 8
  %arrayidx1118.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 1
  %1302 = ptrtoint ptr %arrayidx1118.1 to i32
  call void @__asan_load2_noabort(i32 %1302)
  %1303 = load i16, ptr %arrayidx1118.1, align 2
  %conv1119.1 = zext i16 %1303 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1301, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1119.1) #16
  %1304 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1304)
  %1305 = load ptr, ptr %smu, align 8
  %1306 = ptrtoint ptr %1305 to i32
  call void @__asan_load4_noabort(i32 %1306)
  %1307 = load ptr, ptr %1305, align 8
  %arrayidx1118.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 2
  %1308 = ptrtoint ptr %arrayidx1118.2 to i32
  call void @__asan_load2_noabort(i32 %1308)
  %1309 = load i16, ptr %arrayidx1118.2, align 2
  %conv1119.2 = zext i16 %1309 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1307, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1119.2) #16
  %1310 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1310)
  %1311 = load ptr, ptr %smu, align 8
  %1312 = ptrtoint ptr %1311 to i32
  call void @__asan_load4_noabort(i32 %1312)
  %1313 = load ptr, ptr %1311, align 8
  %arrayidx1118.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 3
  %1314 = ptrtoint ptr %arrayidx1118.3 to i32
  call void @__asan_load2_noabort(i32 %1314)
  %1315 = load i16, ptr %arrayidx1118.3, align 2
  %conv1119.3 = zext i16 %1315 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1313, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1119.3) #16
  %1316 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1316)
  %1317 = load ptr, ptr %smu, align 8
  %1318 = ptrtoint ptr %1317 to i32
  call void @__asan_load4_noabort(i32 %1318)
  %1319 = load ptr, ptr %1317, align 8
  %arrayidx1118.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 4
  %1320 = ptrtoint ptr %arrayidx1118.4 to i32
  call void @__asan_load2_noabort(i32 %1320)
  %1321 = load i16, ptr %arrayidx1118.4, align 2
  %conv1119.4 = zext i16 %1321 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1319, ptr noundef nonnull @.str.353, i32 noundef 4, i32 noundef %conv1119.4) #16
  %1322 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1322)
  %1323 = load ptr, ptr %smu, align 8
  %1324 = ptrtoint ptr %1323 to i32
  call void @__asan_load4_noabort(i32 %1324)
  %1325 = load ptr, ptr %1323, align 8
  %arrayidx1118.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 5
  %1326 = ptrtoint ptr %arrayidx1118.5 to i32
  call void @__asan_load2_noabort(i32 %1326)
  %1327 = load i16, ptr %arrayidx1118.5, align 2
  %conv1119.5 = zext i16 %1327 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1325, ptr noundef nonnull @.str.353, i32 noundef 5, i32 noundef %conv1119.5) #16
  %1328 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1328)
  %1329 = load ptr, ptr %smu, align 8
  %1330 = ptrtoint ptr %1329 to i32
  call void @__asan_load4_noabort(i32 %1330)
  %1331 = load ptr, ptr %1329, align 8
  %arrayidx1118.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 6
  %1332 = ptrtoint ptr %arrayidx1118.6 to i32
  call void @__asan_load2_noabort(i32 %1332)
  %1333 = load i16, ptr %arrayidx1118.6, align 2
  %conv1119.6 = zext i16 %1333 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1331, ptr noundef nonnull @.str.353, i32 noundef 6, i32 noundef %conv1119.6) #16
  %1334 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1334)
  %1335 = load ptr, ptr %smu, align 8
  %1336 = ptrtoint ptr %1335 to i32
  call void @__asan_load4_noabort(i32 %1336)
  %1337 = load ptr, ptr %1335, align 8
  %arrayidx1118.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 7
  %1338 = ptrtoint ptr %arrayidx1118.7 to i32
  call void @__asan_load2_noabort(i32 %1338)
  %1339 = load i16, ptr %arrayidx1118.7, align 2
  %conv1119.7 = zext i16 %1339 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1337, ptr noundef nonnull @.str.353, i32 noundef 7, i32 noundef %conv1119.7) #16
  %1340 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1340)
  %1341 = load ptr, ptr %smu, align 8
  %1342 = ptrtoint ptr %1341 to i32
  call void @__asan_load4_noabort(i32 %1342)
  %1343 = load ptr, ptr %1341, align 8
  %arrayidx1118.8 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 8
  %1344 = ptrtoint ptr %arrayidx1118.8 to i32
  call void @__asan_load2_noabort(i32 %1344)
  %1345 = load i16, ptr %arrayidx1118.8, align 2
  %conv1119.8 = zext i16 %1345 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1343, ptr noundef nonnull @.str.353, i32 noundef 8, i32 noundef %conv1119.8) #16
  %1346 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1346)
  %1347 = load ptr, ptr %smu, align 8
  %1348 = ptrtoint ptr %1347 to i32
  call void @__asan_load4_noabort(i32 %1348)
  %1349 = load ptr, ptr %1347, align 8
  %arrayidx1118.9 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 9
  %1350 = ptrtoint ptr %arrayidx1118.9 to i32
  call void @__asan_load2_noabort(i32 %1350)
  %1351 = load i16, ptr %arrayidx1118.9, align 2
  %conv1119.9 = zext i16 %1351 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1349, ptr noundef nonnull @.str.353, i32 noundef 9, i32 noundef %conv1119.9) #16
  %1352 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1352)
  %1353 = load ptr, ptr %smu, align 8
  %1354 = ptrtoint ptr %1353 to i32
  call void @__asan_load4_noabort(i32 %1354)
  %1355 = load ptr, ptr %1353, align 8
  %arrayidx1118.10 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 10
  %1356 = ptrtoint ptr %arrayidx1118.10 to i32
  call void @__asan_load2_noabort(i32 %1356)
  %1357 = load i16, ptr %arrayidx1118.10, align 2
  %conv1119.10 = zext i16 %1357 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1355, ptr noundef nonnull @.str.353, i32 noundef 10, i32 noundef %conv1119.10) #16
  %1358 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1358)
  %1359 = load ptr, ptr %smu, align 8
  %1360 = ptrtoint ptr %1359 to i32
  call void @__asan_load4_noabort(i32 %1360)
  %1361 = load ptr, ptr %1359, align 8
  %arrayidx1118.11 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 11
  %1362 = ptrtoint ptr %arrayidx1118.11 to i32
  call void @__asan_load2_noabort(i32 %1362)
  %1363 = load i16, ptr %arrayidx1118.11, align 2
  %conv1119.11 = zext i16 %1363 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1361, ptr noundef nonnull @.str.353, i32 noundef 11, i32 noundef %conv1119.11) #16
  %1364 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1364)
  %1365 = load ptr, ptr %smu, align 8
  %1366 = ptrtoint ptr %1365 to i32
  call void @__asan_load4_noabort(i32 %1366)
  %1367 = load ptr, ptr %1365, align 8
  %arrayidx1118.12 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 12
  %1368 = ptrtoint ptr %arrayidx1118.12 to i32
  call void @__asan_load2_noabort(i32 %1368)
  %1369 = load i16, ptr %arrayidx1118.12, align 2
  %conv1119.12 = zext i16 %1369 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1367, ptr noundef nonnull @.str.353, i32 noundef 12, i32 noundef %conv1119.12) #16
  %1370 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1370)
  %1371 = load ptr, ptr %smu, align 8
  %1372 = ptrtoint ptr %1371 to i32
  call void @__asan_load4_noabort(i32 %1372)
  %1373 = load ptr, ptr %1371, align 8
  %arrayidx1118.13 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 13
  %1374 = ptrtoint ptr %arrayidx1118.13 to i32
  call void @__asan_load2_noabort(i32 %1374)
  %1375 = load i16, ptr %arrayidx1118.13, align 2
  %conv1119.13 = zext i16 %1375 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1373, ptr noundef nonnull @.str.353, i32 noundef 13, i32 noundef %conv1119.13) #16
  %1376 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1376)
  %1377 = load ptr, ptr %smu, align 8
  %1378 = ptrtoint ptr %1377 to i32
  call void @__asan_load4_noabort(i32 %1378)
  %1379 = load ptr, ptr %1377, align 8
  %arrayidx1118.14 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 14
  %1380 = ptrtoint ptr %arrayidx1118.14 to i32
  call void @__asan_load2_noabort(i32 %1380)
  %1381 = load i16, ptr %arrayidx1118.14, align 2
  %conv1119.14 = zext i16 %1381 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1379, ptr noundef nonnull @.str.353, i32 noundef 14, i32 noundef %conv1119.14) #16
  %1382 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1382)
  %1383 = load ptr, ptr %smu, align 8
  %1384 = ptrtoint ptr %1383 to i32
  call void @__asan_load4_noabort(i32 %1384)
  %1385 = load ptr, ptr %1383, align 8
  %arrayidx1118.15 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 85, i32 15
  %1386 = ptrtoint ptr %arrayidx1118.15 to i32
  call void @__asan_load2_noabort(i32 %1386)
  %1387 = load i16, ptr %arrayidx1118.15, align 2
  %conv1119.15 = zext i16 %1387 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1385, ptr noundef nonnull @.str.353, i32 noundef 15, i32 noundef %conv1119.15) #16
  %1388 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1388)
  %1389 = load ptr, ptr %smu, align 8
  %1390 = ptrtoint ptr %1389 to i32
  call void @__asan_load4_noabort(i32 %1390)
  %1391 = load ptr, ptr %1389, align 8
  %LowestUclkReservedForUlv = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 86
  %1392 = ptrtoint ptr %LowestUclkReservedForUlv to i32
  call void @__asan_load1_noabort(i32 %1392)
  %1393 = load i8, ptr %LowestUclkReservedForUlv, align 4
  %conv1128 = zext i8 %1393 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1391, ptr noundef nonnull @.str.471, i32 noundef %conv1128) #16
  %1394 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1394)
  %1395 = load ptr, ptr %smu, align 8
  %1396 = ptrtoint ptr %1395 to i32
  call void @__asan_load4_noabort(i32 %1396)
  %1397 = load ptr, ptr %1395, align 8
  %PaddingMem = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 87
  %1398 = ptrtoint ptr %PaddingMem to i32
  call void @__asan_load1_noabort(i32 %1398)
  %1399 = load i8, ptr %PaddingMem, align 1
  %conv1135 = zext i8 %1399 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1397, ptr noundef nonnull @.str.474, i32 noundef %conv1135) #16
  %1400 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1400)
  %1401 = load ptr, ptr %smu, align 8
  %1402 = ptrtoint ptr %1401 to i32
  call void @__asan_load4_noabort(i32 %1402)
  %1403 = load ptr, ptr %1401, align 8
  %arrayidx1142 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 87, i32 1
  %1404 = ptrtoint ptr %arrayidx1142 to i32
  call void @__asan_load1_noabort(i32 %1404)
  %1405 = load i8, ptr %arrayidx1142, align 1
  %conv1143 = zext i8 %1405 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1403, ptr noundef nonnull @.str.477, i32 noundef %conv1143) #16
  %1406 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1406)
  %1407 = load ptr, ptr %smu, align 8
  %1408 = ptrtoint ptr %1407 to i32
  call void @__asan_load4_noabort(i32 %1408)
  %1409 = load ptr, ptr %1407, align 8
  %arrayidx1150 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 87, i32 2
  %1410 = ptrtoint ptr %arrayidx1150 to i32
  call void @__asan_load1_noabort(i32 %1410)
  %1411 = load i8, ptr %arrayidx1150, align 1
  %conv1151 = zext i8 %1411 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1409, ptr noundef nonnull @.str.480, i32 noundef %conv1151) #16
  %1412 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1412)
  %1413 = load ptr, ptr %smu, align 8
  %1414 = ptrtoint ptr %1413 to i32
  call void @__asan_load4_noabort(i32 %1414)
  %1415 = load ptr, ptr %1413, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1415, ptr noundef nonnull @.str.483) #16
  %1416 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1416)
  %1417 = load ptr, ptr %smu, align 8
  %1418 = ptrtoint ptr %1417 to i32
  call void @__asan_load4_noabort(i32 %1418)
  %1419 = load ptr, ptr %1417, align 8
  %arrayidx1166 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 88, i32 0
  %1420 = ptrtoint ptr %arrayidx1166 to i32
  call void @__asan_load1_noabort(i32 %1420)
  %1421 = load i8, ptr %arrayidx1166, align 1
  %conv1167 = zext i8 %1421 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1419, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1167) #16
  %1422 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1422)
  %1423 = load ptr, ptr %smu, align 8
  %1424 = ptrtoint ptr %1423 to i32
  call void @__asan_load4_noabort(i32 %1424)
  %1425 = load ptr, ptr %1423, align 8
  %arrayidx1166.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 88, i32 1
  %1426 = ptrtoint ptr %arrayidx1166.1 to i32
  call void @__asan_load1_noabort(i32 %1426)
  %1427 = load i8, ptr %arrayidx1166.1, align 1
  %conv1167.1 = zext i8 %1427 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1425, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1167.1) #16
  %1428 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1428)
  %1429 = load ptr, ptr %smu, align 8
  %1430 = ptrtoint ptr %1429 to i32
  call void @__asan_load4_noabort(i32 %1430)
  %1431 = load ptr, ptr %1429, align 8
  %arrayidx1166.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 88, i32 2
  %1432 = ptrtoint ptr %arrayidx1166.2 to i32
  call void @__asan_load1_noabort(i32 %1432)
  %1433 = load i8, ptr %arrayidx1166.2, align 1
  %conv1167.2 = zext i8 %1433 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1431, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1167.2) #16
  %1434 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1434)
  %1435 = load ptr, ptr %smu, align 8
  %1436 = ptrtoint ptr %1435 to i32
  call void @__asan_load4_noabort(i32 %1436)
  %1437 = load ptr, ptr %1435, align 8
  %arrayidx1166.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 88, i32 3
  %1438 = ptrtoint ptr %arrayidx1166.3 to i32
  call void @__asan_load1_noabort(i32 %1438)
  %1439 = load i8, ptr %arrayidx1166.3, align 1
  %conv1167.3 = zext i8 %1439 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1437, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1167.3) #16
  %1440 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1440)
  %1441 = load ptr, ptr %smu, align 8
  %1442 = ptrtoint ptr %1441 to i32
  call void @__asan_load4_noabort(i32 %1442)
  %1443 = load ptr, ptr %1441, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1443, ptr noundef nonnull @.str.488) #16
  %1444 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1444)
  %1445 = load ptr, ptr %smu, align 8
  %1446 = ptrtoint ptr %1445 to i32
  call void @__asan_load4_noabort(i32 %1446)
  %1447 = load ptr, ptr %1445, align 8
  %UclkDpmSrcFreqRange = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 89
  %1448 = ptrtoint ptr %UclkDpmSrcFreqRange to i32
  call void @__asan_load2_noabort(i32 %1448)
  %1449 = load i16, ptr %UclkDpmSrcFreqRange, align 4
  %conv1181 = zext i16 %1449 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1447, ptr noundef nonnull @.str.491, i32 noundef %conv1181) #16
  %1450 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1450)
  %1451 = load ptr, ptr %smu, align 8
  %1452 = ptrtoint ptr %1451 to i32
  call void @__asan_load4_noabort(i32 %1452)
  %1453 = load ptr, ptr %1451, align 8
  %Fmax = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 89, i32 1
  %1454 = ptrtoint ptr %Fmax to i32
  call void @__asan_load2_noabort(i32 %1454)
  %1455 = load i16, ptr %Fmax, align 2
  %conv1188 = zext i16 %1455 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1453, ptr noundef nonnull @.str.494, i32 noundef %conv1188) #16
  %1456 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1456)
  %1457 = load ptr, ptr %smu, align 8
  %1458 = ptrtoint ptr %1457 to i32
  call void @__asan_load4_noabort(i32 %1458)
  %1459 = load ptr, ptr %1457, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1459, ptr noundef nonnull @.str.497) #16
  %1460 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1460)
  %1461 = load ptr, ptr %smu, align 8
  %1462 = ptrtoint ptr %1461 to i32
  call void @__asan_load4_noabort(i32 %1462)
  %1463 = load ptr, ptr %1461, align 8
  %UclkDpmTargFreqRange = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 90
  %1464 = ptrtoint ptr %UclkDpmTargFreqRange to i32
  call void @__asan_load2_noabort(i32 %1464)
  %1465 = load i16, ptr %UclkDpmTargFreqRange, align 4
  %conv1200 = zext i16 %1465 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1463, ptr noundef nonnull @.str.491, i32 noundef %conv1200) #16
  %1466 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1466)
  %1467 = load ptr, ptr %smu, align 8
  %1468 = ptrtoint ptr %1467 to i32
  call void @__asan_load4_noabort(i32 %1468)
  %1469 = load ptr, ptr %1467, align 8
  %Fmax1207 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 90, i32 1
  %1470 = ptrtoint ptr %Fmax1207 to i32
  call void @__asan_load2_noabort(i32 %1470)
  %1471 = load i16, ptr %Fmax1207, align 2
  %conv1208 = zext i16 %1471 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1469, ptr noundef nonnull @.str.494, i32 noundef %conv1208) #16
  %1472 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1472)
  %1473 = load ptr, ptr %smu, align 8
  %1474 = ptrtoint ptr %1473 to i32
  call void @__asan_load4_noabort(i32 %1474)
  %1475 = load ptr, ptr %1473, align 8
  %UclkDpmMidstepFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 91
  %1476 = ptrtoint ptr %UclkDpmMidstepFreq to i32
  call void @__asan_load2_noabort(i32 %1476)
  %1477 = load i16, ptr %UclkDpmMidstepFreq, align 4
  %conv1214 = zext i16 %1477 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1475, ptr noundef nonnull @.str.504, i32 noundef %conv1214) #16
  %1478 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1478)
  %1479 = load ptr, ptr %smu, align 8
  %1480 = ptrtoint ptr %1479 to i32
  call void @__asan_load4_noabort(i32 %1480)
  %1481 = load ptr, ptr %1479, align 8
  %UclkMidstepPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 92
  %1482 = ptrtoint ptr %UclkMidstepPadding to i32
  call void @__asan_load2_noabort(i32 %1482)
  %1483 = load i16, ptr %UclkMidstepPadding, align 2
  %conv1220 = zext i16 %1483 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1481, ptr noundef nonnull @.str.507, i32 noundef %conv1220) #16
  %1484 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1484)
  %1485 = load ptr, ptr %smu, align 8
  %1486 = ptrtoint ptr %1485 to i32
  call void @__asan_load4_noabort(i32 %1486)
  %1487 = load ptr, ptr %1485, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1487, ptr noundef nonnull @.str.510) #16
  %1488 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1488)
  %1489 = load ptr, ptr %smu, align 8
  %1490 = ptrtoint ptr %1489 to i32
  call void @__asan_load4_noabort(i32 %1490)
  %1491 = load ptr, ptr %1489, align 8
  %arrayidx1235 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 93, i32 0
  %1492 = ptrtoint ptr %arrayidx1235 to i32
  call void @__asan_load1_noabort(i32 %1492)
  %1493 = load i8, ptr %arrayidx1235, align 1
  %conv1236 = zext i8 %1493 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1491, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1236) #16
  %1494 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1494)
  %1495 = load ptr, ptr %smu, align 8
  %1496 = ptrtoint ptr %1495 to i32
  call void @__asan_load4_noabort(i32 %1496)
  %1497 = load ptr, ptr %1495, align 8
  %arrayidx1235.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 93, i32 1
  %1498 = ptrtoint ptr %arrayidx1235.1 to i32
  call void @__asan_load1_noabort(i32 %1498)
  %1499 = load i8, ptr %arrayidx1235.1, align 1
  %conv1236.1 = zext i8 %1499 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1497, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1236.1) #16
  %1500 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1500)
  %1501 = load ptr, ptr %smu, align 8
  %1502 = ptrtoint ptr %1501 to i32
  call void @__asan_load4_noabort(i32 %1502)
  %1503 = load ptr, ptr %1501, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1503, ptr noundef nonnull @.str.515) #16
  %1504 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1504)
  %1505 = load ptr, ptr %smu, align 8
  %1506 = ptrtoint ptr %1505 to i32
  call void @__asan_load4_noabort(i32 %1506)
  %1507 = load ptr, ptr %1505, align 8
  %arrayidx1254 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 94, i32 0
  %1508 = ptrtoint ptr %arrayidx1254 to i32
  call void @__asan_load1_noabort(i32 %1508)
  %1509 = load i8, ptr %arrayidx1254, align 1
  %conv1255 = zext i8 %1509 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1507, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1255) #16
  %1510 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1510)
  %1511 = load ptr, ptr %smu, align 8
  %1512 = ptrtoint ptr %1511 to i32
  call void @__asan_load4_noabort(i32 %1512)
  %1513 = load ptr, ptr %1511, align 8
  %arrayidx1254.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 94, i32 1
  %1514 = ptrtoint ptr %arrayidx1254.1 to i32
  call void @__asan_load1_noabort(i32 %1514)
  %1515 = load i8, ptr %arrayidx1254.1, align 1
  %conv1255.1 = zext i8 %1515 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1513, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1255.1) #16
  %1516 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1516)
  %1517 = load ptr, ptr %smu, align 8
  %1518 = ptrtoint ptr %1517 to i32
  call void @__asan_load4_noabort(i32 %1518)
  %1519 = load ptr, ptr %1517, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1519, ptr noundef nonnull @.str.520) #16
  %1520 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1520)
  %1521 = load ptr, ptr %smu, align 8
  %1522 = ptrtoint ptr %1521 to i32
  call void @__asan_load4_noabort(i32 %1522)
  %1523 = load ptr, ptr %1521, align 8
  %arrayidx1273 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 95, i32 0
  %1524 = ptrtoint ptr %arrayidx1273 to i32
  call void @__asan_load2_noabort(i32 %1524)
  %1525 = load i16, ptr %arrayidx1273, align 2
  %conv1274 = zext i16 %1525 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1523, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1274) #16
  %1526 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1526)
  %1527 = load ptr, ptr %smu, align 8
  %1528 = ptrtoint ptr %1527 to i32
  call void @__asan_load4_noabort(i32 %1528)
  %1529 = load ptr, ptr %1527, align 8
  %arrayidx1273.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 95, i32 1
  %1530 = ptrtoint ptr %arrayidx1273.1 to i32
  call void @__asan_load2_noabort(i32 %1530)
  %1531 = load i16, ptr %arrayidx1273.1, align 2
  %conv1274.1 = zext i16 %1531 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1529, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1274.1) #16
  %1532 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1532)
  %1533 = load ptr, ptr %smu, align 8
  %1534 = ptrtoint ptr %1533 to i32
  call void @__asan_load4_noabort(i32 %1534)
  %1535 = load ptr, ptr %1533, align 8
  %FanStopTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 96
  %1536 = ptrtoint ptr %FanStopTemp to i32
  call void @__asan_load2_noabort(i32 %1536)
  %1537 = load i16, ptr %FanStopTemp, align 4
  %conv1283 = zext i16 %1537 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1535, ptr noundef nonnull @.str.525, i32 noundef %conv1283) #16
  %1538 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1538)
  %1539 = load ptr, ptr %smu, align 8
  %1540 = ptrtoint ptr %1539 to i32
  call void @__asan_load4_noabort(i32 %1540)
  %1541 = load ptr, ptr %1539, align 8
  %FanStartTemp = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 97
  %1542 = ptrtoint ptr %FanStartTemp to i32
  call void @__asan_load2_noabort(i32 %1542)
  %1543 = load i16, ptr %FanStartTemp, align 2
  %conv1289 = zext i16 %1543 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1541, ptr noundef nonnull @.str.528, i32 noundef %conv1289) #16
  %1544 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1544)
  %1545 = load ptr, ptr %smu, align 8
  %1546 = ptrtoint ptr %1545 to i32
  call void @__asan_load4_noabort(i32 %1546)
  %1547 = load ptr, ptr %1545, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1547, ptr noundef nonnull @.str.531) #16
  %1548 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1548)
  %1549 = load ptr, ptr %smu, align 8
  %1550 = ptrtoint ptr %1549 to i32
  call void @__asan_load4_noabort(i32 %1550)
  %1551 = load ptr, ptr %1549, align 8
  %arrayidx1304 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 0
  %1552 = ptrtoint ptr %arrayidx1304 to i32
  call void @__asan_load2_noabort(i32 %1552)
  %1553 = load i16, ptr %arrayidx1304, align 2
  %conv1305 = zext i16 %1553 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1551, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1305) #16
  %1554 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1554)
  %1555 = load ptr, ptr %smu, align 8
  %1556 = ptrtoint ptr %1555 to i32
  call void @__asan_load4_noabort(i32 %1556)
  %1557 = load ptr, ptr %1555, align 8
  %arrayidx1304.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 1
  %1558 = ptrtoint ptr %arrayidx1304.1 to i32
  call void @__asan_load2_noabort(i32 %1558)
  %1559 = load i16, ptr %arrayidx1304.1, align 2
  %conv1305.1 = zext i16 %1559 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1557, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1305.1) #16
  %1560 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1560)
  %1561 = load ptr, ptr %smu, align 8
  %1562 = ptrtoint ptr %1561 to i32
  call void @__asan_load4_noabort(i32 %1562)
  %1563 = load ptr, ptr %1561, align 8
  %arrayidx1304.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 2
  %1564 = ptrtoint ptr %arrayidx1304.2 to i32
  call void @__asan_load2_noabort(i32 %1564)
  %1565 = load i16, ptr %arrayidx1304.2, align 2
  %conv1305.2 = zext i16 %1565 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1563, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv1305.2) #16
  %1566 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1566)
  %1567 = load ptr, ptr %smu, align 8
  %1568 = ptrtoint ptr %1567 to i32
  call void @__asan_load4_noabort(i32 %1568)
  %1569 = load ptr, ptr %1567, align 8
  %arrayidx1304.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 3
  %1570 = ptrtoint ptr %arrayidx1304.3 to i32
  call void @__asan_load2_noabort(i32 %1570)
  %1571 = load i16, ptr %arrayidx1304.3, align 2
  %conv1305.3 = zext i16 %1571 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1569, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv1305.3) #16
  %1572 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1572)
  %1573 = load ptr, ptr %smu, align 8
  %1574 = ptrtoint ptr %1573 to i32
  call void @__asan_load4_noabort(i32 %1574)
  %1575 = load ptr, ptr %1573, align 8
  %arrayidx1304.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 4
  %1576 = ptrtoint ptr %arrayidx1304.4 to i32
  call void @__asan_load2_noabort(i32 %1576)
  %1577 = load i16, ptr %arrayidx1304.4, align 2
  %conv1305.4 = zext i16 %1577 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1575, ptr noundef nonnull @.str.353, i32 noundef 4, i32 noundef %conv1305.4) #16
  %1578 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1578)
  %1579 = load ptr, ptr %smu, align 8
  %1580 = ptrtoint ptr %1579 to i32
  call void @__asan_load4_noabort(i32 %1580)
  %1581 = load ptr, ptr %1579, align 8
  %arrayidx1304.5 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 5
  %1582 = ptrtoint ptr %arrayidx1304.5 to i32
  call void @__asan_load2_noabort(i32 %1582)
  %1583 = load i16, ptr %arrayidx1304.5, align 2
  %conv1305.5 = zext i16 %1583 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1581, ptr noundef nonnull @.str.353, i32 noundef 5, i32 noundef %conv1305.5) #16
  %1584 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1584)
  %1585 = load ptr, ptr %smu, align 8
  %1586 = ptrtoint ptr %1585 to i32
  call void @__asan_load4_noabort(i32 %1586)
  %1587 = load ptr, ptr %1585, align 8
  %arrayidx1304.6 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 6
  %1588 = ptrtoint ptr %arrayidx1304.6 to i32
  call void @__asan_load2_noabort(i32 %1588)
  %1589 = load i16, ptr %arrayidx1304.6, align 2
  %conv1305.6 = zext i16 %1589 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1587, ptr noundef nonnull @.str.353, i32 noundef 6, i32 noundef %conv1305.6) #16
  %1590 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1590)
  %1591 = load ptr, ptr %smu, align 8
  %1592 = ptrtoint ptr %1591 to i32
  call void @__asan_load4_noabort(i32 %1592)
  %1593 = load ptr, ptr %1591, align 8
  %arrayidx1304.7 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 7
  %1594 = ptrtoint ptr %arrayidx1304.7 to i32
  call void @__asan_load2_noabort(i32 %1594)
  %1595 = load i16, ptr %arrayidx1304.7, align 2
  %conv1305.7 = zext i16 %1595 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1593, ptr noundef nonnull @.str.353, i32 noundef 7, i32 noundef %conv1305.7) #16
  %1596 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1596)
  %1597 = load ptr, ptr %smu, align 8
  %1598 = ptrtoint ptr %1597 to i32
  call void @__asan_load4_noabort(i32 %1598)
  %1599 = load ptr, ptr %1597, align 8
  %arrayidx1304.8 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 8
  %1600 = ptrtoint ptr %arrayidx1304.8 to i32
  call void @__asan_load2_noabort(i32 %1600)
  %1601 = load i16, ptr %arrayidx1304.8, align 2
  %conv1305.8 = zext i16 %1601 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1599, ptr noundef nonnull @.str.353, i32 noundef 8, i32 noundef %conv1305.8) #16
  %1602 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1602)
  %1603 = load ptr, ptr %smu, align 8
  %1604 = ptrtoint ptr %1603 to i32
  call void @__asan_load4_noabort(i32 %1604)
  %1605 = load ptr, ptr %1603, align 8
  %arrayidx1304.9 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 98, i32 9
  %1606 = ptrtoint ptr %arrayidx1304.9 to i32
  call void @__asan_load2_noabort(i32 %1606)
  %1607 = load i16, ptr %arrayidx1304.9, align 2
  %conv1305.9 = zext i16 %1607 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1605, ptr noundef nonnull @.str.353, i32 noundef 9, i32 noundef %conv1305.9) #16
  %1608 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1608)
  %1609 = load ptr, ptr %smu, align 8
  %1610 = ptrtoint ptr %1609 to i32
  call void @__asan_load4_noabort(i32 %1610)
  %1611 = load ptr, ptr %1609, align 8
  %FanPwmMin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 99
  %1612 = ptrtoint ptr %FanPwmMin to i32
  call void @__asan_load2_noabort(i32 %1612)
  %1613 = load i16, ptr %FanPwmMin, align 4
  %conv1314 = zext i16 %1613 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1611, ptr noundef nonnull @.str.536, i32 noundef %conv1314) #16
  %1614 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1614)
  %1615 = load ptr, ptr %smu, align 8
  %1616 = ptrtoint ptr %1615 to i32
  call void @__asan_load4_noabort(i32 %1616)
  %1617 = load ptr, ptr %1615, align 8
  %FanAcousticLimitRpm = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 100
  %1618 = ptrtoint ptr %FanAcousticLimitRpm to i32
  call void @__asan_load2_noabort(i32 %1618)
  %1619 = load i16, ptr %FanAcousticLimitRpm, align 2
  %conv1320 = zext i16 %1619 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1617, ptr noundef nonnull @.str.539, i32 noundef %conv1320) #16
  %1620 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1620)
  %1621 = load ptr, ptr %smu, align 8
  %1622 = ptrtoint ptr %1621 to i32
  call void @__asan_load4_noabort(i32 %1622)
  %1623 = load ptr, ptr %1621, align 8
  %FanThrottlingRpm = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 101
  %1624 = ptrtoint ptr %FanThrottlingRpm to i32
  call void @__asan_load2_noabort(i32 %1624)
  %1625 = load i16, ptr %FanThrottlingRpm, align 4
  %conv1326 = zext i16 %1625 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1623, ptr noundef nonnull @.str.542, i32 noundef %conv1326) #16
  %1626 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1626)
  %1627 = load ptr, ptr %smu, align 8
  %1628 = ptrtoint ptr %1627 to i32
  call void @__asan_load4_noabort(i32 %1628)
  %1629 = load ptr, ptr %1627, align 8
  %FanMaximumRpm = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 102
  %1630 = ptrtoint ptr %FanMaximumRpm to i32
  call void @__asan_load2_noabort(i32 %1630)
  %1631 = load i16, ptr %FanMaximumRpm, align 2
  %conv1332 = zext i16 %1631 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1629, ptr noundef nonnull @.str.545, i32 noundef %conv1332) #16
  %1632 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1632)
  %1633 = load ptr, ptr %smu, align 8
  %1634 = ptrtoint ptr %1633 to i32
  call void @__asan_load4_noabort(i32 %1634)
  %1635 = load ptr, ptr %1633, align 8
  %MGpuFanBoostLimitRpm = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 103
  %1636 = ptrtoint ptr %MGpuFanBoostLimitRpm to i32
  call void @__asan_load2_noabort(i32 %1636)
  %1637 = load i16, ptr %MGpuFanBoostLimitRpm, align 4
  %conv1338 = zext i16 %1637 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1635, ptr noundef nonnull @.str.548, i32 noundef %conv1338) #16
  %1638 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1638)
  %1639 = load ptr, ptr %smu, align 8
  %1640 = ptrtoint ptr %1639 to i32
  call void @__asan_load4_noabort(i32 %1640)
  %1641 = load ptr, ptr %1639, align 8
  %FanTargetTemperature = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 104
  %1642 = ptrtoint ptr %FanTargetTemperature to i32
  call void @__asan_load2_noabort(i32 %1642)
  %1643 = load i16, ptr %FanTargetTemperature, align 2
  %conv1344 = zext i16 %1643 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1641, ptr noundef nonnull @.str.551, i32 noundef %conv1344) #16
  %1644 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1644)
  %1645 = load ptr, ptr %smu, align 8
  %1646 = ptrtoint ptr %1645 to i32
  call void @__asan_load4_noabort(i32 %1646)
  %1647 = load ptr, ptr %1645, align 8
  %FanTargetGfxclk = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 105
  %1648 = ptrtoint ptr %FanTargetGfxclk to i32
  call void @__asan_load2_noabort(i32 %1648)
  %1649 = load i16, ptr %FanTargetGfxclk, align 4
  %conv1350 = zext i16 %1649 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1647, ptr noundef nonnull @.str.554, i32 noundef %conv1350) #16
  %1650 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1650)
  %1651 = load ptr, ptr %smu, align 8
  %1652 = ptrtoint ptr %1651 to i32
  call void @__asan_load4_noabort(i32 %1652)
  %1653 = load ptr, ptr %1651, align 8
  %FanPadding16 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 106
  %1654 = ptrtoint ptr %FanPadding16 to i32
  call void @__asan_load2_noabort(i32 %1654)
  %1655 = load i16, ptr %FanPadding16, align 2
  %conv1356 = zext i16 %1655 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1653, ptr noundef nonnull @.str.557, i32 noundef %conv1356) #16
  %1656 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1656)
  %1657 = load ptr, ptr %smu, align 8
  %1658 = ptrtoint ptr %1657 to i32
  call void @__asan_load4_noabort(i32 %1658)
  %1659 = load ptr, ptr %1657, align 8
  %FanTempInputSelect = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 107
  %1660 = ptrtoint ptr %FanTempInputSelect to i32
  call void @__asan_load1_noabort(i32 %1660)
  %1661 = load i8, ptr %FanTempInputSelect, align 4
  %conv1362 = zext i8 %1661 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1659, ptr noundef nonnull @.str.560, i32 noundef %conv1362) #16
  %1662 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1662)
  %1663 = load ptr, ptr %smu, align 8
  %1664 = ptrtoint ptr %1663 to i32
  call void @__asan_load4_noabort(i32 %1664)
  %1665 = load ptr, ptr %1663, align 8
  %FanPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 108
  %1666 = ptrtoint ptr %FanPadding to i32
  call void @__asan_load1_noabort(i32 %1666)
  %1667 = load i8, ptr %FanPadding, align 1
  %conv1368 = zext i8 %1667 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1665, ptr noundef nonnull @.str.563, i32 noundef %conv1368) #16
  %1668 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1668)
  %1669 = load ptr, ptr %smu, align 8
  %1670 = ptrtoint ptr %1669 to i32
  call void @__asan_load4_noabort(i32 %1670)
  %1671 = load ptr, ptr %1669, align 8
  %FanZeroRpmEnable = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 109
  %1672 = ptrtoint ptr %FanZeroRpmEnable to i32
  call void @__asan_load1_noabort(i32 %1672)
  %1673 = load i8, ptr %FanZeroRpmEnable, align 2
  %conv1374 = zext i8 %1673 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1671, ptr noundef nonnull @.str.566, i32 noundef %conv1374) #16
  %1674 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1674)
  %1675 = load ptr, ptr %smu, align 8
  %1676 = ptrtoint ptr %1675 to i32
  call void @__asan_load4_noabort(i32 %1676)
  %1677 = load ptr, ptr %1675, align 8
  %FanTachEdgePerRev = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 110
  %1678 = ptrtoint ptr %FanTachEdgePerRev to i32
  call void @__asan_load1_noabort(i32 %1678)
  %1679 = load i8, ptr %FanTachEdgePerRev, align 1
  %conv1380 = zext i8 %1679 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1677, ptr noundef nonnull @.str.569, i32 noundef %conv1380) #16
  %1680 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1680)
  %1681 = load ptr, ptr %smu, align 8
  %1682 = ptrtoint ptr %1681 to i32
  call void @__asan_load4_noabort(i32 %1682)
  %1683 = load ptr, ptr %1681, align 8
  %FuzzyFan_ErrorSetDelta = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 111
  %1684 = ptrtoint ptr %FuzzyFan_ErrorSetDelta to i32
  call void @__asan_load2_noabort(i32 %1684)
  %1685 = load i16, ptr %FuzzyFan_ErrorSetDelta, align 4
  %conv1386 = sext i16 %1685 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1683, ptr noundef nonnull @.str.572, i32 noundef %conv1386) #16
  %1686 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1686)
  %1687 = load ptr, ptr %smu, align 8
  %1688 = ptrtoint ptr %1687 to i32
  call void @__asan_load4_noabort(i32 %1688)
  %1689 = load ptr, ptr %1687, align 8
  %FuzzyFan_ErrorRateSetDelta = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 112
  %1690 = ptrtoint ptr %FuzzyFan_ErrorRateSetDelta to i32
  call void @__asan_load2_noabort(i32 %1690)
  %1691 = load i16, ptr %FuzzyFan_ErrorRateSetDelta, align 2
  %conv1392 = sext i16 %1691 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1689, ptr noundef nonnull @.str.575, i32 noundef %conv1392) #16
  %1692 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1692)
  %1693 = load ptr, ptr %smu, align 8
  %1694 = ptrtoint ptr %1693 to i32
  call void @__asan_load4_noabort(i32 %1694)
  %1695 = load ptr, ptr %1693, align 8
  %FuzzyFan_PwmSetDelta = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 113
  %1696 = ptrtoint ptr %FuzzyFan_PwmSetDelta to i32
  call void @__asan_load2_noabort(i32 %1696)
  %1697 = load i16, ptr %FuzzyFan_PwmSetDelta, align 4
  %conv1398 = sext i16 %1697 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1695, ptr noundef nonnull @.str.578, i32 noundef %conv1398) #16
  %1698 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1698)
  %1699 = load ptr, ptr %smu, align 8
  %1700 = ptrtoint ptr %1699 to i32
  call void @__asan_load4_noabort(i32 %1700)
  %1701 = load ptr, ptr %1699, align 8
  %FuzzyFan_Reserved = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 114
  %1702 = ptrtoint ptr %FuzzyFan_Reserved to i32
  call void @__asan_load2_noabort(i32 %1702)
  %1703 = load i16, ptr %FuzzyFan_Reserved, align 2
  %conv1404 = zext i16 %1703 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1701, ptr noundef nonnull @.str.581, i32 noundef %conv1404) #16
  %1704 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1704)
  %1705 = load ptr, ptr %smu, align 8
  %1706 = ptrtoint ptr %1705 to i32
  call void @__asan_load4_noabort(i32 %1706)
  %1707 = load ptr, ptr %1705, align 8
  %OverrideAvfsGb = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 115
  %1708 = ptrtoint ptr %OverrideAvfsGb to i32
  call void @__asan_load1_noabort(i32 %1708)
  %1709 = load i8, ptr %OverrideAvfsGb, align 4
  %conv1411 = zext i8 %1709 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1707, ptr noundef nonnull @.str.584, i32 noundef %conv1411) #16
  %1710 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1710)
  %1711 = load ptr, ptr %smu, align 8
  %1712 = ptrtoint ptr %1711 to i32
  call void @__asan_load4_noabort(i32 %1712)
  %1713 = load ptr, ptr %1711, align 8
  %arrayidx1418 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 115, i32 1
  %1714 = ptrtoint ptr %arrayidx1418 to i32
  call void @__asan_load1_noabort(i32 %1714)
  %1715 = load i8, ptr %arrayidx1418, align 1
  %conv1419 = zext i8 %1715 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1713, ptr noundef nonnull @.str.587, i32 noundef %conv1419) #16
  %1716 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1716)
  %1717 = load ptr, ptr %smu, align 8
  %1718 = ptrtoint ptr %1717 to i32
  call void @__asan_load4_noabort(i32 %1718)
  %1719 = load ptr, ptr %1717, align 8
  %dBtcGbGfxDfllModelSelect = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 116
  %1720 = ptrtoint ptr %dBtcGbGfxDfllModelSelect to i32
  call void @__asan_load1_noabort(i32 %1720)
  %1721 = load i8, ptr %dBtcGbGfxDfllModelSelect, align 2
  %conv1425 = zext i8 %1721 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1719, ptr noundef nonnull @.str.590, i32 noundef %conv1425) #16
  %1722 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1722)
  %1723 = load ptr, ptr %smu, align 8
  %1724 = ptrtoint ptr %1723 to i32
  call void @__asan_load4_noabort(i32 %1724)
  %1725 = load ptr, ptr %1723, align 8
  %Padding8_Avfs = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 117
  %1726 = ptrtoint ptr %Padding8_Avfs to i32
  call void @__asan_load1_noabort(i32 %1726)
  %1727 = load i8, ptr %Padding8_Avfs, align 1
  %conv1431 = zext i8 %1727 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1725, ptr noundef nonnull @.str.593, i32 noundef %conv1431) #16
  %1728 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1728)
  %1729 = load ptr, ptr %smu, align 8
  %1730 = ptrtoint ptr %1729 to i32
  call void @__asan_load4_noabort(i32 %1730)
  %1731 = load ptr, ptr %1729, align 8
  %qAvfsGb = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118
  %1732 = ptrtoint ptr %qAvfsGb to i32
  call void @__asan_load4_noabort(i32 %1732)
  %1733 = load i32, ptr %qAvfsGb, align 4
  %b1441 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118, i32 0, i32 1
  %1734 = ptrtoint ptr %b1441 to i32
  call void @__asan_load4_noabort(i32 %1734)
  %1735 = load i32, ptr %b1441, align 4
  %c1444 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118, i32 0, i32 2
  %1736 = ptrtoint ptr %c1444 to i32
  call void @__asan_load4_noabort(i32 %1736)
  %1737 = load i32, ptr %c1444, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1731, ptr noundef nonnull @.str.596, i32 noundef %1733, i32 noundef %1735, i32 noundef %1737) #16
  %1738 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1738)
  %1739 = load ptr, ptr %smu, align 8
  %1740 = ptrtoint ptr %1739 to i32
  call void @__asan_load4_noabort(i32 %1740)
  %1741 = load ptr, ptr %1739, align 8
  %arrayidx1451 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118, i32 1
  %1742 = ptrtoint ptr %arrayidx1451 to i32
  call void @__asan_load4_noabort(i32 %1742)
  %1743 = load i32, ptr %arrayidx1451, align 4
  %b1455 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118, i32 1, i32 1
  %1744 = ptrtoint ptr %b1455 to i32
  call void @__asan_load4_noabort(i32 %1744)
  %1745 = load i32, ptr %b1455, align 4
  %c1458 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 118, i32 1, i32 2
  %1746 = ptrtoint ptr %c1458 to i32
  call void @__asan_load4_noabort(i32 %1746)
  %1747 = load i32, ptr %c1458, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1741, ptr noundef nonnull @.str.599, i32 noundef %1743, i32 noundef %1745, i32 noundef %1747) #16
  %1748 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1748)
  %1749 = load ptr, ptr %smu, align 8
  %1750 = ptrtoint ptr %1749 to i32
  call void @__asan_load4_noabort(i32 %1750)
  %1751 = load ptr, ptr %1749, align 8
  %dBtcGbGfxPll = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 119
  %1752 = ptrtoint ptr %dBtcGbGfxPll to i32
  call void @__asan_load4_noabort(i32 %1752)
  %1753 = load i32, ptr %dBtcGbGfxPll, align 4
  %b1466 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 119, i32 1
  %1754 = ptrtoint ptr %b1466 to i32
  call void @__asan_load4_noabort(i32 %1754)
  %1755 = load i32, ptr %b1466, align 4
  %c1468 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 119, i32 2
  %1756 = ptrtoint ptr %c1468 to i32
  call void @__asan_load4_noabort(i32 %1756)
  %1757 = load i32, ptr %c1468, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1751, ptr noundef nonnull @.str.602, i32 noundef %1753, i32 noundef %1755, i32 noundef %1757) #16
  %1758 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1758)
  %1759 = load ptr, ptr %smu, align 8
  %1760 = ptrtoint ptr %1759 to i32
  call void @__asan_load4_noabort(i32 %1760)
  %1761 = load ptr, ptr %1759, align 8
  %dBtcGbGfxDfll = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 120
  %1762 = ptrtoint ptr %dBtcGbGfxDfll to i32
  call void @__asan_load4_noabort(i32 %1762)
  %1763 = load i32, ptr %dBtcGbGfxDfll, align 4
  %b1476 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 120, i32 1
  %1764 = ptrtoint ptr %b1476 to i32
  call void @__asan_load4_noabort(i32 %1764)
  %1765 = load i32, ptr %b1476, align 4
  %c1478 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 120, i32 2
  %1766 = ptrtoint ptr %c1478 to i32
  call void @__asan_load4_noabort(i32 %1766)
  %1767 = load i32, ptr %c1478, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1761, ptr noundef nonnull @.str.605, i32 noundef %1763, i32 noundef %1765, i32 noundef %1767) #16
  %1768 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1768)
  %1769 = load ptr, ptr %smu, align 8
  %1770 = ptrtoint ptr %1769 to i32
  call void @__asan_load4_noabort(i32 %1770)
  %1771 = load ptr, ptr %1769, align 8
  %dBtcGbSoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 121
  %1772 = ptrtoint ptr %dBtcGbSoc to i32
  call void @__asan_load4_noabort(i32 %1772)
  %1773 = load i32, ptr %dBtcGbSoc, align 4
  %b1486 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 121, i32 1
  %1774 = ptrtoint ptr %b1486 to i32
  call void @__asan_load4_noabort(i32 %1774)
  %1775 = load i32, ptr %b1486, align 4
  %c1488 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 121, i32 2
  %1776 = ptrtoint ptr %c1488 to i32
  call void @__asan_load4_noabort(i32 %1776)
  %1777 = load i32, ptr %c1488, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1771, ptr noundef nonnull @.str.608, i32 noundef %1773, i32 noundef %1775, i32 noundef %1777) #16
  %1778 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1778)
  %1779 = load ptr, ptr %smu, align 8
  %1780 = ptrtoint ptr %1779 to i32
  call void @__asan_load4_noabort(i32 %1780)
  %1781 = load ptr, ptr %1779, align 8
  %qAgingGb = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 122
  %1782 = ptrtoint ptr %qAgingGb to i32
  call void @__asan_load4_noabort(i32 %1782)
  %1783 = load i32, ptr %qAgingGb, align 4
  %b1498 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 122, i32 0, i32 1
  %1784 = ptrtoint ptr %b1498 to i32
  call void @__asan_load4_noabort(i32 %1784)
  %1785 = load i32, ptr %b1498, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1781, ptr noundef nonnull @.str.611, i32 noundef %1783, i32 noundef %1785) #16
  %1786 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1786)
  %1787 = load ptr, ptr %smu, align 8
  %1788 = ptrtoint ptr %1787 to i32
  call void @__asan_load4_noabort(i32 %1788)
  %1789 = load ptr, ptr %1787, align 8
  %arrayidx1505 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 122, i32 1
  %1790 = ptrtoint ptr %arrayidx1505 to i32
  call void @__asan_load4_noabort(i32 %1790)
  %1791 = load i32, ptr %arrayidx1505, align 4
  %b1509 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 122, i32 1, i32 1
  %1792 = ptrtoint ptr %b1509 to i32
  call void @__asan_load4_noabort(i32 %1792)
  %1793 = load i32, ptr %b1509, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1789, ptr noundef nonnull @.str.614, i32 noundef %1791, i32 noundef %1793) #16
  %1794 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1794)
  %1795 = load ptr, ptr %smu, align 8
  %1796 = ptrtoint ptr %1795 to i32
  call void @__asan_load4_noabort(i32 %1796)
  %1797 = load ptr, ptr %1795, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1797, ptr noundef nonnull @.str.617) #16
  %PiecewiseLinearDroopIntGfxDfll = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123
  %1798 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1798)
  %1799 = load ptr, ptr %smu, align 8
  %1800 = ptrtoint ptr %1799 to i32
  call void @__asan_load4_noabort(i32 %1800)
  %1801 = load ptr, ptr %1799, align 8
  %1802 = ptrtoint ptr %PiecewiseLinearDroopIntGfxDfll to i32
  call void @__asan_load4_noabort(i32 %1802)
  %1803 = load i32, ptr %PiecewiseLinearDroopIntGfxDfll, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1801, ptr noundef nonnull @.str.620, i32 noundef 0, i32 noundef %1803) #16
  %1804 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1804)
  %1805 = load ptr, ptr %smu, align 8
  %1806 = ptrtoint ptr %1805 to i32
  call void @__asan_load4_noabort(i32 %1806)
  %1807 = load ptr, ptr %1805, align 8
  %arrayidx1531 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 1, i32 0
  %1808 = ptrtoint ptr %arrayidx1531 to i32
  call void @__asan_load4_noabort(i32 %1808)
  %1809 = load i32, ptr %arrayidx1531, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1807, ptr noundef nonnull @.str.623, i32 noundef 0, i32 noundef %1809) #16
  %1810 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1810)
  %1811 = load ptr, ptr %smu, align 8
  %1812 = ptrtoint ptr %1811 to i32
  call void @__asan_load4_noabort(i32 %1812)
  %1813 = load ptr, ptr %1811, align 8
  %arrayidx1524.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 0, i32 1
  %1814 = ptrtoint ptr %arrayidx1524.1 to i32
  call void @__asan_load4_noabort(i32 %1814)
  %1815 = load i32, ptr %arrayidx1524.1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1813, ptr noundef nonnull @.str.620, i32 noundef 1, i32 noundef %1815) #16
  %1816 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1816)
  %1817 = load ptr, ptr %smu, align 8
  %1818 = ptrtoint ptr %1817 to i32
  call void @__asan_load4_noabort(i32 %1818)
  %1819 = load ptr, ptr %1817, align 8
  %arrayidx1531.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 1, i32 1
  %1820 = ptrtoint ptr %arrayidx1531.1 to i32
  call void @__asan_load4_noabort(i32 %1820)
  %1821 = load i32, ptr %arrayidx1531.1, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1819, ptr noundef nonnull @.str.623, i32 noundef 1, i32 noundef %1821) #16
  %1822 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1822)
  %1823 = load ptr, ptr %smu, align 8
  %1824 = ptrtoint ptr %1823 to i32
  call void @__asan_load4_noabort(i32 %1824)
  %1825 = load ptr, ptr %1823, align 8
  %arrayidx1524.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 0, i32 2
  %1826 = ptrtoint ptr %arrayidx1524.2 to i32
  call void @__asan_load4_noabort(i32 %1826)
  %1827 = load i32, ptr %arrayidx1524.2, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1825, ptr noundef nonnull @.str.620, i32 noundef 2, i32 noundef %1827) #16
  %1828 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1828)
  %1829 = load ptr, ptr %smu, align 8
  %1830 = ptrtoint ptr %1829 to i32
  call void @__asan_load4_noabort(i32 %1830)
  %1831 = load ptr, ptr %1829, align 8
  %arrayidx1531.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 1, i32 2
  %1832 = ptrtoint ptr %arrayidx1531.2 to i32
  call void @__asan_load4_noabort(i32 %1832)
  %1833 = load i32, ptr %arrayidx1531.2, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1831, ptr noundef nonnull @.str.623, i32 noundef 2, i32 noundef %1833) #16
  %1834 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1834)
  %1835 = load ptr, ptr %smu, align 8
  %1836 = ptrtoint ptr %1835 to i32
  call void @__asan_load4_noabort(i32 %1836)
  %1837 = load ptr, ptr %1835, align 8
  %arrayidx1524.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 0, i32 3
  %1838 = ptrtoint ptr %arrayidx1524.3 to i32
  call void @__asan_load4_noabort(i32 %1838)
  %1839 = load i32, ptr %arrayidx1524.3, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1837, ptr noundef nonnull @.str.620, i32 noundef 3, i32 noundef %1839) #16
  %1840 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1840)
  %1841 = load ptr, ptr %smu, align 8
  %1842 = ptrtoint ptr %1841 to i32
  call void @__asan_load4_noabort(i32 %1842)
  %1843 = load ptr, ptr %1841, align 8
  %arrayidx1531.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 1, i32 3
  %1844 = ptrtoint ptr %arrayidx1531.3 to i32
  call void @__asan_load4_noabort(i32 %1844)
  %1845 = load i32, ptr %arrayidx1531.3, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1843, ptr noundef nonnull @.str.623, i32 noundef 3, i32 noundef %1845) #16
  %1846 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1846)
  %1847 = load ptr, ptr %smu, align 8
  %1848 = ptrtoint ptr %1847 to i32
  call void @__asan_load4_noabort(i32 %1848)
  %1849 = load ptr, ptr %1847, align 8
  %arrayidx1524.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 0, i32 4
  %1850 = ptrtoint ptr %arrayidx1524.4 to i32
  call void @__asan_load4_noabort(i32 %1850)
  %1851 = load i32, ptr %arrayidx1524.4, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1849, ptr noundef nonnull @.str.620, i32 noundef 4, i32 noundef %1851) #16
  %1852 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1852)
  %1853 = load ptr, ptr %smu, align 8
  %1854 = ptrtoint ptr %1853 to i32
  call void @__asan_load4_noabort(i32 %1854)
  %1855 = load ptr, ptr %1853, align 8
  %arrayidx1531.4 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 123, i32 1, i32 4
  %1856 = ptrtoint ptr %arrayidx1531.4 to i32
  call void @__asan_load4_noabort(i32 %1856)
  %1857 = load i32, ptr %arrayidx1531.4, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1855, ptr noundef nonnull @.str.623, i32 noundef 4, i32 noundef %1857) #16
  %1858 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1858)
  %1859 = load ptr, ptr %smu, align 8
  %1860 = ptrtoint ptr %1859 to i32
  call void @__asan_load4_noabort(i32 %1860)
  %1861 = load ptr, ptr %1859, align 8
  %qStaticVoltageOffset = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124
  %1862 = ptrtoint ptr %qStaticVoltageOffset to i32
  call void @__asan_load4_noabort(i32 %1862)
  %1863 = load i32, ptr %qStaticVoltageOffset, align 4
  %b1544 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124, i32 0, i32 1
  %1864 = ptrtoint ptr %b1544 to i32
  call void @__asan_load4_noabort(i32 %1864)
  %1865 = load i32, ptr %b1544, align 4
  %c1547 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124, i32 0, i32 2
  %1866 = ptrtoint ptr %c1547 to i32
  call void @__asan_load4_noabort(i32 %1866)
  %1867 = load i32, ptr %c1547, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1861, ptr noundef nonnull @.str.626, i32 noundef %1863, i32 noundef %1865, i32 noundef %1867) #16
  %1868 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1868)
  %1869 = load ptr, ptr %smu, align 8
  %1870 = ptrtoint ptr %1869 to i32
  call void @__asan_load4_noabort(i32 %1870)
  %1871 = load ptr, ptr %1869, align 8
  %arrayidx1554 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124, i32 1
  %1872 = ptrtoint ptr %arrayidx1554 to i32
  call void @__asan_load4_noabort(i32 %1872)
  %1873 = load i32, ptr %arrayidx1554, align 4
  %b1558 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124, i32 1, i32 1
  %1874 = ptrtoint ptr %b1558 to i32
  call void @__asan_load4_noabort(i32 %1874)
  %1875 = load i32, ptr %b1558, align 4
  %c1561 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 124, i32 1, i32 2
  %1876 = ptrtoint ptr %c1561 to i32
  call void @__asan_load4_noabort(i32 %1876)
  %1877 = load i32, ptr %c1561, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1871, ptr noundef nonnull @.str.629, i32 noundef %1873, i32 noundef %1875, i32 noundef %1877) #16
  %1878 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1878)
  %1879 = load ptr, ptr %smu, align 8
  %1880 = ptrtoint ptr %1879 to i32
  call void @__asan_load4_noabort(i32 %1880)
  %1881 = load ptr, ptr %1879, align 8
  %DcTol = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 125
  %1882 = ptrtoint ptr %DcTol to i32
  call void @__asan_load2_noabort(i32 %1882)
  %1883 = load i16, ptr %DcTol, align 4
  %conv1568 = zext i16 %1883 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1881, ptr noundef nonnull @.str.632, i32 noundef %conv1568) #16
  %1884 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1884)
  %1885 = load ptr, ptr %smu, align 8
  %1886 = ptrtoint ptr %1885 to i32
  call void @__asan_load4_noabort(i32 %1886)
  %1887 = load ptr, ptr %1885, align 8
  %arrayidx1575 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 125, i32 1
  %1888 = ptrtoint ptr %arrayidx1575 to i32
  call void @__asan_load2_noabort(i32 %1888)
  %1889 = load i16, ptr %arrayidx1575, align 2
  %conv1576 = zext i16 %1889 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1887, ptr noundef nonnull @.str.635, i32 noundef %conv1576) #16
  %1890 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1890)
  %1891 = load ptr, ptr %smu, align 8
  %1892 = ptrtoint ptr %1891 to i32
  call void @__asan_load4_noabort(i32 %1892)
  %1893 = load ptr, ptr %1891, align 8
  %DcBtcEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 126
  %1894 = ptrtoint ptr %DcBtcEnabled to i32
  call void @__asan_load1_noabort(i32 %1894)
  %1895 = load i8, ptr %DcBtcEnabled, align 4
  %conv1583 = zext i8 %1895 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1893, ptr noundef nonnull @.str.638, i32 noundef %conv1583) #16
  %1896 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1896)
  %1897 = load ptr, ptr %smu, align 8
  %1898 = ptrtoint ptr %1897 to i32
  call void @__asan_load4_noabort(i32 %1898)
  %1899 = load ptr, ptr %1897, align 8
  %arrayidx1590 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 126, i32 1
  %1900 = ptrtoint ptr %arrayidx1590 to i32
  call void @__asan_load1_noabort(i32 %1900)
  %1901 = load i8, ptr %arrayidx1590, align 1
  %conv1591 = zext i8 %1901 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1899, ptr noundef nonnull @.str.641, i32 noundef %conv1591) #16
  %1902 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1902)
  %1903 = load ptr, ptr %smu, align 8
  %1904 = ptrtoint ptr %1903 to i32
  call void @__asan_load4_noabort(i32 %1904)
  %1905 = load ptr, ptr %1903, align 8
  %Padding8_GfxBtc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 127
  %1906 = ptrtoint ptr %Padding8_GfxBtc to i32
  call void @__asan_load1_noabort(i32 %1906)
  %1907 = load i8, ptr %Padding8_GfxBtc, align 2
  %conv1598 = zext i8 %1907 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1905, ptr noundef nonnull @.str.644, i32 noundef %conv1598) #16
  %1908 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1908)
  %1909 = load ptr, ptr %smu, align 8
  %1910 = ptrtoint ptr %1909 to i32
  call void @__asan_load4_noabort(i32 %1910)
  %1911 = load ptr, ptr %1909, align 8
  %arrayidx1605 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 127, i32 1
  %1912 = ptrtoint ptr %arrayidx1605 to i32
  call void @__asan_load1_noabort(i32 %1912)
  %1913 = load i8, ptr %arrayidx1605, align 1
  %conv1606 = zext i8 %1913 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1911, ptr noundef nonnull @.str.647, i32 noundef %conv1606) #16
  %1914 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1914)
  %1915 = load ptr, ptr %smu, align 8
  %1916 = ptrtoint ptr %1915 to i32
  call void @__asan_load4_noabort(i32 %1916)
  %1917 = load ptr, ptr %1915, align 8
  %DcBtcMin = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 128
  %1918 = ptrtoint ptr %DcBtcMin to i32
  call void @__asan_load2_noabort(i32 %1918)
  %1919 = load i16, ptr %DcBtcMin, align 4
  %conv1613 = zext i16 %1919 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1917, ptr noundef nonnull @.str.650, i32 noundef %conv1613) #16
  %1920 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1920)
  %1921 = load ptr, ptr %smu, align 8
  %1922 = ptrtoint ptr %1921 to i32
  call void @__asan_load4_noabort(i32 %1922)
  %1923 = load ptr, ptr %1921, align 8
  %arrayidx1620 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 128, i32 1
  %1924 = ptrtoint ptr %arrayidx1620 to i32
  call void @__asan_load2_noabort(i32 %1924)
  %1925 = load i16, ptr %arrayidx1620, align 2
  %conv1621 = zext i16 %1925 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1923, ptr noundef nonnull @.str.653, i32 noundef %conv1621) #16
  %1926 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1926)
  %1927 = load ptr, ptr %smu, align 8
  %1928 = ptrtoint ptr %1927 to i32
  call void @__asan_load4_noabort(i32 %1928)
  %1929 = load ptr, ptr %1927, align 8
  %DcBtcMax = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 129
  %1930 = ptrtoint ptr %DcBtcMax to i32
  call void @__asan_load2_noabort(i32 %1930)
  %1931 = load i16, ptr %DcBtcMax, align 4
  %conv1628 = zext i16 %1931 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1929, ptr noundef nonnull @.str.656, i32 noundef %conv1628) #16
  %1932 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1932)
  %1933 = load ptr, ptr %smu, align 8
  %1934 = ptrtoint ptr %1933 to i32
  call void @__asan_load4_noabort(i32 %1934)
  %1935 = load ptr, ptr %1933, align 8
  %arrayidx1635 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 129, i32 1
  %1936 = ptrtoint ptr %arrayidx1635 to i32
  call void @__asan_load2_noabort(i32 %1936)
  %1937 = load i16, ptr %arrayidx1635, align 2
  %conv1636 = zext i16 %1937 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1935, ptr noundef nonnull @.str.659, i32 noundef %conv1636) #16
  %1938 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1938)
  %1939 = load ptr, ptr %smu, align 8
  %1940 = ptrtoint ptr %1939 to i32
  call void @__asan_load4_noabort(i32 %1940)
  %1941 = load ptr, ptr %1939, align 8
  %DcBtcGb = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 130
  %1942 = ptrtoint ptr %DcBtcGb to i32
  call void @__asan_load2_noabort(i32 %1942)
  %1943 = load i16, ptr %DcBtcGb, align 4
  %conv1643 = zext i16 %1943 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1941, ptr noundef nonnull @.str.662, i32 noundef %conv1643) #16
  %1944 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1944)
  %1945 = load ptr, ptr %smu, align 8
  %1946 = ptrtoint ptr %1945 to i32
  call void @__asan_load4_noabort(i32 %1946)
  %1947 = load ptr, ptr %1945, align 8
  %arrayidx1650 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 130, i32 1
  %1948 = ptrtoint ptr %arrayidx1650 to i32
  call void @__asan_load2_noabort(i32 %1948)
  %1949 = load i16, ptr %arrayidx1650, align 2
  %conv1651 = zext i16 %1949 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1947, ptr noundef nonnull @.str.665, i32 noundef %conv1651) #16
  %1950 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1950)
  %1951 = load ptr, ptr %smu, align 8
  %1952 = ptrtoint ptr %1951 to i32
  call void @__asan_load4_noabort(i32 %1952)
  %1953 = load ptr, ptr %1951, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1953, ptr noundef nonnull @.str.668) #16
  %1954 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1954)
  %1955 = load ptr, ptr %smu, align 8
  %1956 = ptrtoint ptr %1955 to i32
  call void @__asan_load4_noabort(i32 %1956)
  %1957 = load ptr, ptr %1955, align 8
  %arrayidx1666 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 131, i32 0
  %1958 = ptrtoint ptr %arrayidx1666 to i32
  call void @__asan_load1_noabort(i32 %1958)
  %1959 = load i8, ptr %arrayidx1666, align 1
  %conv1667 = zext i8 %1959 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1957, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv1667) #16
  %1960 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1960)
  %1961 = load ptr, ptr %smu, align 8
  %1962 = ptrtoint ptr %1961 to i32
  call void @__asan_load4_noabort(i32 %1962)
  %1963 = load ptr, ptr %1961, align 8
  %arrayidx1666.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 131, i32 1
  %1964 = ptrtoint ptr %arrayidx1666.1 to i32
  call void @__asan_load1_noabort(i32 %1964)
  %1965 = load i8, ptr %arrayidx1666.1, align 1
  %conv1667.1 = zext i8 %1965 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1963, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv1667.1) #16
  %1966 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1966)
  %1967 = load ptr, ptr %smu, align 8
  %1968 = ptrtoint ptr %1967 to i32
  call void @__asan_load4_noabort(i32 %1968)
  %1969 = load ptr, ptr %1967, align 8
  %XgmiDpmSpare = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 132
  %1970 = ptrtoint ptr %XgmiDpmSpare to i32
  call void @__asan_load1_noabort(i32 %1970)
  %1971 = load i8, ptr %XgmiDpmSpare, align 2
  %conv1677 = zext i8 %1971 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1969, ptr noundef nonnull @.str.673, i32 noundef %conv1677) #16
  %1972 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1972)
  %1973 = load ptr, ptr %smu, align 8
  %1974 = ptrtoint ptr %1973 to i32
  call void @__asan_load4_noabort(i32 %1974)
  %1975 = load ptr, ptr %1973, align 8
  %arrayidx1684 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 132, i32 1
  %1976 = ptrtoint ptr %arrayidx1684 to i32
  call void @__asan_load1_noabort(i32 %1976)
  %1977 = load i8, ptr %arrayidx1684, align 1
  %conv1685 = zext i8 %1977 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1975, ptr noundef nonnull @.str.676, i32 noundef %conv1685) #16
  %1978 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1978)
  %1979 = load ptr, ptr %smu, align 8
  %1980 = ptrtoint ptr %1979 to i32
  call void @__asan_load4_noabort(i32 %1980)
  %1981 = load ptr, ptr %1979, align 8
  %DebugOverrides = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 133
  %1982 = ptrtoint ptr %DebugOverrides to i32
  call void @__asan_load4_noabort(i32 %1982)
  %1983 = load i32, ptr %DebugOverrides, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1981, ptr noundef nonnull @.str.679, i32 noundef %1983) #16
  %1984 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1984)
  %1985 = load ptr, ptr %smu, align 8
  %1986 = ptrtoint ptr %1985 to i32
  call void @__asan_load4_noabort(i32 %1986)
  %1987 = load ptr, ptr %1985, align 8
  %ReservedEquation0 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 134
  %1988 = ptrtoint ptr %ReservedEquation0 to i32
  call void @__asan_load4_noabort(i32 %1988)
  %1989 = load i32, ptr %ReservedEquation0, align 4
  %b1698 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 134, i32 1
  %1990 = ptrtoint ptr %b1698 to i32
  call void @__asan_load4_noabort(i32 %1990)
  %1991 = load i32, ptr %b1698, align 4
  %c1700 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 134, i32 2
  %1992 = ptrtoint ptr %c1700 to i32
  call void @__asan_load4_noabort(i32 %1992)
  %1993 = load i32, ptr %c1700, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1987, ptr noundef nonnull @.str.682, i32 noundef %1989, i32 noundef %1991, i32 noundef %1993) #16
  %1994 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %1994)
  %1995 = load ptr, ptr %smu, align 8
  %1996 = ptrtoint ptr %1995 to i32
  call void @__asan_load4_noabort(i32 %1996)
  %1997 = load ptr, ptr %1995, align 8
  %ReservedEquation1 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 135
  %1998 = ptrtoint ptr %ReservedEquation1 to i32
  call void @__asan_load4_noabort(i32 %1998)
  %1999 = load i32, ptr %ReservedEquation1, align 4
  %b1708 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 135, i32 1
  %2000 = ptrtoint ptr %b1708 to i32
  call void @__asan_load4_noabort(i32 %2000)
  %2001 = load i32, ptr %b1708, align 4
  %c1710 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 135, i32 2
  %2002 = ptrtoint ptr %c1710 to i32
  call void @__asan_load4_noabort(i32 %2002)
  %2003 = load i32, ptr %c1710, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %1997, ptr noundef nonnull @.str.685, i32 noundef %1999, i32 noundef %2001, i32 noundef %2003) #16
  %2004 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2004)
  %2005 = load ptr, ptr %smu, align 8
  %2006 = ptrtoint ptr %2005 to i32
  call void @__asan_load4_noabort(i32 %2006)
  %2007 = load ptr, ptr %2005, align 8
  %ReservedEquation2 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 136
  %2008 = ptrtoint ptr %ReservedEquation2 to i32
  call void @__asan_load4_noabort(i32 %2008)
  %2009 = load i32, ptr %ReservedEquation2, align 4
  %b1718 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 136, i32 1
  %2010 = ptrtoint ptr %b1718 to i32
  call void @__asan_load4_noabort(i32 %2010)
  %2011 = load i32, ptr %b1718, align 4
  %c1720 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 136, i32 2
  %2012 = ptrtoint ptr %c1720 to i32
  call void @__asan_load4_noabort(i32 %2012)
  %2013 = load i32, ptr %c1720, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2007, ptr noundef nonnull @.str.688, i32 noundef %2009, i32 noundef %2011, i32 noundef %2013) #16
  %2014 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2014)
  %2015 = load ptr, ptr %smu, align 8
  %2016 = ptrtoint ptr %2015 to i32
  call void @__asan_load4_noabort(i32 %2016)
  %2017 = load ptr, ptr %2015, align 8
  %ReservedEquation3 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 137
  %2018 = ptrtoint ptr %ReservedEquation3 to i32
  call void @__asan_load4_noabort(i32 %2018)
  %2019 = load i32, ptr %ReservedEquation3, align 4
  %b1728 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 137, i32 1
  %2020 = ptrtoint ptr %b1728 to i32
  call void @__asan_load4_noabort(i32 %2020)
  %2021 = load i32, ptr %b1728, align 4
  %c1730 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 137, i32 2
  %2022 = ptrtoint ptr %c1730 to i32
  call void @__asan_load4_noabort(i32 %2022)
  %2023 = load i32, ptr %c1730, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2017, ptr noundef nonnull @.str.691, i32 noundef %2019, i32 noundef %2021, i32 noundef %2023) #16
  %2024 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2024)
  %2025 = load ptr, ptr %smu, align 8
  %2026 = ptrtoint ptr %2025 to i32
  call void @__asan_load4_noabort(i32 %2026)
  %2027 = load ptr, ptr %2025, align 8
  %SkuReserved = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149
  %2028 = ptrtoint ptr %SkuReserved to i32
  call void @__asan_load4_noabort(i32 %2028)
  %2029 = load i32, ptr %SkuReserved, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2027, ptr noundef nonnull @.str.694, i32 noundef %2029) #16
  %2030 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2030)
  %2031 = load ptr, ptr %smu, align 8
  %2032 = ptrtoint ptr %2031 to i32
  call void @__asan_load4_noabort(i32 %2032)
  %2033 = load ptr, ptr %2031, align 8
  %arrayidx1743 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 1
  %2034 = ptrtoint ptr %arrayidx1743 to i32
  call void @__asan_load4_noabort(i32 %2034)
  %2035 = load i32, ptr %arrayidx1743, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2033, ptr noundef nonnull @.str.697, i32 noundef %2035) #16
  %2036 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2036)
  %2037 = load ptr, ptr %smu, align 8
  %2038 = ptrtoint ptr %2037 to i32
  call void @__asan_load4_noabort(i32 %2038)
  %2039 = load ptr, ptr %2037, align 8
  %arrayidx1750 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 2
  %2040 = ptrtoint ptr %arrayidx1750 to i32
  call void @__asan_load4_noabort(i32 %2040)
  %2041 = load i32, ptr %arrayidx1750, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2039, ptr noundef nonnull @.str.700, i32 noundef %2041) #16
  %2042 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2042)
  %2043 = load ptr, ptr %smu, align 8
  %2044 = ptrtoint ptr %2043 to i32
  call void @__asan_load4_noabort(i32 %2044)
  %2045 = load ptr, ptr %2043, align 8
  %arrayidx1757 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 3
  %2046 = ptrtoint ptr %arrayidx1757 to i32
  call void @__asan_load4_noabort(i32 %2046)
  %2047 = load i32, ptr %arrayidx1757, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2045, ptr noundef nonnull @.str.703, i32 noundef %2047) #16
  %2048 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2048)
  %2049 = load ptr, ptr %smu, align 8
  %2050 = ptrtoint ptr %2049 to i32
  call void @__asan_load4_noabort(i32 %2050)
  %2051 = load ptr, ptr %2049, align 8
  %arrayidx1764 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 4
  %2052 = ptrtoint ptr %arrayidx1764 to i32
  call void @__asan_load4_noabort(i32 %2052)
  %2053 = load i32, ptr %arrayidx1764, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2051, ptr noundef nonnull @.str.706, i32 noundef %2053) #16
  %2054 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2054)
  %2055 = load ptr, ptr %smu, align 8
  %2056 = ptrtoint ptr %2055 to i32
  call void @__asan_load4_noabort(i32 %2056)
  %2057 = load ptr, ptr %2055, align 8
  %arrayidx1771 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 5
  %2058 = ptrtoint ptr %arrayidx1771 to i32
  call void @__asan_load4_noabort(i32 %2058)
  %2059 = load i32, ptr %arrayidx1771, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2057, ptr noundef nonnull @.str.709, i32 noundef %2059) #16
  %2060 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2060)
  %2061 = load ptr, ptr %smu, align 8
  %2062 = ptrtoint ptr %2061 to i32
  call void @__asan_load4_noabort(i32 %2062)
  %2063 = load ptr, ptr %2061, align 8
  %arrayidx1778 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 6
  %2064 = ptrtoint ptr %arrayidx1778 to i32
  call void @__asan_load4_noabort(i32 %2064)
  %2065 = load i32, ptr %arrayidx1778, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2063, ptr noundef nonnull @.str.712, i32 noundef %2065) #16
  %2066 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2066)
  %2067 = load ptr, ptr %smu, align 8
  %2068 = ptrtoint ptr %2067 to i32
  call void @__asan_load4_noabort(i32 %2068)
  %2069 = load ptr, ptr %2067, align 8
  %arrayidx1785 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 149, i32 7
  %2070 = ptrtoint ptr %arrayidx1785 to i32
  call void @__asan_load4_noabort(i32 %2070)
  %2071 = load i32, ptr %arrayidx1785, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2069, ptr noundef nonnull @.str.715, i32 noundef %2071) #16
  %2072 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2072)
  %2073 = load ptr, ptr %smu, align 8
  %2074 = ptrtoint ptr %2073 to i32
  call void @__asan_load4_noabort(i32 %2074)
  %2075 = load ptr, ptr %2073, align 8
  %GamingClk = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150
  %2076 = ptrtoint ptr %GamingClk to i32
  call void @__asan_load4_noabort(i32 %2076)
  %2077 = load i32, ptr %GamingClk, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2075, ptr noundef nonnull @.str.718, i32 noundef %2077) #16
  %2078 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2078)
  %2079 = load ptr, ptr %smu, align 8
  %2080 = ptrtoint ptr %2079 to i32
  call void @__asan_load4_noabort(i32 %2080)
  %2081 = load ptr, ptr %2079, align 8
  %arrayidx1798 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150, i32 1
  %2082 = ptrtoint ptr %arrayidx1798 to i32
  call void @__asan_load4_noabort(i32 %2082)
  %2083 = load i32, ptr %arrayidx1798, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2081, ptr noundef nonnull @.str.721, i32 noundef %2083) #16
  %2084 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2084)
  %2085 = load ptr, ptr %smu, align 8
  %2086 = ptrtoint ptr %2085 to i32
  call void @__asan_load4_noabort(i32 %2086)
  %2087 = load ptr, ptr %2085, align 8
  %arrayidx1805 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150, i32 2
  %2088 = ptrtoint ptr %arrayidx1805 to i32
  call void @__asan_load4_noabort(i32 %2088)
  %2089 = load i32, ptr %arrayidx1805, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2087, ptr noundef nonnull @.str.724, i32 noundef %2089) #16
  %2090 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2090)
  %2091 = load ptr, ptr %smu, align 8
  %2092 = ptrtoint ptr %2091 to i32
  call void @__asan_load4_noabort(i32 %2092)
  %2093 = load ptr, ptr %2091, align 8
  %arrayidx1812 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150, i32 3
  %2094 = ptrtoint ptr %arrayidx1812 to i32
  call void @__asan_load4_noabort(i32 %2094)
  %2095 = load i32, ptr %arrayidx1812, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2093, ptr noundef nonnull @.str.727, i32 noundef %2095) #16
  %2096 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2096)
  %2097 = load ptr, ptr %smu, align 8
  %2098 = ptrtoint ptr %2097 to i32
  call void @__asan_load4_noabort(i32 %2098)
  %2099 = load ptr, ptr %2097, align 8
  %arrayidx1819 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150, i32 4
  %2100 = ptrtoint ptr %arrayidx1819 to i32
  call void @__asan_load4_noabort(i32 %2100)
  %2101 = load i32, ptr %arrayidx1819, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2099, ptr noundef nonnull @.str.730, i32 noundef %2101) #16
  %2102 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2102)
  %2103 = load ptr, ptr %smu, align 8
  %2104 = ptrtoint ptr %2103 to i32
  call void @__asan_load4_noabort(i32 %2104)
  %2105 = load ptr, ptr %2103, align 8
  %arrayidx1826 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 150, i32 5
  %2106 = ptrtoint ptr %arrayidx1826 to i32
  call void @__asan_load4_noabort(i32 %2106)
  %2107 = load i32, ptr %arrayidx1826, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2105, ptr noundef nonnull @.str.733, i32 noundef %2107) #16
  br label %do.end1833

do.end1833:                                       ; preds = %do.end1833.do.end1833_crit_edge, %entry
  %i.233335 = phi i32 [ 0, %entry ], [ %inc1900, %do.end1833.do.end1833_crit_edge ]
  %2108 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2108)
  %2109 = load ptr, ptr %smu, align 8
  %2110 = ptrtoint ptr %2109 to i32
  call void @__asan_load4_noabort(i32 %2110)
  %2111 = load ptr, ptr %2109, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2111, ptr noundef nonnull @.str.736, i32 noundef %i.233335) #16
  %2112 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2112)
  %2113 = load ptr, ptr %smu, align 8
  %2114 = ptrtoint ptr %2113 to i32
  call void @__asan_load4_noabort(i32 %2114)
  %2115 = load ptr, ptr %2113, align 8
  %arrayidx1841 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335
  %2116 = ptrtoint ptr %arrayidx1841 to i32
  call void @__asan_load1_noabort(i32 %2116)
  %2117 = load i8, ptr %arrayidx1841, align 4
  %conv1842 = zext i8 %2117 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2115, ptr noundef nonnull @.str.739, i32 noundef %conv1842) #16
  %2118 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2118)
  %2119 = load ptr, ptr %smu, align 8
  %2120 = ptrtoint ptr %2119 to i32
  call void @__asan_load4_noabort(i32 %2120)
  %2121 = load ptr, ptr %2119, align 8
  %Speed = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 1
  %2122 = ptrtoint ptr %Speed to i32
  call void @__asan_load1_noabort(i32 %2122)
  %2123 = load i8, ptr %Speed, align 1
  %conv1850 = zext i8 %2123 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2121, ptr noundef nonnull @.str.742, i32 noundef %conv1850) #16
  %2124 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2124)
  %2125 = load ptr, ptr %smu, align 8
  %2126 = ptrtoint ptr %2125 to i32
  call void @__asan_load4_noabort(i32 %2126)
  %2127 = load ptr, ptr %2125, align 8
  %SlaveAddress = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 2
  %2128 = ptrtoint ptr %SlaveAddress to i32
  call void @__asan_load1_noabort(i32 %2128)
  %2129 = load i8, ptr %SlaveAddress, align 2
  %conv1858 = zext i8 %2129 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2127, ptr noundef nonnull @.str.745, i32 noundef %conv1858) #16
  %2130 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2130)
  %2131 = load ptr, ptr %smu, align 8
  %2132 = ptrtoint ptr %2131 to i32
  call void @__asan_load4_noabort(i32 %2132)
  %2133 = load ptr, ptr %2131, align 8
  %ControllerPort = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 3
  %2134 = ptrtoint ptr %ControllerPort to i32
  call void @__asan_load1_noabort(i32 %2134)
  %2135 = load i8, ptr %ControllerPort, align 1
  %conv1866 = zext i8 %2135 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2133, ptr noundef nonnull @.str.748, i32 noundef %conv1866) #16
  %2136 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2136)
  %2137 = load ptr, ptr %smu, align 8
  %2138 = ptrtoint ptr %2137 to i32
  call void @__asan_load4_noabort(i32 %2138)
  %2139 = load ptr, ptr %2137, align 8
  %ControllerName = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 4
  %2140 = ptrtoint ptr %ControllerName to i32
  call void @__asan_load1_noabort(i32 %2140)
  %2141 = load i8, ptr %ControllerName, align 4
  %conv1874 = zext i8 %2141 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2139, ptr noundef nonnull @.str.751, i32 noundef %conv1874) #16
  %2142 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2142)
  %2143 = load ptr, ptr %smu, align 8
  %2144 = ptrtoint ptr %2143 to i32
  call void @__asan_load4_noabort(i32 %2144)
  %2145 = load ptr, ptr %2143, align 8
  %ThermalThrotter = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 5
  %2146 = ptrtoint ptr %ThermalThrotter to i32
  call void @__asan_load1_noabort(i32 %2146)
  %2147 = load i8, ptr %ThermalThrotter, align 1
  %conv1882 = zext i8 %2147 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2145, ptr noundef nonnull @.str.754, i32 noundef %conv1882) #16
  %2148 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2148)
  %2149 = load ptr, ptr %smu, align 8
  %2150 = ptrtoint ptr %2149 to i32
  call void @__asan_load4_noabort(i32 %2150)
  %2151 = load ptr, ptr %2149, align 8
  %I2cProtocol = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 6
  %2152 = ptrtoint ptr %I2cProtocol to i32
  call void @__asan_load1_noabort(i32 %2152)
  %2153 = load i8, ptr %I2cProtocol, align 2
  %conv1890 = zext i8 %2153 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2151, ptr noundef nonnull @.str.757, i32 noundef %conv1890) #16
  %2154 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2154)
  %2155 = load ptr, ptr %smu, align 8
  %2156 = ptrtoint ptr %2155 to i32
  call void @__asan_load4_noabort(i32 %2156)
  %2157 = load ptr, ptr %2155, align 8
  %PaddingConfig = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 151, i32 %i.233335, i32 7
  %2158 = ptrtoint ptr %PaddingConfig to i32
  call void @__asan_load1_noabort(i32 %2158)
  %2159 = load i8, ptr %PaddingConfig, align 1
  %conv1898 = zext i8 %2159 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2157, ptr noundef nonnull @.str.760, i32 noundef %conv1898) #16
  %inc1900 = add nuw nsw i32 %i.233335, 1
  %exitcond.not = icmp eq i32 %inc1900, 16
  br i1 %exitcond.not, label %do.end1904, label %do.end1833.do.end1833_crit_edge

do.end1833.do.end1833_crit_edge:                  ; preds = %do.end1833
  call void @__sanitizer_cov_trace_pc() #15
  br label %do.end1833

do.end1904:                                       ; preds = %do.end1833
  call void @__sanitizer_cov_trace_pc() #15
  %2160 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2160)
  %2161 = load ptr, ptr %smu, align 8
  %2162 = ptrtoint ptr %2161 to i32
  call void @__asan_load4_noabort(i32 %2162)
  %2163 = load ptr, ptr %2161, align 8
  %GpioScl = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 152
  %2164 = ptrtoint ptr %GpioScl to i32
  call void @__asan_load1_noabort(i32 %2164)
  %2165 = load i8, ptr %GpioScl, align 4
  %conv1907 = zext i8 %2165 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2163, ptr noundef nonnull @.str.763, i32 noundef %conv1907) #16
  %2166 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2166)
  %2167 = load ptr, ptr %smu, align 8
  %2168 = ptrtoint ptr %2167 to i32
  call void @__asan_load4_noabort(i32 %2168)
  %2169 = load ptr, ptr %2167, align 8
  %GpioSda = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 153
  %2170 = ptrtoint ptr %GpioSda to i32
  call void @__asan_load1_noabort(i32 %2170)
  %2171 = load i8, ptr %GpioSda, align 1
  %conv1913 = zext i8 %2171 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2169, ptr noundef nonnull @.str.766, i32 noundef %conv1913) #16
  %2172 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2172)
  %2173 = load ptr, ptr %smu, align 8
  %2174 = ptrtoint ptr %2173 to i32
  call void @__asan_load4_noabort(i32 %2174)
  %2175 = load ptr, ptr %2173, align 8
  %FchUsbPdSlaveAddr = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 154
  %2176 = ptrtoint ptr %FchUsbPdSlaveAddr to i32
  call void @__asan_load1_noabort(i32 %2176)
  %2177 = load i8, ptr %FchUsbPdSlaveAddr, align 2
  %conv1919 = zext i8 %2177 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2175, ptr noundef nonnull @.str.769, i32 noundef %conv1919) #16
  %2178 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2178)
  %2179 = load ptr, ptr %smu, align 8
  %2180 = ptrtoint ptr %2179 to i32
  call void @__asan_load4_noabort(i32 %2180)
  %2181 = load ptr, ptr %2179, align 8
  %I2cSpare = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 155
  %2182 = ptrtoint ptr %I2cSpare to i32
  call void @__asan_load1_noabort(i32 %2182)
  %2183 = load i8, ptr %I2cSpare, align 1
  %conv1926 = zext i8 %2183 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2181, ptr noundef nonnull @.str.772, i32 noundef %conv1926) #16
  %2184 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2184)
  %2185 = load ptr, ptr %smu, align 8
  %2186 = ptrtoint ptr %2185 to i32
  call void @__asan_load4_noabort(i32 %2186)
  %2187 = load ptr, ptr %2185, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2187, ptr noundef nonnull @.str.775) #16
  %2188 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2188)
  %2189 = load ptr, ptr %smu, align 8
  %2190 = ptrtoint ptr %2189 to i32
  call void @__asan_load4_noabort(i32 %2190)
  %2191 = load ptr, ptr %2189, align 8
  %VddGfxVrMapping = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 156
  %2192 = ptrtoint ptr %VddGfxVrMapping to i32
  call void @__asan_load1_noabort(i32 %2192)
  %2193 = load i8, ptr %VddGfxVrMapping, align 4
  %conv1937 = zext i8 %2193 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2191, ptr noundef nonnull @.str.778, i32 noundef %conv1937) #16
  %2194 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2194)
  %2195 = load ptr, ptr %smu, align 8
  %2196 = ptrtoint ptr %2195 to i32
  call void @__asan_load4_noabort(i32 %2196)
  %2197 = load ptr, ptr %2195, align 8
  %VddSocVrMapping = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 157
  %2198 = ptrtoint ptr %VddSocVrMapping to i32
  call void @__asan_load1_noabort(i32 %2198)
  %2199 = load i8, ptr %VddSocVrMapping, align 1
  %conv1943 = zext i8 %2199 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2197, ptr noundef nonnull @.str.781, i32 noundef %conv1943) #16
  %2200 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2200)
  %2201 = load ptr, ptr %smu, align 8
  %2202 = ptrtoint ptr %2201 to i32
  call void @__asan_load4_noabort(i32 %2202)
  %2203 = load ptr, ptr %2201, align 8
  %VddMem0VrMapping = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 158
  %2204 = ptrtoint ptr %VddMem0VrMapping to i32
  call void @__asan_load1_noabort(i32 %2204)
  %2205 = load i8, ptr %VddMem0VrMapping, align 2
  %conv1949 = zext i8 %2205 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2203, ptr noundef nonnull @.str.784, i32 noundef %conv1949) #16
  %2206 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2206)
  %2207 = load ptr, ptr %smu, align 8
  %2208 = ptrtoint ptr %2207 to i32
  call void @__asan_load4_noabort(i32 %2208)
  %2209 = load ptr, ptr %2207, align 8
  %VddMem1VrMapping = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 159
  %2210 = ptrtoint ptr %VddMem1VrMapping to i32
  call void @__asan_load1_noabort(i32 %2210)
  %2211 = load i8, ptr %VddMem1VrMapping, align 1
  %conv1955 = zext i8 %2211 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2209, ptr noundef nonnull @.str.787, i32 noundef %conv1955) #16
  %2212 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2212)
  %2213 = load ptr, ptr %smu, align 8
  %2214 = ptrtoint ptr %2213 to i32
  call void @__asan_load4_noabort(i32 %2214)
  %2215 = load ptr, ptr %2213, align 8
  %GfxUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 160
  %2216 = ptrtoint ptr %GfxUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2216)
  %2217 = load i8, ptr %GfxUlvPhaseSheddingMask, align 4
  %conv1961 = zext i8 %2217 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2215, ptr noundef nonnull @.str.790, i32 noundef %conv1961) #16
  %2218 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2218)
  %2219 = load ptr, ptr %smu, align 8
  %2220 = ptrtoint ptr %2219 to i32
  call void @__asan_load4_noabort(i32 %2220)
  %2221 = load ptr, ptr %2219, align 8
  %SocUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 161
  %2222 = ptrtoint ptr %SocUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2222)
  %2223 = load i8, ptr %SocUlvPhaseSheddingMask, align 1
  %conv1967 = zext i8 %2223 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2221, ptr noundef nonnull @.str.793, i32 noundef %conv1967) #16
  %2224 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2224)
  %2225 = load ptr, ptr %smu, align 8
  %2226 = ptrtoint ptr %2225 to i32
  call void @__asan_load4_noabort(i32 %2226)
  %2227 = load ptr, ptr %2225, align 8
  %VddciUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 162
  %2228 = ptrtoint ptr %VddciUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2228)
  %2229 = load i8, ptr %VddciUlvPhaseSheddingMask, align 2
  %conv1973 = zext i8 %2229 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2227, ptr noundef nonnull @.str.796, i32 noundef %conv1973) #16
  %2230 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2230)
  %2231 = load ptr, ptr %smu, align 8
  %2232 = ptrtoint ptr %2231 to i32
  call void @__asan_load4_noabort(i32 %2232)
  %2233 = load ptr, ptr %2231, align 8
  %MvddUlvPhaseSheddingMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 163
  %2234 = ptrtoint ptr %MvddUlvPhaseSheddingMask to i32
  call void @__asan_load1_noabort(i32 %2234)
  %2235 = load i8, ptr %MvddUlvPhaseSheddingMask, align 1
  %conv1979 = zext i8 %2235 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2233, ptr noundef nonnull @.str.799, i32 noundef %conv1979) #16
  %2236 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2236)
  %2237 = load ptr, ptr %smu, align 8
  %2238 = ptrtoint ptr %2237 to i32
  call void @__asan_load4_noabort(i32 %2238)
  %2239 = load ptr, ptr %2237, align 8
  %GfxMaxCurrent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 164
  %2240 = ptrtoint ptr %GfxMaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2240)
  %2241 = load i16, ptr %GfxMaxCurrent, align 4
  %conv1985 = zext i16 %2241 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2239, ptr noundef nonnull @.str.802, i32 noundef %conv1985) #16
  %2242 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2242)
  %2243 = load ptr, ptr %smu, align 8
  %2244 = ptrtoint ptr %2243 to i32
  call void @__asan_load4_noabort(i32 %2244)
  %2245 = load ptr, ptr %2243, align 8
  %GfxOffset = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 165
  %2246 = ptrtoint ptr %GfxOffset to i32
  call void @__asan_load1_noabort(i32 %2246)
  %2247 = load i8, ptr %GfxOffset, align 2
  %conv1991 = sext i8 %2247 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2245, ptr noundef nonnull @.str.805, i32 noundef %conv1991) #16
  %2248 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2248)
  %2249 = load ptr, ptr %smu, align 8
  %2250 = ptrtoint ptr %2249 to i32
  call void @__asan_load4_noabort(i32 %2250)
  %2251 = load ptr, ptr %2249, align 8
  %Padding_TelemetryGfx = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 166
  %2252 = ptrtoint ptr %Padding_TelemetryGfx to i32
  call void @__asan_load1_noabort(i32 %2252)
  %2253 = load i8, ptr %Padding_TelemetryGfx, align 1
  %conv1997 = zext i8 %2253 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2251, ptr noundef nonnull @.str.808, i32 noundef %conv1997) #16
  %2254 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2254)
  %2255 = load ptr, ptr %smu, align 8
  %2256 = ptrtoint ptr %2255 to i32
  call void @__asan_load4_noabort(i32 %2256)
  %2257 = load ptr, ptr %2255, align 8
  %SocMaxCurrent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 167
  %2258 = ptrtoint ptr %SocMaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2258)
  %2259 = load i16, ptr %SocMaxCurrent, align 4
  %conv2003 = zext i16 %2259 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2257, ptr noundef nonnull @.str.811, i32 noundef %conv2003) #16
  %2260 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2260)
  %2261 = load ptr, ptr %smu, align 8
  %2262 = ptrtoint ptr %2261 to i32
  call void @__asan_load4_noabort(i32 %2262)
  %2263 = load ptr, ptr %2261, align 8
  %SocOffset = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 168
  %2264 = ptrtoint ptr %SocOffset to i32
  call void @__asan_load1_noabort(i32 %2264)
  %2265 = load i8, ptr %SocOffset, align 2
  %conv2009 = sext i8 %2265 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2263, ptr noundef nonnull @.str.814, i32 noundef %conv2009) #16
  %2266 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2266)
  %2267 = load ptr, ptr %smu, align 8
  %2268 = ptrtoint ptr %2267 to i32
  call void @__asan_load4_noabort(i32 %2268)
  %2269 = load ptr, ptr %2267, align 8
  %Padding_TelemetrySoc = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 169
  %2270 = ptrtoint ptr %Padding_TelemetrySoc to i32
  call void @__asan_load1_noabort(i32 %2270)
  %2271 = load i8, ptr %Padding_TelemetrySoc, align 1
  %conv2015 = zext i8 %2271 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2269, ptr noundef nonnull @.str.817, i32 noundef %conv2015) #16
  %2272 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2272)
  %2273 = load ptr, ptr %smu, align 8
  %2274 = ptrtoint ptr %2273 to i32
  call void @__asan_load4_noabort(i32 %2274)
  %2275 = load ptr, ptr %2273, align 8
  %Mem0MaxCurrent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 170
  %2276 = ptrtoint ptr %Mem0MaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2276)
  %2277 = load i16, ptr %Mem0MaxCurrent, align 4
  %conv2021 = zext i16 %2277 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2275, ptr noundef nonnull @.str.820, i32 noundef %conv2021) #16
  %2278 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2278)
  %2279 = load ptr, ptr %smu, align 8
  %2280 = ptrtoint ptr %2279 to i32
  call void @__asan_load4_noabort(i32 %2280)
  %2281 = load ptr, ptr %2279, align 8
  %Mem0Offset = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 171
  %2282 = ptrtoint ptr %Mem0Offset to i32
  call void @__asan_load1_noabort(i32 %2282)
  %2283 = load i8, ptr %Mem0Offset, align 2
  %conv2027 = sext i8 %2283 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2281, ptr noundef nonnull @.str.823, i32 noundef %conv2027) #16
  %2284 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2284)
  %2285 = load ptr, ptr %smu, align 8
  %2286 = ptrtoint ptr %2285 to i32
  call void @__asan_load4_noabort(i32 %2286)
  %2287 = load ptr, ptr %2285, align 8
  %Padding_TelemetryMem0 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 172
  %2288 = ptrtoint ptr %Padding_TelemetryMem0 to i32
  call void @__asan_load1_noabort(i32 %2288)
  %2289 = load i8, ptr %Padding_TelemetryMem0, align 1
  %conv2033 = zext i8 %2289 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2287, ptr noundef nonnull @.str.826, i32 noundef %conv2033) #16
  %2290 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2290)
  %2291 = load ptr, ptr %smu, align 8
  %2292 = ptrtoint ptr %2291 to i32
  call void @__asan_load4_noabort(i32 %2292)
  %2293 = load ptr, ptr %2291, align 8
  %Mem1MaxCurrent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 173
  %2294 = ptrtoint ptr %Mem1MaxCurrent to i32
  call void @__asan_load2_noabort(i32 %2294)
  %2295 = load i16, ptr %Mem1MaxCurrent, align 4
  %conv2039 = zext i16 %2295 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2293, ptr noundef nonnull @.str.829, i32 noundef %conv2039) #16
  %2296 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2296)
  %2297 = load ptr, ptr %smu, align 8
  %2298 = ptrtoint ptr %2297 to i32
  call void @__asan_load4_noabort(i32 %2298)
  %2299 = load ptr, ptr %2297, align 8
  %Mem1Offset = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 174
  %2300 = ptrtoint ptr %Mem1Offset to i32
  call void @__asan_load1_noabort(i32 %2300)
  %2301 = load i8, ptr %Mem1Offset, align 2
  %conv2045 = sext i8 %2301 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2299, ptr noundef nonnull @.str.832, i32 noundef %conv2045) #16
  %2302 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2302)
  %2303 = load ptr, ptr %smu, align 8
  %2304 = ptrtoint ptr %2303 to i32
  call void @__asan_load4_noabort(i32 %2304)
  %2305 = load ptr, ptr %2303, align 8
  %Padding_TelemetryMem1 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 175
  %2306 = ptrtoint ptr %Padding_TelemetryMem1 to i32
  call void @__asan_load1_noabort(i32 %2306)
  %2307 = load i8, ptr %Padding_TelemetryMem1, align 1
  %conv2051 = zext i8 %2307 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2305, ptr noundef nonnull @.str.835, i32 noundef %conv2051) #16
  %2308 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2308)
  %2309 = load ptr, ptr %smu, align 8
  %2310 = ptrtoint ptr %2309 to i32
  call void @__asan_load4_noabort(i32 %2310)
  %2311 = load ptr, ptr %2309, align 8
  %MvddRatio = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 176
  %2312 = ptrtoint ptr %MvddRatio to i32
  call void @__asan_load4_noabort(i32 %2312)
  %2313 = load i32, ptr %MvddRatio, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2311, ptr noundef nonnull @.str.838, i32 noundef %2313) #16
  %2314 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2314)
  %2315 = load ptr, ptr %smu, align 8
  %2316 = ptrtoint ptr %2315 to i32
  call void @__asan_load4_noabort(i32 %2316)
  %2317 = load ptr, ptr %2315, align 8
  %AcDcGpio = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 177
  %2318 = ptrtoint ptr %AcDcGpio to i32
  call void @__asan_load1_noabort(i32 %2318)
  %2319 = load i8, ptr %AcDcGpio, align 4
  %conv2062 = zext i8 %2319 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2317, ptr noundef nonnull @.str.841, i32 noundef %conv2062) #16
  %2320 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2320)
  %2321 = load ptr, ptr %smu, align 8
  %2322 = ptrtoint ptr %2321 to i32
  call void @__asan_load4_noabort(i32 %2322)
  %2323 = load ptr, ptr %2321, align 8
  %AcDcPolarity = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 178
  %2324 = ptrtoint ptr %AcDcPolarity to i32
  call void @__asan_load1_noabort(i32 %2324)
  %2325 = load i8, ptr %AcDcPolarity, align 1
  %conv2068 = zext i8 %2325 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2323, ptr noundef nonnull @.str.844, i32 noundef %conv2068) #16
  %2326 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2326)
  %2327 = load ptr, ptr %smu, align 8
  %2328 = ptrtoint ptr %2327 to i32
  call void @__asan_load4_noabort(i32 %2328)
  %2329 = load ptr, ptr %2327, align 8
  %VR0HotGpio = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 179
  %2330 = ptrtoint ptr %VR0HotGpio to i32
  call void @__asan_load1_noabort(i32 %2330)
  %2331 = load i8, ptr %VR0HotGpio, align 2
  %conv2074 = zext i8 %2331 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2329, ptr noundef nonnull @.str.847, i32 noundef %conv2074) #16
  %2332 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2332)
  %2333 = load ptr, ptr %smu, align 8
  %2334 = ptrtoint ptr %2333 to i32
  call void @__asan_load4_noabort(i32 %2334)
  %2335 = load ptr, ptr %2333, align 8
  %VR0HotPolarity = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 180
  %2336 = ptrtoint ptr %VR0HotPolarity to i32
  call void @__asan_load1_noabort(i32 %2336)
  %2337 = load i8, ptr %VR0HotPolarity, align 1
  %conv2080 = zext i8 %2337 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2335, ptr noundef nonnull @.str.850, i32 noundef %conv2080) #16
  %2338 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2338)
  %2339 = load ptr, ptr %smu, align 8
  %2340 = ptrtoint ptr %2339 to i32
  call void @__asan_load4_noabort(i32 %2340)
  %2341 = load ptr, ptr %2339, align 8
  %VR1HotGpio = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 181
  %2342 = ptrtoint ptr %VR1HotGpio to i32
  call void @__asan_load1_noabort(i32 %2342)
  %2343 = load i8, ptr %VR1HotGpio, align 4
  %conv2086 = zext i8 %2343 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2341, ptr noundef nonnull @.str.853, i32 noundef %conv2086) #16
  %2344 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2344)
  %2345 = load ptr, ptr %smu, align 8
  %2346 = ptrtoint ptr %2345 to i32
  call void @__asan_load4_noabort(i32 %2346)
  %2347 = load ptr, ptr %2345, align 8
  %VR1HotPolarity = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 182
  %2348 = ptrtoint ptr %VR1HotPolarity to i32
  call void @__asan_load1_noabort(i32 %2348)
  %2349 = load i8, ptr %VR1HotPolarity, align 1
  %conv2092 = zext i8 %2349 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2347, ptr noundef nonnull @.str.856, i32 noundef %conv2092) #16
  %2350 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2350)
  %2351 = load ptr, ptr %smu, align 8
  %2352 = ptrtoint ptr %2351 to i32
  call void @__asan_load4_noabort(i32 %2352)
  %2353 = load ptr, ptr %2351, align 8
  %GthrGpio = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 183
  %2354 = ptrtoint ptr %GthrGpio to i32
  call void @__asan_load1_noabort(i32 %2354)
  %2355 = load i8, ptr %GthrGpio, align 2
  %conv2098 = zext i8 %2355 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2353, ptr noundef nonnull @.str.859, i32 noundef %conv2098) #16
  %2356 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2356)
  %2357 = load ptr, ptr %smu, align 8
  %2358 = ptrtoint ptr %2357 to i32
  call void @__asan_load4_noabort(i32 %2358)
  %2359 = load ptr, ptr %2357, align 8
  %GthrPolarity = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 184
  %2360 = ptrtoint ptr %GthrPolarity to i32
  call void @__asan_load1_noabort(i32 %2360)
  %2361 = load i8, ptr %GthrPolarity, align 1
  %conv2104 = zext i8 %2361 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2359, ptr noundef nonnull @.str.862, i32 noundef %conv2104) #16
  %2362 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2362)
  %2363 = load ptr, ptr %smu, align 8
  %2364 = ptrtoint ptr %2363 to i32
  call void @__asan_load4_noabort(i32 %2364)
  %2365 = load ptr, ptr %2363, align 8
  %LedPin0 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 185
  %2366 = ptrtoint ptr %LedPin0 to i32
  call void @__asan_load1_noabort(i32 %2366)
  %2367 = load i8, ptr %LedPin0, align 4
  %conv2110 = zext i8 %2367 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2365, ptr noundef nonnull @.str.865, i32 noundef %conv2110) #16
  %2368 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2368)
  %2369 = load ptr, ptr %smu, align 8
  %2370 = ptrtoint ptr %2369 to i32
  call void @__asan_load4_noabort(i32 %2370)
  %2371 = load ptr, ptr %2369, align 8
  %LedPin1 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 186
  %2372 = ptrtoint ptr %LedPin1 to i32
  call void @__asan_load1_noabort(i32 %2372)
  %2373 = load i8, ptr %LedPin1, align 1
  %conv2116 = zext i8 %2373 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2371, ptr noundef nonnull @.str.868, i32 noundef %conv2116) #16
  %2374 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2374)
  %2375 = load ptr, ptr %smu, align 8
  %2376 = ptrtoint ptr %2375 to i32
  call void @__asan_load4_noabort(i32 %2376)
  %2377 = load ptr, ptr %2375, align 8
  %LedPin2 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 187
  %2378 = ptrtoint ptr %LedPin2 to i32
  call void @__asan_load1_noabort(i32 %2378)
  %2379 = load i8, ptr %LedPin2, align 2
  %conv2122 = zext i8 %2379 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2377, ptr noundef nonnull @.str.871, i32 noundef %conv2122) #16
  %2380 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2380)
  %2381 = load ptr, ptr %smu, align 8
  %2382 = ptrtoint ptr %2381 to i32
  call void @__asan_load4_noabort(i32 %2382)
  %2383 = load ptr, ptr %2381, align 8
  %LedEnableMask = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 188
  %2384 = ptrtoint ptr %LedEnableMask to i32
  call void @__asan_load1_noabort(i32 %2384)
  %2385 = load i8, ptr %LedEnableMask, align 1
  %conv2128 = zext i8 %2385 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2383, ptr noundef nonnull @.str.874, i32 noundef %conv2128) #16
  %2386 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2386)
  %2387 = load ptr, ptr %smu, align 8
  %2388 = ptrtoint ptr %2387 to i32
  call void @__asan_load4_noabort(i32 %2388)
  %2389 = load ptr, ptr %2387, align 8
  %LedPcie = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 189
  %2390 = ptrtoint ptr %LedPcie to i32
  call void @__asan_load1_noabort(i32 %2390)
  %2391 = load i8, ptr %LedPcie, align 4
  %conv2134 = zext i8 %2391 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2389, ptr noundef nonnull @.str.877, i32 noundef %conv2134) #16
  %2392 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2392)
  %2393 = load ptr, ptr %smu, align 8
  %2394 = ptrtoint ptr %2393 to i32
  call void @__asan_load4_noabort(i32 %2394)
  %2395 = load ptr, ptr %2393, align 8
  %LedError = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 190
  %2396 = ptrtoint ptr %LedError to i32
  call void @__asan_load1_noabort(i32 %2396)
  %2397 = load i8, ptr %LedError, align 1
  %conv2140 = zext i8 %2397 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2395, ptr noundef nonnull @.str.880, i32 noundef %conv2140) #16
  %2398 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2398)
  %2399 = load ptr, ptr %smu, align 8
  %2400 = ptrtoint ptr %2399 to i32
  call void @__asan_load4_noabort(i32 %2400)
  %2401 = load ptr, ptr %2399, align 8
  %LedSpare1 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 191
  %2402 = ptrtoint ptr %LedSpare1 to i32
  call void @__asan_load1_noabort(i32 %2402)
  %2403 = load i8, ptr %LedSpare1, align 2
  %conv2147 = zext i8 %2403 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2401, ptr noundef nonnull @.str.883, i32 noundef %conv2147) #16
  %2404 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2404)
  %2405 = load ptr, ptr %smu, align 8
  %2406 = ptrtoint ptr %2405 to i32
  call void @__asan_load4_noabort(i32 %2406)
  %2407 = load ptr, ptr %2405, align 8
  %arrayidx2154 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 191, i32 1
  %2408 = ptrtoint ptr %arrayidx2154 to i32
  call void @__asan_load1_noabort(i32 %2408)
  %2409 = load i8, ptr %arrayidx2154, align 1
  %conv2155 = zext i8 %2409 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2407, ptr noundef nonnull @.str.886, i32 noundef %conv2155) #16
  %2410 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2410)
  %2411 = load ptr, ptr %smu, align 8
  %2412 = ptrtoint ptr %2411 to i32
  call void @__asan_load4_noabort(i32 %2412)
  %2413 = load ptr, ptr %2411, align 8
  %PllGfxclkSpreadEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 192
  %2414 = ptrtoint ptr %PllGfxclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2414)
  %2415 = load i8, ptr %PllGfxclkSpreadEnabled, align 4
  %conv2161 = zext i8 %2415 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2413, ptr noundef nonnull @.str.889, i32 noundef %conv2161) #16
  %2416 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2416)
  %2417 = load ptr, ptr %smu, align 8
  %2418 = ptrtoint ptr %2417 to i32
  call void @__asan_load4_noabort(i32 %2418)
  %2419 = load ptr, ptr %2417, align 8
  %PllGfxclkSpreadPercent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 193
  %2420 = ptrtoint ptr %PllGfxclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2420)
  %2421 = load i8, ptr %PllGfxclkSpreadPercent, align 1
  %conv2167 = zext i8 %2421 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2419, ptr noundef nonnull @.str.892, i32 noundef %conv2167) #16
  %2422 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2422)
  %2423 = load ptr, ptr %smu, align 8
  %2424 = ptrtoint ptr %2423 to i32
  call void @__asan_load4_noabort(i32 %2424)
  %2425 = load ptr, ptr %2423, align 8
  %PllGfxclkSpreadFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 194
  %2426 = ptrtoint ptr %PllGfxclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2426)
  %2427 = load i16, ptr %PllGfxclkSpreadFreq, align 2
  %conv2173 = zext i16 %2427 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2425, ptr noundef nonnull @.str.895, i32 noundef %conv2173) #16
  %2428 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2428)
  %2429 = load ptr, ptr %smu, align 8
  %2430 = ptrtoint ptr %2429 to i32
  call void @__asan_load4_noabort(i32 %2430)
  %2431 = load ptr, ptr %2429, align 8
  %DfllGfxclkSpreadEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 195
  %2432 = ptrtoint ptr %DfllGfxclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2432)
  %2433 = load i8, ptr %DfllGfxclkSpreadEnabled, align 4
  %conv2179 = zext i8 %2433 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2431, ptr noundef nonnull @.str.898, i32 noundef %conv2179) #16
  %2434 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2434)
  %2435 = load ptr, ptr %smu, align 8
  %2436 = ptrtoint ptr %2435 to i32
  call void @__asan_load4_noabort(i32 %2436)
  %2437 = load ptr, ptr %2435, align 8
  %DfllGfxclkSpreadPercent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 196
  %2438 = ptrtoint ptr %DfllGfxclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2438)
  %2439 = load i8, ptr %DfllGfxclkSpreadPercent, align 1
  %conv2185 = zext i8 %2439 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2437, ptr noundef nonnull @.str.901, i32 noundef %conv2185) #16
  %2440 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2440)
  %2441 = load ptr, ptr %smu, align 8
  %2442 = ptrtoint ptr %2441 to i32
  call void @__asan_load4_noabort(i32 %2442)
  %2443 = load ptr, ptr %2441, align 8
  %DfllGfxclkSpreadFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 197
  %2444 = ptrtoint ptr %DfllGfxclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2444)
  %2445 = load i16, ptr %DfllGfxclkSpreadFreq, align 2
  %conv2191 = zext i16 %2445 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2443, ptr noundef nonnull @.str.904, i32 noundef %conv2191) #16
  %2446 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2446)
  %2447 = load ptr, ptr %smu, align 8
  %2448 = ptrtoint ptr %2447 to i32
  call void @__asan_load4_noabort(i32 %2448)
  %2449 = load ptr, ptr %2447, align 8
  %UclkSpreadPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 198
  %2450 = ptrtoint ptr %UclkSpreadPadding to i32
  call void @__asan_load2_noabort(i32 %2450)
  %2451 = load i16, ptr %UclkSpreadPadding, align 4
  %conv2197 = zext i16 %2451 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2449, ptr noundef nonnull @.str.907, i32 noundef %conv2197) #16
  %2452 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2452)
  %2453 = load ptr, ptr %smu, align 8
  %2454 = ptrtoint ptr %2453 to i32
  call void @__asan_load4_noabort(i32 %2454)
  %2455 = load ptr, ptr %2453, align 8
  %UclkSpreadFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 199
  %2456 = ptrtoint ptr %UclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2456)
  %2457 = load i16, ptr %UclkSpreadFreq, align 2
  %conv2203 = zext i16 %2457 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2455, ptr noundef nonnull @.str.910, i32 noundef %conv2203) #16
  %2458 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2458)
  %2459 = load ptr, ptr %smu, align 8
  %2460 = ptrtoint ptr %2459 to i32
  call void @__asan_load4_noabort(i32 %2460)
  %2461 = load ptr, ptr %2459, align 8
  %FclkSpreadEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 200
  %2462 = ptrtoint ptr %FclkSpreadEnabled to i32
  call void @__asan_load1_noabort(i32 %2462)
  %2463 = load i8, ptr %FclkSpreadEnabled, align 4
  %conv2209 = zext i8 %2463 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2461, ptr noundef nonnull @.str.913, i32 noundef %conv2209) #16
  %2464 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2464)
  %2465 = load ptr, ptr %smu, align 8
  %2466 = ptrtoint ptr %2465 to i32
  call void @__asan_load4_noabort(i32 %2466)
  %2467 = load ptr, ptr %2465, align 8
  %FclkSpreadPercent = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 201
  %2468 = ptrtoint ptr %FclkSpreadPercent to i32
  call void @__asan_load1_noabort(i32 %2468)
  %2469 = load i8, ptr %FclkSpreadPercent, align 1
  %conv2215 = zext i8 %2469 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2467, ptr noundef nonnull @.str.916, i32 noundef %conv2215) #16
  %2470 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2470)
  %2471 = load ptr, ptr %smu, align 8
  %2472 = ptrtoint ptr %2471 to i32
  call void @__asan_load4_noabort(i32 %2472)
  %2473 = load ptr, ptr %2471, align 8
  %FclkSpreadFreq = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 202
  %2474 = ptrtoint ptr %FclkSpreadFreq to i32
  call void @__asan_load2_noabort(i32 %2474)
  %2475 = load i16, ptr %FclkSpreadFreq, align 2
  %conv2221 = zext i16 %2475 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2473, ptr noundef nonnull @.str.919, i32 noundef %conv2221) #16
  %2476 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2476)
  %2477 = load ptr, ptr %smu, align 8
  %2478 = ptrtoint ptr %2477 to i32
  call void @__asan_load4_noabort(i32 %2478)
  %2479 = load ptr, ptr %2477, align 8
  %MemoryChannelEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 203
  %2480 = ptrtoint ptr %MemoryChannelEnabled to i32
  call void @__asan_load4_noabort(i32 %2480)
  %2481 = load i32, ptr %MemoryChannelEnabled, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2479, ptr noundef nonnull @.str.922, i32 noundef %2481) #16
  %2482 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2482)
  %2483 = load ptr, ptr %smu, align 8
  %2484 = ptrtoint ptr %2483 to i32
  call void @__asan_load4_noabort(i32 %2484)
  %2485 = load ptr, ptr %2483, align 8
  %DramBitWidth = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 204
  %2486 = ptrtoint ptr %DramBitWidth to i32
  call void @__asan_load1_noabort(i32 %2486)
  %2487 = load i8, ptr %DramBitWidth, align 4
  %conv2232 = zext i8 %2487 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2485, ptr noundef nonnull @.str.925, i32 noundef %conv2232) #16
  %2488 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2488)
  %2489 = load ptr, ptr %smu, align 8
  %2490 = ptrtoint ptr %2489 to i32
  call void @__asan_load4_noabort(i32 %2490)
  %2491 = load ptr, ptr %2489, align 8
  %PaddingMem1 = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 205
  %2492 = ptrtoint ptr %PaddingMem1 to i32
  call void @__asan_load1_noabort(i32 %2492)
  %2493 = load i8, ptr %PaddingMem1, align 1
  %conv2239 = zext i8 %2493 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2491, ptr noundef nonnull @.str.928, i32 noundef %conv2239) #16
  %2494 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2494)
  %2495 = load ptr, ptr %smu, align 8
  %2496 = ptrtoint ptr %2495 to i32
  call void @__asan_load4_noabort(i32 %2496)
  %2497 = load ptr, ptr %2495, align 8
  %arrayidx2246 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 205, i32 1
  %2498 = ptrtoint ptr %arrayidx2246 to i32
  call void @__asan_load1_noabort(i32 %2498)
  %2499 = load i8, ptr %arrayidx2246, align 1
  %conv2247 = zext i8 %2499 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2497, ptr noundef nonnull @.str.931, i32 noundef %conv2247) #16
  %2500 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2500)
  %2501 = load ptr, ptr %smu, align 8
  %2502 = ptrtoint ptr %2501 to i32
  call void @__asan_load4_noabort(i32 %2502)
  %2503 = load ptr, ptr %2501, align 8
  %arrayidx2254 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 205, i32 2
  %2504 = ptrtoint ptr %arrayidx2254 to i32
  call void @__asan_load1_noabort(i32 %2504)
  %2505 = load i8, ptr %arrayidx2254, align 1
  %conv2255 = zext i8 %2505 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2503, ptr noundef nonnull @.str.934, i32 noundef %conv2255) #16
  %2506 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2506)
  %2507 = load ptr, ptr %smu, align 8
  %2508 = ptrtoint ptr %2507 to i32
  call void @__asan_load4_noabort(i32 %2508)
  %2509 = load ptr, ptr %2507, align 8
  %TotalBoardPower = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 206
  %2510 = ptrtoint ptr %TotalBoardPower to i32
  call void @__asan_load2_noabort(i32 %2510)
  %2511 = load i16, ptr %TotalBoardPower, align 4
  %conv2261 = zext i16 %2511 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2509, ptr noundef nonnull @.str.937, i32 noundef %conv2261) #16
  %2512 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2512)
  %2513 = load ptr, ptr %smu, align 8
  %2514 = ptrtoint ptr %2513 to i32
  call void @__asan_load4_noabort(i32 %2514)
  %2515 = load ptr, ptr %2513, align 8
  %BoardPowerPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 207
  %2516 = ptrtoint ptr %BoardPowerPadding to i32
  call void @__asan_load2_noabort(i32 %2516)
  %2517 = load i16, ptr %BoardPowerPadding, align 2
  %conv2267 = zext i16 %2517 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2515, ptr noundef nonnull @.str.940, i32 noundef %conv2267) #16
  %2518 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2518)
  %2519 = load ptr, ptr %smu, align 8
  %2520 = ptrtoint ptr %2519 to i32
  call void @__asan_load4_noabort(i32 %2520)
  %2521 = load ptr, ptr %2519, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2521, ptr noundef nonnull @.str.943) #16
  %2522 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2522)
  %2523 = load ptr, ptr %smu, align 8
  %2524 = ptrtoint ptr %2523 to i32
  call void @__asan_load4_noabort(i32 %2524)
  %2525 = load ptr, ptr %2523, align 8
  %arrayidx2282 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 208, i32 0
  %2526 = ptrtoint ptr %arrayidx2282 to i32
  call void @__asan_load1_noabort(i32 %2526)
  %2527 = load i8, ptr %arrayidx2282, align 1
  %conv2283 = zext i8 %2527 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2525, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2283) #16
  %2528 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2528)
  %2529 = load ptr, ptr %smu, align 8
  %2530 = ptrtoint ptr %2529 to i32
  call void @__asan_load4_noabort(i32 %2530)
  %2531 = load ptr, ptr %2529, align 8
  %arrayidx2282.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 208, i32 1
  %2532 = ptrtoint ptr %arrayidx2282.1 to i32
  call void @__asan_load1_noabort(i32 %2532)
  %2533 = load i8, ptr %arrayidx2282.1, align 1
  %conv2283.1 = zext i8 %2533 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2531, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2283.1) #16
  %2534 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2534)
  %2535 = load ptr, ptr %smu, align 8
  %2536 = ptrtoint ptr %2535 to i32
  call void @__asan_load4_noabort(i32 %2536)
  %2537 = load ptr, ptr %2535, align 8
  %arrayidx2282.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 208, i32 2
  %2538 = ptrtoint ptr %arrayidx2282.2 to i32
  call void @__asan_load1_noabort(i32 %2538)
  %2539 = load i8, ptr %arrayidx2282.2, align 1
  %conv2283.2 = zext i8 %2539 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2537, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2283.2) #16
  %2540 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2540)
  %2541 = load ptr, ptr %smu, align 8
  %2542 = ptrtoint ptr %2541 to i32
  call void @__asan_load4_noabort(i32 %2542)
  %2543 = load ptr, ptr %2541, align 8
  %arrayidx2282.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 208, i32 3
  %2544 = ptrtoint ptr %arrayidx2282.3 to i32
  call void @__asan_load1_noabort(i32 %2544)
  %2545 = load i8, ptr %arrayidx2282.3, align 1
  %conv2283.3 = zext i8 %2545 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2543, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2283.3) #16
  %2546 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2546)
  %2547 = load ptr, ptr %smu, align 8
  %2548 = ptrtoint ptr %2547 to i32
  call void @__asan_load4_noabort(i32 %2548)
  %2549 = load ptr, ptr %2547, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2549, ptr noundef nonnull @.str.948) #16
  %2550 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2550)
  %2551 = load ptr, ptr %smu, align 8
  %2552 = ptrtoint ptr %2551 to i32
  call void @__asan_load4_noabort(i32 %2552)
  %2553 = load ptr, ptr %2551, align 8
  %arrayidx2301 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 209, i32 0
  %2554 = ptrtoint ptr %arrayidx2301 to i32
  call void @__asan_load1_noabort(i32 %2554)
  %2555 = load i8, ptr %arrayidx2301, align 1
  %conv2302 = zext i8 %2555 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2553, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2302) #16
  %2556 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2556)
  %2557 = load ptr, ptr %smu, align 8
  %2558 = ptrtoint ptr %2557 to i32
  call void @__asan_load4_noabort(i32 %2558)
  %2559 = load ptr, ptr %2557, align 8
  %arrayidx2301.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 209, i32 1
  %2560 = ptrtoint ptr %arrayidx2301.1 to i32
  call void @__asan_load1_noabort(i32 %2560)
  %2561 = load i8, ptr %arrayidx2301.1, align 1
  %conv2302.1 = zext i8 %2561 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2559, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2302.1) #16
  %2562 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2562)
  %2563 = load ptr, ptr %smu, align 8
  %2564 = ptrtoint ptr %2563 to i32
  call void @__asan_load4_noabort(i32 %2564)
  %2565 = load ptr, ptr %2563, align 8
  %arrayidx2301.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 209, i32 2
  %2566 = ptrtoint ptr %arrayidx2301.2 to i32
  call void @__asan_load1_noabort(i32 %2566)
  %2567 = load i8, ptr %arrayidx2301.2, align 1
  %conv2302.2 = zext i8 %2567 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2565, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2302.2) #16
  %2568 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2568)
  %2569 = load ptr, ptr %smu, align 8
  %2570 = ptrtoint ptr %2569 to i32
  call void @__asan_load4_noabort(i32 %2570)
  %2571 = load ptr, ptr %2569, align 8
  %arrayidx2301.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 209, i32 3
  %2572 = ptrtoint ptr %arrayidx2301.3 to i32
  call void @__asan_load1_noabort(i32 %2572)
  %2573 = load i8, ptr %arrayidx2301.3, align 1
  %conv2302.3 = zext i8 %2573 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2571, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2302.3) #16
  %2574 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2574)
  %2575 = load ptr, ptr %smu, align 8
  %2576 = ptrtoint ptr %2575 to i32
  call void @__asan_load4_noabort(i32 %2576)
  %2577 = load ptr, ptr %2575, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2577, ptr noundef nonnull @.str.953) #16
  %2578 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2578)
  %2579 = load ptr, ptr %smu, align 8
  %2580 = ptrtoint ptr %2579 to i32
  call void @__asan_load4_noabort(i32 %2580)
  %2581 = load ptr, ptr %2579, align 8
  %arrayidx2320 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 210, i32 0
  %2582 = ptrtoint ptr %arrayidx2320 to i32
  call void @__asan_load2_noabort(i32 %2582)
  %2583 = load i16, ptr %arrayidx2320, align 2
  %conv2321 = zext i16 %2583 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2581, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2321) #16
  %2584 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2584)
  %2585 = load ptr, ptr %smu, align 8
  %2586 = ptrtoint ptr %2585 to i32
  call void @__asan_load4_noabort(i32 %2586)
  %2587 = load ptr, ptr %2585, align 8
  %arrayidx2320.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 210, i32 1
  %2588 = ptrtoint ptr %arrayidx2320.1 to i32
  call void @__asan_load2_noabort(i32 %2588)
  %2589 = load i16, ptr %arrayidx2320.1, align 2
  %conv2321.1 = zext i16 %2589 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2587, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2321.1) #16
  %2590 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2590)
  %2591 = load ptr, ptr %smu, align 8
  %2592 = ptrtoint ptr %2591 to i32
  call void @__asan_load4_noabort(i32 %2592)
  %2593 = load ptr, ptr %2591, align 8
  %arrayidx2320.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 210, i32 2
  %2594 = ptrtoint ptr %arrayidx2320.2 to i32
  call void @__asan_load2_noabort(i32 %2594)
  %2595 = load i16, ptr %arrayidx2320.2, align 2
  %conv2321.2 = zext i16 %2595 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2593, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2321.2) #16
  %2596 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2596)
  %2597 = load ptr, ptr %smu, align 8
  %2598 = ptrtoint ptr %2597 to i32
  call void @__asan_load4_noabort(i32 %2598)
  %2599 = load ptr, ptr %2597, align 8
  %arrayidx2320.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 210, i32 3
  %2600 = ptrtoint ptr %arrayidx2320.3 to i32
  call void @__asan_load2_noabort(i32 %2600)
  %2601 = load i16, ptr %arrayidx2320.3, align 2
  %conv2321.3 = zext i16 %2601 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2599, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2321.3) #16
  %2602 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2602)
  %2603 = load ptr, ptr %smu, align 8
  %2604 = ptrtoint ptr %2603 to i32
  call void @__asan_load4_noabort(i32 %2604)
  %2605 = load ptr, ptr %2603, align 8
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2605, ptr noundef nonnull @.str.958) #16
  %2606 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2606)
  %2607 = load ptr, ptr %smu, align 8
  %2608 = ptrtoint ptr %2607 to i32
  call void @__asan_load4_noabort(i32 %2608)
  %2609 = load ptr, ptr %2607, align 8
  %arrayidx2339 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 211, i32 0
  %2610 = ptrtoint ptr %arrayidx2339 to i32
  call void @__asan_load2_noabort(i32 %2610)
  %2611 = load i16, ptr %arrayidx2339, align 2
  %conv2340 = zext i16 %2611 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2609, ptr noundef nonnull @.str.353, i32 noundef 0, i32 noundef %conv2340) #16
  %2612 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2612)
  %2613 = load ptr, ptr %smu, align 8
  %2614 = ptrtoint ptr %2613 to i32
  call void @__asan_load4_noabort(i32 %2614)
  %2615 = load ptr, ptr %2613, align 8
  %arrayidx2339.1 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 211, i32 1
  %2616 = ptrtoint ptr %arrayidx2339.1 to i32
  call void @__asan_load2_noabort(i32 %2616)
  %2617 = load i16, ptr %arrayidx2339.1, align 2
  %conv2340.1 = zext i16 %2617 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2615, ptr noundef nonnull @.str.353, i32 noundef 1, i32 noundef %conv2340.1) #16
  %2618 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2618)
  %2619 = load ptr, ptr %smu, align 8
  %2620 = ptrtoint ptr %2619 to i32
  call void @__asan_load4_noabort(i32 %2620)
  %2621 = load ptr, ptr %2619, align 8
  %arrayidx2339.2 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 211, i32 2
  %2622 = ptrtoint ptr %arrayidx2339.2 to i32
  call void @__asan_load2_noabort(i32 %2622)
  %2623 = load i16, ptr %arrayidx2339.2, align 2
  %conv2340.2 = zext i16 %2623 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2621, ptr noundef nonnull @.str.353, i32 noundef 2, i32 noundef %conv2340.2) #16
  %2624 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2624)
  %2625 = load ptr, ptr %smu, align 8
  %2626 = ptrtoint ptr %2625 to i32
  call void @__asan_load4_noabort(i32 %2626)
  %2627 = load ptr, ptr %2625, align 8
  %arrayidx2339.3 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 211, i32 3
  %2628 = ptrtoint ptr %arrayidx2339.3 to i32
  call void @__asan_load2_noabort(i32 %2628)
  %2629 = load i16, ptr %arrayidx2339.3, align 2
  %conv2340.3 = zext i16 %2629 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2627, ptr noundef nonnull @.str.353, i32 noundef 3, i32 noundef %conv2340.3) #16
  %2630 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2630)
  %2631 = load ptr, ptr %smu, align 8
  %2632 = ptrtoint ptr %2631 to i32
  call void @__asan_load4_noabort(i32 %2632)
  %2633 = load ptr, ptr %2631, align 8
  %HsrEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 212
  %2634 = ptrtoint ptr %HsrEnabled to i32
  call void @__asan_load1_noabort(i32 %2634)
  %2635 = load i8, ptr %HsrEnabled, align 4
  %conv2349 = zext i8 %2635 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2633, ptr noundef nonnull @.str.963, i32 noundef %conv2349) #16
  %2636 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2636)
  %2637 = load ptr, ptr %smu, align 8
  %2638 = ptrtoint ptr %2637 to i32
  call void @__asan_load4_noabort(i32 %2638)
  %2639 = load ptr, ptr %2637, align 8
  %VddqOffEnabled = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 213
  %2640 = ptrtoint ptr %VddqOffEnabled to i32
  call void @__asan_load1_noabort(i32 %2640)
  %2641 = load i8, ptr %VddqOffEnabled, align 1
  %conv2355 = zext i8 %2641 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2639, ptr noundef nonnull @.str.966, i32 noundef %conv2355) #16
  %2642 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2642)
  %2643 = load ptr, ptr %smu, align 8
  %2644 = ptrtoint ptr %2643 to i32
  call void @__asan_load4_noabort(i32 %2644)
  %2645 = load ptr, ptr %2643, align 8
  %PaddingUmcFlags = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 214
  %2646 = ptrtoint ptr %PaddingUmcFlags to i32
  call void @__asan_load1_noabort(i32 %2646)
  %2647 = load i8, ptr %PaddingUmcFlags, align 2
  %conv2362 = zext i8 %2647 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2645, ptr noundef nonnull @.str.969, i32 noundef %conv2362) #16
  %2648 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2648)
  %2649 = load ptr, ptr %smu, align 8
  %2650 = ptrtoint ptr %2649 to i32
  call void @__asan_load4_noabort(i32 %2650)
  %2651 = load ptr, ptr %2649, align 8
  %arrayidx2369 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 214, i32 1
  %2652 = ptrtoint ptr %arrayidx2369 to i32
  call void @__asan_load1_noabort(i32 %2652)
  %2653 = load i8, ptr %arrayidx2369, align 1
  %conv2370 = zext i8 %2653 to i32
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2651, ptr noundef nonnull @.str.972, i32 noundef %conv2370) #16
  %2654 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2654)
  %2655 = load ptr, ptr %smu, align 8
  %2656 = ptrtoint ptr %2655 to i32
  call void @__asan_load4_noabort(i32 %2656)
  %2657 = load ptr, ptr %2655, align 8
  %BoardReserved = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216
  %2658 = ptrtoint ptr %BoardReserved to i32
  call void @__asan_load4_noabort(i32 %2658)
  %2659 = load i32, ptr %BoardReserved, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2657, ptr noundef nonnull @.str.975, i32 noundef %2659) #16
  %2660 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2660)
  %2661 = load ptr, ptr %smu, align 8
  %2662 = ptrtoint ptr %2661 to i32
  call void @__asan_load4_noabort(i32 %2662)
  %2663 = load ptr, ptr %2661, align 8
  %arrayidx2383 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 1
  %2664 = ptrtoint ptr %arrayidx2383 to i32
  call void @__asan_load4_noabort(i32 %2664)
  %2665 = load i32, ptr %arrayidx2383, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2663, ptr noundef nonnull @.str.978, i32 noundef %2665) #16
  %2666 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2666)
  %2667 = load ptr, ptr %smu, align 8
  %2668 = ptrtoint ptr %2667 to i32
  call void @__asan_load4_noabort(i32 %2668)
  %2669 = load ptr, ptr %2667, align 8
  %arrayidx2390 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 2
  %2670 = ptrtoint ptr %arrayidx2390 to i32
  call void @__asan_load4_noabort(i32 %2670)
  %2671 = load i32, ptr %arrayidx2390, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2669, ptr noundef nonnull @.str.981, i32 noundef %2671) #16
  %2672 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2672)
  %2673 = load ptr, ptr %smu, align 8
  %2674 = ptrtoint ptr %2673 to i32
  call void @__asan_load4_noabort(i32 %2674)
  %2675 = load ptr, ptr %2673, align 8
  %arrayidx2397 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 3
  %2676 = ptrtoint ptr %arrayidx2397 to i32
  call void @__asan_load4_noabort(i32 %2676)
  %2677 = load i32, ptr %arrayidx2397, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2675, ptr noundef nonnull @.str.984, i32 noundef %2677) #16
  %2678 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2678)
  %2679 = load ptr, ptr %smu, align 8
  %2680 = ptrtoint ptr %2679 to i32
  call void @__asan_load4_noabort(i32 %2680)
  %2681 = load ptr, ptr %2679, align 8
  %arrayidx2404 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 4
  %2682 = ptrtoint ptr %arrayidx2404 to i32
  call void @__asan_load4_noabort(i32 %2682)
  %2683 = load i32, ptr %arrayidx2404, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2681, ptr noundef nonnull @.str.987, i32 noundef %2683) #16
  %2684 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2684)
  %2685 = load ptr, ptr %smu, align 8
  %2686 = ptrtoint ptr %2685 to i32
  call void @__asan_load4_noabort(i32 %2686)
  %2687 = load ptr, ptr %2685, align 8
  %arrayidx2411 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 5
  %2688 = ptrtoint ptr %arrayidx2411 to i32
  call void @__asan_load4_noabort(i32 %2688)
  %2689 = load i32, ptr %arrayidx2411, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2687, ptr noundef nonnull @.str.990, i32 noundef %2689) #16
  %2690 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2690)
  %2691 = load ptr, ptr %smu, align 8
  %2692 = ptrtoint ptr %2691 to i32
  call void @__asan_load4_noabort(i32 %2692)
  %2693 = load ptr, ptr %2691, align 8
  %arrayidx2418 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 6
  %2694 = ptrtoint ptr %arrayidx2418 to i32
  call void @__asan_load4_noabort(i32 %2694)
  %2695 = load i32, ptr %arrayidx2418, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2693, ptr noundef nonnull @.str.993, i32 noundef %2695) #16
  %2696 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2696)
  %2697 = load ptr, ptr %smu, align 8
  %2698 = ptrtoint ptr %2697 to i32
  call void @__asan_load4_noabort(i32 %2698)
  %2699 = load ptr, ptr %2697, align 8
  %arrayidx2425 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 7
  %2700 = ptrtoint ptr %arrayidx2425 to i32
  call void @__asan_load4_noabort(i32 %2700)
  %2701 = load i32, ptr %arrayidx2425, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2699, ptr noundef nonnull @.str.996, i32 noundef %2701) #16
  %2702 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2702)
  %2703 = load ptr, ptr %smu, align 8
  %2704 = ptrtoint ptr %2703 to i32
  call void @__asan_load4_noabort(i32 %2704)
  %2705 = load ptr, ptr %2703, align 8
  %arrayidx2432 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 8
  %2706 = ptrtoint ptr %arrayidx2432 to i32
  call void @__asan_load4_noabort(i32 %2706)
  %2707 = load i32, ptr %arrayidx2432, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2705, ptr noundef nonnull @.str.999, i32 noundef %2707) #16
  %2708 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2708)
  %2709 = load ptr, ptr %smu, align 8
  %2710 = ptrtoint ptr %2709 to i32
  call void @__asan_load4_noabort(i32 %2710)
  %2711 = load ptr, ptr %2709, align 8
  %arrayidx2439 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 9
  %2712 = ptrtoint ptr %arrayidx2439 to i32
  call void @__asan_load4_noabort(i32 %2712)
  %2713 = load i32, ptr %arrayidx2439, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2711, ptr noundef nonnull @.str.1002, i32 noundef %2713) #16
  %2714 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2714)
  %2715 = load ptr, ptr %smu, align 8
  %2716 = ptrtoint ptr %2715 to i32
  call void @__asan_load4_noabort(i32 %2716)
  %2717 = load ptr, ptr %2715, align 8
  %arrayidx2446 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 216, i32 10
  %2718 = ptrtoint ptr %arrayidx2446 to i32
  call void @__asan_load4_noabort(i32 %2718)
  %2719 = load i32, ptr %arrayidx2446, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2717, ptr noundef nonnull @.str.1005, i32 noundef %2719) #16
  %2720 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2720)
  %2721 = load ptr, ptr %smu, align 8
  %2722 = ptrtoint ptr %2721 to i32
  call void @__asan_load4_noabort(i32 %2722)
  %2723 = load ptr, ptr %2721, align 8
  %MmHubPadding = getelementptr inbounds %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217
  %2724 = ptrtoint ptr %MmHubPadding to i32
  call void @__asan_load4_noabort(i32 %2724)
  %2725 = load i32, ptr %MmHubPadding, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2723, ptr noundef nonnull @.str.1008, i32 noundef %2725) #16
  %2726 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2726)
  %2727 = load ptr, ptr %smu, align 8
  %2728 = ptrtoint ptr %2727 to i32
  call void @__asan_load4_noabort(i32 %2728)
  %2729 = load ptr, ptr %2727, align 8
  %arrayidx2459 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 1
  %2730 = ptrtoint ptr %arrayidx2459 to i32
  call void @__asan_load4_noabort(i32 %2730)
  %2731 = load i32, ptr %arrayidx2459, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2729, ptr noundef nonnull @.str.1011, i32 noundef %2731) #16
  %2732 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2732)
  %2733 = load ptr, ptr %smu, align 8
  %2734 = ptrtoint ptr %2733 to i32
  call void @__asan_load4_noabort(i32 %2734)
  %2735 = load ptr, ptr %2733, align 8
  %arrayidx2466 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 2
  %2736 = ptrtoint ptr %arrayidx2466 to i32
  call void @__asan_load4_noabort(i32 %2736)
  %2737 = load i32, ptr %arrayidx2466, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2735, ptr noundef nonnull @.str.1014, i32 noundef %2737) #16
  %2738 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2738)
  %2739 = load ptr, ptr %smu, align 8
  %2740 = ptrtoint ptr %2739 to i32
  call void @__asan_load4_noabort(i32 %2740)
  %2741 = load ptr, ptr %2739, align 8
  %arrayidx2473 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 3
  %2742 = ptrtoint ptr %arrayidx2473 to i32
  call void @__asan_load4_noabort(i32 %2742)
  %2743 = load i32, ptr %arrayidx2473, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2741, ptr noundef nonnull @.str.1017, i32 noundef %2743) #16
  %2744 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2744)
  %2745 = load ptr, ptr %smu, align 8
  %2746 = ptrtoint ptr %2745 to i32
  call void @__asan_load4_noabort(i32 %2746)
  %2747 = load ptr, ptr %2745, align 8
  %arrayidx2480 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 4
  %2748 = ptrtoint ptr %arrayidx2480 to i32
  call void @__asan_load4_noabort(i32 %2748)
  %2749 = load i32, ptr %arrayidx2480, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2747, ptr noundef nonnull @.str.1020, i32 noundef %2749) #16
  %2750 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2750)
  %2751 = load ptr, ptr %smu, align 8
  %2752 = ptrtoint ptr %2751 to i32
  call void @__asan_load4_noabort(i32 %2752)
  %2753 = load ptr, ptr %2751, align 8
  %arrayidx2487 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 5
  %2754 = ptrtoint ptr %arrayidx2487 to i32
  call void @__asan_load4_noabort(i32 %2754)
  %2755 = load i32, ptr %arrayidx2487, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2753, ptr noundef nonnull @.str.1023, i32 noundef %2755) #16
  %2756 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2756)
  %2757 = load ptr, ptr %smu, align 8
  %2758 = ptrtoint ptr %2757 to i32
  call void @__asan_load4_noabort(i32 %2758)
  %2759 = load ptr, ptr %2757, align 8
  %arrayidx2494 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 6
  %2760 = ptrtoint ptr %arrayidx2494 to i32
  call void @__asan_load4_noabort(i32 %2760)
  %2761 = load i32, ptr %arrayidx2494, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2759, ptr noundef nonnull @.str.1026, i32 noundef %2761) #16
  %2762 = ptrtoint ptr %smu to i32
  call void @__asan_load4_noabort(i32 %2762)
  %2763 = load ptr, ptr %smu, align 8
  %2764 = ptrtoint ptr %2763 to i32
  call void @__asan_load4_noabort(i32 %2764)
  %2765 = load ptr, ptr %2763, align 8
  %arrayidx2501 = getelementptr %struct.PPTable_beige_goby_t, ptr %1, i32 0, i32 217, i32 7
  %2766 = ptrtoint ptr %arrayidx2501 to i32
  call void @__asan_load4_noabort(i32 %2766)
  %2767 = load i32, ptr %arrayidx2501, align 4
  tail call void (ptr, ptr, ...) @_dev_info(ptr noundef %2765, ptr noundef nonnull @.str.1029, i32 noundef %2767) #16
  ret void
}

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_current_power_limit(ptr noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @i2c_add_adapter(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @__drm_err(ptr noundef, ...) local_unnamed_addr #4

; Function Attrs: nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync)
define internal i32 @sienna_cichlid_i2c_xfer(ptr noundef %i2c_adap, ptr nocapture noundef readonly %msg, i32 noundef %num_msgs) #0 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  %smu = getelementptr i8, ptr %i2c_adap, i32 -4464
  %cpu_addr = getelementptr i8, ptr %i2c_adap, i32 -3424
  %0 = ptrtoint ptr %cpu_addr to i32
  call void @__asan_load4_noabort(i32 %0)
  %1 = load ptr, ptr %cpu_addr, align 8
  call void @__asan_load4_noabort(i32 ptrtoint (ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7) to i32))
  %2 = load ptr, ptr getelementptr inbounds ([4 x [14 x ptr]], ptr @kmalloc_caches, i32 0, i32 0, i32 7), align 4
  %call7.i.i = tail call noalias align 8 ptr @kmem_cache_alloc_trace(ptr noundef %2, i32 noundef 3520, i32 noundef 52) #18
  %tobool.not = icmp eq ptr %call7.i.i, null
  br i1 %tobool.not, label %entry.cleanup_crit_edge, label %if.end

entry.cleanup_crit_edge:                          ; preds = %entry
  call void @__sanitizer_cov_trace_pc() #15
  br label %cleanup

if.end:                                           ; preds = %entry
  %3 = ptrtoint ptr %call7.i.i to i32
  call void @__asan_store1_noabort(i32 %3)
  store i8 1, ptr %call7.i.i, align 8
  %I2CSpeed = getelementptr inbounds %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 1
  %4 = ptrtoint ptr %I2CSpeed to i32
  call void @__asan_store1_noabort(i32 %4)
  store i8 2, ptr %I2CSpeed, align 1
  %5 = ptrtoint ptr %msg to i32
  call void @__asan_load2_noabort(i32 %5)
  %6 = load i16, ptr %msg, align 4
  %conv = trunc i16 %6 to i8
  %shl = shl i8 %conv, 1
  %SlaveAddress = getelementptr inbounds %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 2
  %7 = ptrtoint ptr %SlaveAddress to i32
  call void @__asan_store1_noabort(i32 %7)
  store i8 %shl, ptr %SlaveAddress, align 2
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %num_msgs)
  %cmp185 = icmp sgt i32 %num_msgs, 0
  br i1 %cmp185, label %for.cond7.preheader.lr.ph, label %if.end.for.end69_crit_edge

if.end.for.end69_crit_edge:                       ; preds = %if.end
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end69

for.cond7.preheader.lr.ph:                        ; preds = %if.end
  %flags = getelementptr inbounds %struct.i2c_msg, ptr %msg, i32 0, i32 1
  %8 = ptrtoint ptr %flags to i32
  call void @__asan_load2_noabort(i32 %8)
  %9 = load i16, ptr %flags, align 2
  %10 = and i16 %9, 1
  %NumCmds = getelementptr inbounds %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 3
  %sub47 = add nsw i32 %num_msgs, -1
  br label %for.cond7.preheader

for.cond7.preheader:                              ; preds = %for.inc67.for.cond7.preheader_crit_edge, %for.cond7.preheader.lr.ph
  %dir.0189 = phi i16 [ %10, %for.cond7.preheader.lr.ph ], [ %dir.1.lcssa, %for.inc67.for.cond7.preheader_crit_edge ]
  %c.0188 = phi i32 [ 0, %for.cond7.preheader.lr.ph ], [ %c.1.lcssa, %for.inc67.for.cond7.preheader_crit_edge ]
  %i.0186 = phi i32 [ 0, %for.cond7.preheader.lr.ph ], [ %inc68, %for.inc67.for.cond7.preheader_crit_edge ]
  %len = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.0186, i32 2
  %11 = ptrtoint ptr %len to i32
  call void @__asan_load2_noabort(i32 %11)
  %12 = load i16, ptr %len, align 4
  %conv9 = zext i16 %12 to i32
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %12)
  %cmp10178.not = icmp eq i16 %12, 0
  br i1 %cmp10178.not, label %for.cond7.preheader.for.inc67_crit_edge, label %for.body12.lr.ph

for.cond7.preheader.for.inc67_crit_edge:          ; preds = %for.cond7.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc67

for.body12.lr.ph:                                 ; preds = %for.cond7.preheader
  %flags15 = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.0186, i32 1
  %13 = ptrtoint ptr %flags15 to i32
  call void @__asan_load2_noabort(i32 %13)
  %14 = load i16, ptr %flags15, align 2
  %15 = and i16 %14, 1
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %15)
  %tobool18.not = icmp eq i16 %15, 0
  %buf = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.0186, i32 3
  %sub = add nsw i32 %conv9, -1
  call void @__sanitizer_cov_trace_cmp4(i32 %i.0186, i32 %sub47)
  %cmp48 = icmp ne i32 %i.0186, %sub47
  call void @__sanitizer_cov_trace_const_cmp2(i16 -1, i16 %14)
  %tobool54.not = icmp sgt i16 %14, -1
  %or.cond = select i1 %cmp48, i1 %tobool54.not, i1 false
  br label %for.body12

for.body12:                                       ; preds = %if.end64.for.body12_crit_edge, %for.body12.lr.ph
  %dir.1183 = phi i16 [ %dir.0189, %for.body12.lr.ph ], [ %dir.2, %if.end64.for.body12_crit_edge ]
  %c.1180 = phi i32 [ %c.0188, %for.body12.lr.ph ], [ %inc66, %if.end64.for.body12_crit_edge ]
  %j.0179 = phi i32 [ 0, %for.body12.lr.ph ], [ %inc65, %if.end64.for.body12_crit_edge ]
  br i1 %tobool18.not, label %if.then19, label %for.body12.if.end24_crit_edge

for.body12.if.end24_crit_edge:                    ; preds = %for.body12
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end24

if.then19:                                        ; preds = %for.body12
  call void @__sanitizer_cov_trace_pc() #15
  %arrayidx13 = getelementptr %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 4, i32 %c.1180
  %CmdConfig = getelementptr %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 4, i32 %c.1180, i32 1
  %16 = ptrtoint ptr %CmdConfig to i32
  call void @__asan_load1_noabort(i32 %16)
  %17 = load i8, ptr %CmdConfig, align 1
  %18 = or i8 %17, 4
  store i8 %18, ptr %CmdConfig, align 1
  %19 = ptrtoint ptr %buf to i32
  call void @__asan_load4_noabort(i32 %19)
  %20 = load ptr, ptr %buf, align 4
  %arrayidx23 = getelementptr i8, ptr %20, i32 %j.0179
  %21 = ptrtoint ptr %arrayidx23 to i32
  call void @__asan_load1_noabort(i32 %21)
  %22 = load i8, ptr %arrayidx23, align 1
  %23 = ptrtoint ptr %arrayidx13 to i32
  call void @__asan_store1_noabort(i32 %23)
  store i8 %22, ptr %arrayidx13, align 2
  br label %if.end24

if.end24:                                         ; preds = %if.then19, %for.body12.if.end24_crit_edge
  %xor177 = xor i16 %14, %dir.1183
  %24 = and i16 %xor177, 1
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %24)
  %tobool30.not = icmp eq i16 %24, 0
  br i1 %tobool30.not, label %if.end24.if.end41_crit_edge, label %if.then31

if.end24.if.end41_crit_edge:                      ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end41

if.then31:                                        ; preds = %if.end24
  call void @__sanitizer_cov_trace_pc() #15
  %CmdConfig37 = getelementptr %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 4, i32 %c.1180, i32 1
  %25 = ptrtoint ptr %CmdConfig37 to i32
  call void @__asan_load1_noabort(i32 %25)
  %26 = load i8, ptr %CmdConfig37, align 1
  %27 = or i8 %26, 2
  store i8 %27, ptr %CmdConfig37, align 1
  br label %if.end41

if.end41:                                         ; preds = %if.then31, %if.end24.if.end41_crit_edge
  %dir.2 = phi i16 [ %15, %if.then31 ], [ %dir.1183, %if.end24.if.end41_crit_edge ]
  %28 = ptrtoint ptr %NumCmds to i32
  call void @__asan_load1_noabort(i32 %28)
  %29 = load i8, ptr %NumCmds, align 1
  %inc = add i8 %29, 1
  store i8 %inc, ptr %NumCmds, align 1
  call void @__sanitizer_cov_trace_cmp4(i32 %j.0179, i32 %sub)
  %cmp45 = icmp ne i32 %j.0179, %sub
  %brmerge = select i1 %cmp45, i1 true, i1 %or.cond
  br i1 %brmerge, label %if.end41.if.end64_crit_edge, label %if.then55

if.end41.if.end64_crit_edge:                      ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #15
  br label %if.end64

if.then55:                                        ; preds = %if.end41
  call void @__sanitizer_cov_trace_pc() #15
  %CmdConfig56 = getelementptr %struct.SwI2cRequest_t, ptr %call7.i.i, i32 0, i32 4, i32 %c.1180, i32 1
  %30 = ptrtoint ptr %CmdConfig56 to i32
  call void @__asan_load1_noabort(i32 %30)
  %31 = load i8, ptr %CmdConfig56, align 1
  %32 = and i8 %31, -4
  %33 = or i8 %32, 1
  store i8 %33, ptr %CmdConfig56, align 1
  br label %if.end64

if.end64:                                         ; preds = %if.then55, %if.end41.if.end64_crit_edge
  %inc65 = add nuw nsw i32 %j.0179, 1
  %inc66 = add i32 %c.1180, 1
  %exitcond.not = icmp eq i32 %inc65, %conv9
  br i1 %exitcond.not, label %if.end64.for.inc67_crit_edge, label %if.end64.for.body12_crit_edge

if.end64.for.body12_crit_edge:                    ; preds = %if.end64
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body12

if.end64.for.inc67_crit_edge:                     ; preds = %if.end64
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc67

for.inc67:                                        ; preds = %if.end64.for.inc67_crit_edge, %for.cond7.preheader.for.inc67_crit_edge
  %c.1.lcssa = phi i32 [ %c.0188, %for.cond7.preheader.for.inc67_crit_edge ], [ %inc66, %if.end64.for.inc67_crit_edge ]
  %dir.1.lcssa = phi i16 [ %dir.0189, %for.cond7.preheader.for.inc67_crit_edge ], [ %dir.2, %if.end64.for.inc67_crit_edge ]
  %inc68 = add nuw nsw i32 %i.0186, 1
  %exitcond200.not = icmp eq i32 %inc68, %num_msgs
  br i1 %exitcond200.not, label %for.inc67.for.end69_crit_edge, label %for.inc67.for.cond7.preheader_crit_edge

for.inc67.for.cond7.preheader_crit_edge:          ; preds = %for.inc67
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.cond7.preheader

for.inc67.for.end69_crit_edge:                    ; preds = %for.inc67
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.end69

for.end69:                                        ; preds = %for.inc67.for.end69_crit_edge, %if.end.for.end69_crit_edge
  %mutex = getelementptr i8, ptr %i2c_adap, i32 -4420
  tail call void @mutex_lock_nested(ptr noundef %mutex, i32 noundef 0) #13
  %call72 = tail call i32 @smu_cmn_update_table(ptr noundef %smu, i32 noundef 12, i32 noundef 0, ptr noundef nonnull %call7.i.i, i1 noundef zeroext true) #13
  tail call void @mutex_unlock(ptr noundef %mutex) #13
  call void @__sanitizer_cov_trace_const_cmp4(i32 0, i32 %call72)
  %tobool75.not = icmp ne i32 %call72, 0
  %cmp185.not = xor i1 %cmp185, true
  %brmerge202 = or i1 %tobool75.not, %cmp185.not
  %call72.mux = select i1 %tobool75.not, i32 %call72, i32 %num_msgs
  br i1 %brmerge202, label %for.end69.fail_crit_edge, label %for.end69.for.body81_crit_edge

for.end69.for.body81_crit_edge:                   ; preds = %for.end69
  br label %for.body81

for.end69.fail_crit_edge:                         ; preds = %for.end69
  call void @__sanitizer_cov_trace_pc() #15
  br label %fail

for.body81:                                       ; preds = %for.inc110.for.body81_crit_edge, %for.end69.for.body81_crit_edge
  %c.2199 = phi i32 [ %c.4, %for.inc110.for.body81_crit_edge ], [ 0, %for.end69.for.body81_crit_edge ]
  %i.1196 = phi i32 [ %inc111, %for.inc110.for.body81_crit_edge ], [ 0, %for.end69.for.body81_crit_edge ]
  %flags83 = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.1196, i32 1
  %34 = ptrtoint ptr %flags83 to i32
  call void @__asan_load2_noabort(i32 %34)
  %35 = load i16, ptr %flags83, align 2
  %36 = and i16 %35, 1
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %36)
  %tobool86.not = icmp eq i16 %36, 0
  %len89 = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.1196, i32 2
  %37 = ptrtoint ptr %len89 to i32
  call void @__asan_load2_noabort(i32 %37)
  %38 = load i16, ptr %len89, align 4
  br i1 %tobool86.not, label %if.then87, label %for.cond92.preheader

for.cond92.preheader:                             ; preds = %for.body81
  call void @__sanitizer_cov_trace_const_cmp2(i16 0, i16 %38)
  %cmp96191.not = icmp eq i16 %38, 0
  br i1 %cmp96191.not, label %for.cond92.preheader.for.inc110_crit_edge, label %for.body98.lr.ph

for.cond92.preheader.for.inc110_crit_edge:        ; preds = %for.cond92.preheader
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc110

for.body98.lr.ph:                                 ; preds = %for.cond92.preheader
  %buf104 = getelementptr %struct.i2c_msg, ptr %msg, i32 %i.1196, i32 3
  br label %for.body98

if.then87:                                        ; preds = %for.body81
  call void @__sanitizer_cov_trace_pc() #15
  %conv90 = zext i16 %38 to i32
  %add = add i32 %c.2199, %conv90
  br label %for.inc110

for.body98:                                       ; preds = %for.body98.for.body98_crit_edge, %for.body98.lr.ph
  %c.3193 = phi i32 [ %c.2199, %for.body98.lr.ph ], [ %inc108, %for.body98.for.body98_crit_edge ]
  %j.1192 = phi i32 [ 0, %for.body98.lr.ph ], [ %inc107, %for.body98.for.body98_crit_edge ]
  %arrayidx101 = getelementptr %struct.SwI2cRequest_t, ptr %1, i32 0, i32 4, i32 %c.3193
  %39 = ptrtoint ptr %arrayidx101 to i32
  call void @__asan_load1_noabort(i32 %39)
  %40 = load i8, ptr %arrayidx101, align 1
  %41 = ptrtoint ptr %buf104 to i32
  call void @__asan_load4_noabort(i32 %41)
  %42 = load ptr, ptr %buf104, align 4
  %arrayidx105 = getelementptr i8, ptr %42, i32 %j.1192
  %43 = ptrtoint ptr %arrayidx105 to i32
  call void @__asan_store1_noabort(i32 %43)
  store i8 %40, ptr %arrayidx105, align 1
  %inc107 = add nuw nsw i32 %j.1192, 1
  %inc108 = add i32 %c.3193, 1
  %44 = ptrtoint ptr %len89 to i32
  call void @__asan_load2_noabort(i32 %44)
  %45 = load i16, ptr %len89, align 4
  %conv95 = zext i16 %45 to i32
  %cmp96 = icmp ult i32 %inc107, %conv95
  br i1 %cmp96, label %for.body98.for.body98_crit_edge, label %for.body98.for.inc110_crit_edge

for.body98.for.inc110_crit_edge:                  ; preds = %for.body98
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.inc110

for.body98.for.body98_crit_edge:                  ; preds = %for.body98
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body98

for.inc110:                                       ; preds = %for.body98.for.inc110_crit_edge, %if.then87, %for.cond92.preheader.for.inc110_crit_edge
  %c.4 = phi i32 [ %add, %if.then87 ], [ %c.2199, %for.cond92.preheader.for.inc110_crit_edge ], [ %inc108, %for.body98.for.inc110_crit_edge ]
  %inc111 = add nuw nsw i32 %i.1196, 1
  %exitcond201.not = icmp eq i32 %inc111, %num_msgs
  br i1 %exitcond201.not, label %for.inc110.fail_crit_edge, label %for.inc110.for.body81_crit_edge

for.inc110.for.body81_crit_edge:                  ; preds = %for.inc110
  call void @__sanitizer_cov_trace_pc() #15
  br label %for.body81

for.inc110.fail_crit_edge:                        ; preds = %for.inc110
  call void @__sanitizer_cov_trace_pc() #15
  br label %fail

fail:                                             ; preds = %for.inc110.fail_crit_edge, %for.end69.fail_crit_edge
  %r.0 = phi i32 [ %call72.mux, %for.end69.fail_crit_edge ], [ %num_msgs, %for.inc110.fail_crit_edge ]
  tail call void @kfree(ptr noundef nonnull %call7.i.i) #13
  br label %cleanup

cleanup:                                          ; preds = %fail, %entry.cleanup_crit_edge
  %retval.0 = phi i32 [ %r.0, %fail ], [ -12, %entry.cleanup_crit_edge ]
  ret i32 %retval.0
}

; Function Attrs: mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync)
define internal i32 @sienna_cichlid_i2c_func(ptr nocapture noundef readnone %adap) #7 align 64 {
entry:
  call void @__sanitizer_cov_trace_pc() #15
  call void @llvm.arm.gnu.eabi.mcount()
  ret i32 251592713
}

; Function Attrs: null_pointer_is_valid
declare dso_local void @kfree(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid allocsize(2)
declare dso_local noalias ptr @kmem_cache_alloc_trace(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #11

; Function Attrs: null_pointer_is_valid
declare dso_local void @i2c_del_adapter(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_init_smc_tables(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @__raw_spin_lock_init(ptr noundef, ptr noundef, ptr noundef, i16 noundef signext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_cmn_set_mp1_state(ptr noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_setup_pptable(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_atombios_get_data_table(ptr noundef, i32 noundef, ptr noundef, ptr noundef, ptr noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @amdgpu_device_rreg(ptr noundef, i32 noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_system_features_control(ptr noundef, i1 noundef zeroext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i1 @smu_cmn_is_audio_func_enabled(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_baco_set_armd3_sequence(ptr noundef, i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_baco_enter(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @msleep(i32 noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_baco_exit(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i32 @smu_v11_0_get_dpm_ultimate_freq(ptr noundef, i32 noundef, ptr noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local void @smu_cmn_init_soft_gpu_metrics(ptr noundef, i8 noundef zeroext, i8 noundef zeroext) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @smu_cmn_get_indep_throttler_status(i32 noundef, ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i16 @smu_v11_0_get_current_pcie_link_width(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local zeroext i16 @smu_v11_0_get_current_pcie_link_speed(ptr noundef) local_unnamed_addr #4

; Function Attrs: null_pointer_is_valid
declare dso_local i64 @ktime_get_with_offset(i32 noundef) local_unnamed_addr #4

; Function Attrs: argmemonly nofree nounwind readonly willreturn
declare i32 @bcmp(ptr nocapture, ptr nocapture, i32) local_unnamed_addr #12

; Function Attrs: nocallback nofree nosync nounwind readnone speculatable willreturn
declare i32 @llvm.umin.i32(i32, i32) #2

; Function Attrs: nounwind
declare void @llvm.arm.gnu.eabi.mcount() #13

declare void @__sanitizer_cov_trace_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_const_cmp1(i8 zeroext, i8 zeroext)

declare void @__sanitizer_cov_trace_const_cmp2(i16 zeroext, i16 zeroext)

declare void @__sanitizer_cov_trace_const_cmp4(i32 zeroext, i32 zeroext)

declare void @__sanitizer_cov_trace_switch(i64, ptr)

declare void @__sanitizer_cov_trace_pc()

declare void @__asan_loadN_noabort(i32, i32)

declare void @__asan_load1_noabort(i32)

declare void @__asan_load2_noabort(i32)

declare void @__asan_load4_noabort(i32)

declare void @__asan_load8_noabort(i32)

declare void @__asan_store1_noabort(i32)

declare void @__asan_store2_noabort(i32)

declare void @__asan_store4_noabort(i32)

declare void @__asan_store8_noabort(i32)

declare ptr @memcpy(ptr, ptr, i32)

declare ptr @memset(ptr, i32, i32)

declare void @__asan_register_globals(i32, i32)

declare void @__asan_unregister_globals(i32, i32)

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_ctor() #14 {
  call void @__asan_register_globals(i32 ptrtoint (ptr @0 to i32), i32 1047)
  ret void
}

; Function Attrs: nounwind uwtable(sync)
define internal void @asan.module_dtor() #14 {
  call void @__asan_unregister_globals(i32 ptrtoint (ptr @0 to i32), i32 1047)
  ret void
}

attributes #0 = { nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #1 = { argmemonly nocallback nofree nosync nounwind willreturn }
attributes #2 = { nocallback nofree nosync nounwind readnone speculatable willreturn }
attributes #3 = { argmemonly mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn writeonly uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #4 = { null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #5 = { mustprogress nofree nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #6 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #7 = { mustprogress nofree norecurse nosync nounwind null_pointer_is_valid readnone sanitize_address sspstrong willreturn uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #8 = { nofree norecurse nosync nounwind null_pointer_is_valid sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #9 = { cold null_pointer_is_valid "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #10 = { nofree norecurse nosync nounwind null_pointer_is_valid readonly sanitize_address sspstrong uwtable(sync) "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" "warn-stack-size"="1024" }
attributes #11 = { null_pointer_is_valid allocsize(2) "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="mpcore" "target-features"="+armv6k,+dsp,+soft-float,+strict-align,-aes,-bf16,-d32,-dotprod,-fp-armv8,-fp-armv8d16,-fp-armv8d16sp,-fp-armv8sp,-fp16,-fp16fml,-fp64,-fpregs,-fullfp16,-mve,-mve.fp,-neon,-sha2,-thumb-mode,-vfp2,-vfp2sp,-vfp3,-vfp3d16,-vfp3d16sp,-vfp3sp,-vfp4,-vfp4d16,-vfp4d16sp,-vfp4sp" "use-soft-float"="true" }
attributes #12 = { argmemonly nofree nounwind readonly willreturn }
attributes #13 = { nounwind }
attributes #14 = { nounwind uwtable(sync) "frame-pointer"="all" }
attributes #15 = { nomerge }
attributes #16 = { cold nounwind }
attributes #17 = { nobuiltin }
attributes #18 = { nounwind allocsize(2) }

!llvm.asan.globals = !{!0, !2, !4, !5, !6, !7, !8, !9, !10, !12, !14, !16, !18, !20, !22, !24, !26, !28, !30, !32, !34, !36, !38, !40, !42, !44, !46, !48, !50, !52, !54, !56, !58, !60, !61, !62, !63, !64, !66, !67, !68, !69, !70, !72, !73, !74, !76, !77, !78, !80, !81, !82, !84, !85, !86, !88, !89, !90, !92, !93, !94, !96, !97, !98, !100, !101, !102, !104, !105, !106, !108, !109, !111, !112, !113, !115, !116, !117, !119, !120, !121, !123, !124, !126, !127, !128, !130, !131, !132, !134, !135, !136, !138, !139, !140, !141, !143, !144, !145, !147, !148, !149, !150, !152, !153, !155, !156, !158, !160, !162, !164, !166, !168, !170, !172, !174, !176, !178, !180, !182, !184, !185, !186, !187, !189, !191, !193, !195, !197, !199, !201, !202, !203, !204, !206, !207, !209, !210, !211, !213, !214, !215, !216, !218, !219, !220, !222, !223, !224, !226, !227, !228, !229, !231, !233, !234, !235, !236, !238, !239, !240, !241, !243, !244, !245, !247, !248, !249, !251, !252, !253, !255, !256, !257, !259, !260, !261, !263, !264, !265, !267, !268, !269, !271, !272, !273, !275, !276, !277, !279, !280, !281, !283, !284, !285, !287, !288, !289, !291, !292, !293, !295, !296, !297, !299, !300, !301, !303, !304, !305, !307, !308, !309, !311, !312, !313, !315, !316, !317, !319, !320, !321, !323, !324, !325, !327, !328, !329, !331, !332, !333, !335, !336, !337, !339, !340, !341, !343, !344, !345, !347, !348, !349, !351, !352, !353, !355, !356, !357, !359, !360, !361, !363, !364, !365, !367, !368, !369, !371, !372, !373, !375, !376, !377, !379, !380, !381, !383, !384, !385, !387, !388, !389, !391, !392, !393, !395, !396, !397, !399, !400, !401, !403, !404, !405, !407, !408, !409, !411, !412, !413, !415, !416, !417, !419, !420, !421, !423, !424, !425, !427, !428, !429, !431, !432, !433, !435, !436, !437, !439, !440, !441, !443, !444, !445, !447, !448, !449, !451, !452, !453, !455, !456, !457, !459, !460, !461, !463, !464, !466, !467, !468, !470, !471, !473, !474, !475, !477, !478, !480, !481, !482, !484, !485, !487, !488, !489, !491, !492, !494, !495, !496, !498, !499, !500, !502, !503, !504, !506, !507, !508, !510, !511, !512, !514, !515, !516, !518, !519, !520, !522, !523, !524, !526, !527, !528, !530, !531, !532, !534, !535, !536, !538, !539, !540, !542, !543, !544, !546, !547, !548, !550, !551, !553, !554, !555, !557, !558, !560, !561, !562, !564, !565, !567, !568, !569, !571, !572, !574, !575, !576, !578, !579, !580, !582, !583, !584, !586, !587, !588, !590, !591, !592, !594, !595, !596, !598, !599, !600, !602, !603, !604, !606, !607, !608, !610, !611, !612, !614, !615, !616, !618, !619, !620, !622, !623, !624, !626, !627, !628, !630, !631, !632, !634, !635, !636, !638, !639, !640, !642, !643, !644, !646, !647, !648, !650, !651, !652, !654, !655, !656, !658, !659, !660, !662, !663, !664, !666, !667, !668, !670, !671, !672, !674, !675, !676, !678, !679, !680, !682, !683, !684, !686, !687, !688, !690, !691, !693, !694, !695, !697, !698, !699, !701, !702, !703, !705, !706, !707, !709, !710, !711, !713, !714, !716, !717, !718, !720, !721, !722, !724, !725, !726, !728, !729, !730, !732, !733, !735, !736, !738, !739, !740, !742, !743, !744, !746, !747, !748, !750, !751, !753, !754, !755, !757, !758, !760, !761, !762, !764, !765, !767, !768, !769, !771, !772, !773, !775, !776, !777, !779, !780, !782, !783, !784, !786, !787, !788, !790, !791, !792, !794, !795, !796, !798, !799, !800, !802, !803, !804, !806, !807, !808, !810, !811, !812, !814, !815, !816, !818, !819, !820, !822, !823, !824, !826, !827, !828, !830, !831, !832, !834, !835, !836, !838, !839, !840, !842, !843, !844, !846, !847, !848, !850, !851, !852, !854, !855, !856, !858, !859, !860, !862, !863, !864, !866, !867, !868, !870, !871, !872, !874, !875, !876, !878, !879, !880, !882, !883, !884, !886, !887, !888, !890, !891, !892, !894, !895, !896, !898, !899, !900, !902, !903, !904, !906, !907, !908, !910, !911, !912, !914, !915, !916, !918, !919, !920, !922, !923, !924, !926, !927, !928, !930, !931, !932, !934, !935, !936, !938, !939, !940, !942, !943, !944, !946, !947, !948, !950, !951, !952, !954, !955, !956, !958, !959, !960, !962, !963, !965, !966, !967, !969, !970, !971, !973, !974, !975, !977, !978, !979, !981, !982, !983, !985, !986, !987, !989, !990, !991, !993, !994, !995, !997, !998, !999, !1001, !1002, !1003, !1005, !1006, !1007, !1009, !1010, !1011, !1013, !1014, !1015, !1017, !1018, !1019, !1021, !1022, !1023, !1025, !1026, !1027, !1029, !1030, !1031, !1033, !1034, !1035, !1037, !1038, !1039, !1041, !1042, !1043, !1045, !1046, !1047, !1049, !1050, !1051, !1053, !1054, !1055, !1057, !1058, !1059, !1061, !1062, !1063, !1065, !1066, !1067, !1069, !1070, !1071, !1073, !1074, !1075, !1077, !1078, !1079, !1081, !1082, !1083, !1085, !1086, !1087, !1089, !1090, !1091, !1093, !1094, !1095, !1097, !1098, !1099, !1101, !1102, !1103, !1105, !1106, !1107, !1109, !1110, !1111, !1113, !1114, !1115, !1117, !1118, !1119, !1121, !1122, !1123, !1125, !1126, !1127, !1129, !1130, !1131, !1133, !1134, !1135, !1137, !1138, !1139, !1141, !1142, !1143, !1145, !1146, !1147, !1149, !1150, !1151, !1153, !1154, !1155, !1157, !1158, !1159, !1161, !1162, !1163, !1165, !1166, !1167, !1169, !1170, !1171, !1173, !1174, !1175, !1177, !1178, !1179, !1181, !1182, !1183, !1185, !1186, !1187, !1189, !1190, !1191, !1193, !1194, !1195, !1197, !1198, !1199, !1201, !1202, !1203, !1205, !1206, !1207, !1209, !1210, !1211, !1213, !1214, !1215, !1217, !1218, !1219, !1221, !1222, !1223, !1225, !1226, !1227, !1229, !1230, !1231, !1233, !1234, !1235, !1237, !1238, !1239, !1241, !1242, !1243, !1245, !1246, !1247, !1249, !1250, !1251, !1253, !1254, !1255, !1257, !1258, !1259, !1261, !1262, !1263, !1265, !1266, !1267, !1269, !1270, !1271, !1273, !1274, !1275, !1277, !1278, !1279, !1281, !1282, !1283, !1285, !1286, !1287, !1289, !1290, !1291, !1293, !1294, !1295, !1297, !1298, !1299, !1301, !1302, !1303, !1305, !1306, !1307, !1309, !1310, !1311, !1313, !1314, !1315, !1317, !1318, !1319, !1321, !1322, !1323, !1325, !1326, !1327, !1329, !1330, !1332, !1333, !1334, !1336, !1337, !1339, !1340, !1341, !1343, !1344, !1346, !1347, !1348, !1350, !1351, !1353, !1354, !1355, !1357, !1358, !1359, !1361, !1362, !1363, !1365, !1366, !1367, !1369, !1370, !1371, !1373, !1374, !1375, !1377, !1378, !1379, !1381, !1382, !1383, !1385, !1386, !1387, !1389, !1390, !1391, !1393, !1394, !1395, !1397, !1398, !1399, !1401, !1402, !1403, !1405, !1406, !1407, !1409, !1410, !1411, !1413, !1414, !1415, !1417, !1418, !1419, !1421, !1422, !1423, !1425, !1426, !1427, !1429, !1430, !1431, !1433, !1434, !1435, !1437, !1438, !1439, !1441, !1442, !1443, !1445, !1446, !1447, !1449, !1450, !1452, !1453, !1455, !1456, !1458, !1459, !1461, !1462, !1464, !1465, !1467, !1468, !1470, !1471, !1473, !1474, !1476, !1477, !1479, !1480, !1482, !1483, !1485, !1486, !1488, !1489, !1491, !1492, !1494, !1495, !1497, !1498, !1500, !1501, !1503, !1504, !1506, !1507, !1509, !1510, !1512, !1513, !1515, !1516, !1518, !1519, !1521, !1522, !1524, !1525, !1527, !1528, !1530, !1531, !1533, !1534, !1536, !1537, !1539, !1540, !1542, !1543, !1545, !1546, !1548, !1549, !1551, !1552, !1554, !1555, !1557, !1558, !1560, !1561, !1563, !1564, !1566, !1567, !1569, !1570, !1572, !1573, !1575, !1576, !1578, !1579, !1581, !1582, !1584, !1585, !1587, !1588, !1590, !1591, !1593, !1594, !1596, !1597, !1599, !1600, !1602, !1603, !1605, !1606, !1608, !1609, !1611, !1612, !1614, !1615, !1617, !1618, !1620, !1621, !1623, !1624, !1626, !1627, !1629, !1630, !1632, !1633, !1635, !1636, !1638, !1639, !1641, !1642, !1644, !1645, !1647, !1648, !1650, !1651, !1653, !1654, !1656, !1657, !1659, !1660, !1662, !1663, !1665, !1666, !1668, !1669, !1671, !1672, !1674, !1675, !1677, !1678, !1680, !1681, !1683, !1684, !1686, !1687, !1689, !1690, !1692, !1693, !1695, !1696, !1698, !1699, !1701, !1702, !1704, !1705, !1707, !1708, !1710, !1711, !1713, !1714, !1716, !1717, !1719, !1720, !1722, !1723, !1725, !1726, !1728, !1729, !1731, !1732, !1734, !1735, !1737, !1738, !1740, !1741, !1743, !1744, !1746, !1747, !1749, !1750, !1752, !1753, !1755, !1756, !1758, !1759, !1761, !1762, !1764, !1765, !1767, !1768, !1770, !1771, !1773, !1774, !1776, !1777, !1779, !1780, !1782, !1783, !1785, !1786, !1788, !1789, !1791, !1792, !1794, !1795, !1797, !1798, !1800, !1801, !1803, !1804, !1806, !1807, !1809, !1810, !1812, !1813, !1815, !1816, !1818, !1819, !1821, !1822, !1824, !1825, !1827, !1828, !1830, !1831, !1833, !1834, !1836, !1837, !1839, !1840, !1842, !1843, !1845, !1846, !1848, !1849, !1851, !1852, !1854, !1855, !1857, !1858, !1860, !1861, !1863, !1864, !1866, !1867, !1869, !1870, !1872, !1873, !1875, !1876, !1878, !1879, !1881, !1882, !1884, !1885, !1887, !1888, !1890, !1891, !1893, !1894, !1896, !1897, !1899, !1900, !1902, !1903, !1905, !1906, !1908, !1909, !1911, !1912, !1914, !1915, !1917, !1918, !1920, !1921, !1923, !1924, !1926, !1927, !1929, !1930, !1932, !1933, !1935, !1936, !1938, !1939, !1941, !1942, !1944, !1945, !1947, !1948, !1950, !1951, !1953, !1954, !1956, !1957, !1959, !1960, !1962, !1963, !1965, !1966, !1968, !1969, !1971, !1972, !1974, !1975, !1977, !1978, !1980, !1981, !1983, !1984, !1986, !1987, !1989, !1990, !1992, !1993, !1995, !1996, !1998, !1999, !2001, !2002, !2004, !2005, !2007, !2008, !2010, !2011, !2013, !2014, !2016, !2017, !2019, !2020, !2022, !2023, !2025, !2026, !2028, !2029, !2031, !2032, !2034, !2035, !2037, !2038, !2040, !2041, !2043, !2044, !2046, !2047, !2049, !2050, !2052, !2053, !2055, !2056, !2058, !2059, !2061, !2062, !2064, !2065, !2067, !2068, !2070, !2071, !2073, !2074, !2076, !2077, !2079, !2080, !2082, !2083, !2085, !2086, !2088, !2089, !2091, !2092, !2094, !2095, !2097, !2098, !2100, !2101, !2103, !2104, !2106, !2107, !2109, !2110, !2112, !2113, !2115, !2116, !2118, !2119, !2121, !2122, !2124, !2125, !2127, !2128, !2130, !2131, !2133, !2134, !2136, !2137, !2139, !2140, !2142, !2143, !2145, !2146, !2148, !2149, !2151, !2152, !2154, !2155, !2157, !2158, !2160, !2161, !2163, !2164, !2166, !2167, !2169, !2170, !2172, !2173, !2175, !2176, !2178, !2179, !2181, !2182, !2184, !2185, !2187, !2188, !2190, !2191, !2193, !2194, !2196, !2197, !2199, !2200, !2202, !2203, !2205, !2206, !2208, !2209, !2211, !2212, !2214, !2215, !2217, !2218, !2220, !2221, !2223, !2224, !2226, !2227, !2229, !2230, !2232, !2233, !2235, !2236, !2238, !2239, !2241, !2242, !2244, !2245, !2247, !2248, !2250, !2251, !2253, !2254, !2256, !2257, !2259, !2260, !2262, !2263, !2265, !2266, !2268, !2269, !2271, !2272, !2274, !2275, !2277, !2278, !2280, !2281, !2283, !2284, !2286, !2287, !2289, !2290, !2292, !2293, !2295, !2296, !2298, !2299, !2301, !2302, !2304, !2305, !2307, !2308, !2310, !2311, !2313, !2314, !2316, !2317, !2319, !2320, !2322, !2323, !2325, !2326, !2328, !2329, !2331, !2332, !2334, !2335, !2337, !2338, !2340, !2341, !2343, !2344, !2346, !2347, !2349, !2350, !2352, !2353, !2355, !2356, !2357, !2359, !2361, !2363, !2365, !2367, !2368, !2370, !2371, !2372, !2373, !2375, !2377, !2379, !2381, !2383, !2385, !2387}
!llvm.module.flags = !{!2389, !2390, !2391, !2392, !2393, !2394, !2395, !2396}
!llvm.ident = !{!2397}

!0 = !{ptr @sienna_cichlid_ppt_funcs, !1, !"sienna_cichlid_ppt_funcs", i1 false, i1 false}
!1 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3904, i32 35}
!2 = !{ptr @.str, !3, !"<string literal>", i1 false, i1 false}
!3 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2187, i32 3}
!4 = !{ptr @.str.1, !3, !"<string literal>", i1 false, i1 false}
!5 = !{ptr @.str.2, !3, !"<string literal>", i1 false, i1 false}
!6 = !{ptr @.str.3, !3, !"<string literal>", i1 false, i1 false}
!7 = !{ptr @.str.4, !3, !"<string literal>", i1 false, i1 false}
!8 = !{ptr @sienna_cichlid_run_btc._entry, !3, !"_entry", i1 false, i1 false}
!9 = !{ptr @sienna_cichlid_run_btc._entry_ptr, !3, !"_entry_ptr", i1 false, i1 false}
!10 = !{ptr @.str.5, !11, !"<string literal>", i1 false, i1 false}
!11 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1083, i32 38}
!12 = !{ptr @.str.6, !13, !"<string literal>", i1 false, i1 false}
!13 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1084, i32 28}
!14 = !{ptr @.str.7, !15, !"<string literal>", i1 false, i1 false}
!15 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1084, i32 34}
!16 = !{ptr @.str.8, !17, !"<string literal>", i1 false, i1 false}
!17 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1116, i32 37}
!18 = !{ptr @.str.9, !19, !"<string literal>", i1 false, i1 false}
!19 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1117, i32 62}
!20 = !{ptr @.str.10, !21, !"<string literal>", i1 false, i1 false}
!21 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1118, i32 62}
!22 = !{ptr @.str.11, !23, !"<string literal>", i1 false, i1 false}
!23 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1119, i32 62}
!24 = !{ptr @.str.12, !25, !"<string literal>", i1 false, i1 false}
!25 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1120, i32 62}
!26 = !{ptr @.str.13, !27, !"<string literal>", i1 false, i1 false}
!27 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1121, i32 63}
!28 = !{ptr @.str.14, !29, !"<string literal>", i1 false, i1 false}
!29 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1122, i32 63}
!30 = !{ptr @.str.15, !31, !"<string literal>", i1 false, i1 false}
!31 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1123, i32 63}
!32 = !{ptr @.str.16, !33, !"<string literal>", i1 false, i1 false}
!33 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1124, i32 63}
!34 = !{ptr @.str.17, !35, !"<string literal>", i1 false, i1 false}
!35 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1125, i32 63}
!36 = !{ptr @.str.18, !37, !"<string literal>", i1 false, i1 false}
!37 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1126, i32 63}
!38 = !{ptr @.str.19, !39, !"<string literal>", i1 false, i1 false}
!39 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1139, i32 36}
!40 = !{ptr @.str.20, !41, !"<string literal>", i1 false, i1 false}
!41 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1140, i32 36}
!42 = !{ptr @.str.21, !43, !"<string literal>", i1 false, i1 false}
!43 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1150, i32 36}
!44 = !{ptr @.str.22, !45, !"<string literal>", i1 false, i1 false}
!45 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1151, i32 36}
!46 = !{ptr @.str.23, !47, !"<string literal>", i1 false, i1 false}
!47 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1167, i32 36}
!48 = !{ptr @.str.24, !49, !"<string literal>", i1 false, i1 false}
!49 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1168, i32 36}
!50 = !{ptr @.str.25, !51, !"<string literal>", i1 false, i1 false}
!51 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1175, i32 36}
!52 = !{ptr @.str.26, !53, !"<string literal>", i1 false, i1 false}
!53 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1175, i32 45}
!54 = !{ptr @.str.27, !55, !"<string literal>", i1 false, i1 false}
!55 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1182, i32 37}
!56 = !{ptr @.str.28, !57, !"<string literal>", i1 false, i1 false}
!57 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1191, i32 37}
!58 = !{ptr @.str.29, !59, !"<string literal>", i1 false, i1 false}
!59 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1246, i32 3}
!60 = !{ptr @.str.30, !59, !"<string literal>", i1 false, i1 false}
!61 = !{ptr @.str.31, !59, !"<string literal>", i1 false, i1 false}
!62 = !{ptr @sienna_cichlid_force_clk_levels._entry, !59, !"_entry", i1 false, i1 false}
!63 = !{ptr @sienna_cichlid_force_clk_levels._entry_ptr, !59, !"_entry_ptr", i1 false, i1 false}
!64 = !{ptr @.str.32, !65, !"<string literal>", i1 false, i1 false}
!65 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2011, i32 3}
!66 = !{ptr @.str.33, !65, !"<string literal>", i1 false, i1 false}
!67 = !{ptr @.str.34, !65, !"<string literal>", i1 false, i1 false}
!68 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry, !65, !"_entry", i1 false, i1 false}
!69 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr, !65, !"_entry_ptr", i1 false, i1 false}
!70 = !{ptr @.str.36, !71, !"<string literal>", i1 false, i1 false}
!71 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2016, i32 3}
!72 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.35, !71, !"_entry", i1 false, i1 false}
!73 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.37, !71, !"_entry_ptr", i1 false, i1 false}
!74 = !{ptr @.str.39, !75, !"<string literal>", i1 false, i1 false}
!75 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2021, i32 3}
!76 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.38, !75, !"_entry", i1 false, i1 false}
!77 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.40, !75, !"_entry_ptr", i1 false, i1 false}
!78 = !{ptr @.str.42, !79, !"<string literal>", i1 false, i1 false}
!79 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2029, i32 4}
!80 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.41, !79, !"_entry", i1 false, i1 false}
!81 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.43, !79, !"_entry_ptr", i1 false, i1 false}
!82 = !{ptr @.str.45, !83, !"<string literal>", i1 false, i1 false}
!83 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2035, i32 5}
!84 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.44, !83, !"_entry", i1 false, i1 false}
!85 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.46, !83, !"_entry_ptr", i1 false, i1 false}
!86 = !{ptr @.str.48, !87, !"<string literal>", i1 false, i1 false}
!87 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2042, i32 6}
!88 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.47, !87, !"_entry", i1 false, i1 false}
!89 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.49, !87, !"_entry_ptr", i1 false, i1 false}
!90 = !{ptr @.str.51, !91, !"<string literal>", i1 false, i1 false}
!91 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2053, i32 6}
!92 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.50, !91, !"_entry", i1 false, i1 false}
!93 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.52, !91, !"_entry_ptr", i1 false, i1 false}
!94 = !{ptr @.str.54, !95, !"<string literal>", i1 false, i1 false}
!95 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2063, i32 5}
!96 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.53, !95, !"_entry", i1 false, i1 false}
!97 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.55, !95, !"_entry_ptr", i1 false, i1 false}
!98 = !{ptr @.str.57, !99, !"<string literal>", i1 false, i1 false}
!99 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2064, i32 5}
!100 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.56, !99, !"_entry", i1 false, i1 false}
!101 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.58, !99, !"_entry_ptr", i1 false, i1 false}
!102 = !{ptr @.str.60, !103, !"<string literal>", i1 false, i1 false}
!103 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2079, i32 4}
!104 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.59, !103, !"_entry", i1 false, i1 false}
!105 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.61, !103, !"_entry_ptr", i1 false, i1 false}
!106 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.62, !107, !"_entry", i1 false, i1 false}
!107 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2085, i32 5}
!108 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.63, !107, !"_entry_ptr", i1 false, i1 false}
!109 = !{ptr @.str.65, !110, !"<string literal>", i1 false, i1 false}
!110 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2092, i32 6}
!111 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.64, !110, !"_entry", i1 false, i1 false}
!112 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.66, !110, !"_entry_ptr", i1 false, i1 false}
!113 = !{ptr @.str.68, !114, !"<string literal>", i1 false, i1 false}
!114 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2103, i32 6}
!115 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.67, !114, !"_entry", i1 false, i1 false}
!116 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.69, !114, !"_entry_ptr", i1 false, i1 false}
!117 = !{ptr @.str.71, !118, !"<string literal>", i1 false, i1 false}
!118 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2113, i32 5}
!119 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.70, !118, !"_entry", i1 false, i1 false}
!120 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.72, !118, !"_entry_ptr", i1 false, i1 false}
!121 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.73, !122, !"_entry", i1 false, i1 false}
!122 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2114, i32 5}
!123 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.74, !122, !"_entry_ptr", i1 false, i1 false}
!124 = !{ptr @.str.76, !125, !"<string literal>", i1 false, i1 false}
!125 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2138, i32 5}
!126 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.75, !125, !"_entry", i1 false, i1 false}
!127 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.77, !125, !"_entry_ptr", i1 false, i1 false}
!128 = !{ptr @.str.79, !129, !"<string literal>", i1 false, i1 false}
!129 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2153, i32 4}
!130 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.78, !129, !"_entry", i1 false, i1 false}
!131 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.80, !129, !"_entry_ptr", i1 false, i1 false}
!132 = !{ptr @.str.82, !133, !"<string literal>", i1 false, i1 false}
!133 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2164, i32 4}
!134 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry.81, !133, !"_entry", i1 false, i1 false}
!135 = !{ptr @sienna_cichlid_od_edit_dpm_table._entry_ptr.83, !133, !"_entry_ptr", i1 false, i1 false}
!136 = !{ptr @.str.84, !137, !"<string literal>", i1 false, i1 false}
!137 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1982, i32 3}
!138 = !{ptr @.str.85, !137, !"<string literal>", i1 false, i1 false}
!139 = !{ptr @sienna_cichlid_od_setting_check_range._entry, !137, !"_entry", i1 false, i1 false}
!140 = !{ptr @sienna_cichlid_od_setting_check_range._entry_ptr, !137, !"_entry_ptr", i1 false, i1 false}
!141 = !{ptr @.str.87, !142, !"<string literal>", i1 false, i1 false}
!142 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1987, i32 3}
!143 = !{ptr @sienna_cichlid_od_setting_check_range._entry.86, !142, !"_entry", i1 false, i1 false}
!144 = !{ptr @sienna_cichlid_od_setting_check_range._entry_ptr.88, !142, !"_entry_ptr", i1 false, i1 false}
!145 = !{ptr @.str.89, !146, !"<string literal>", i1 false, i1 false}
!146 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1932, i32 2}
!147 = !{ptr @.str.90, !146, !"<string literal>", i1 false, i1 false}
!148 = !{ptr @.str.91, !146, !"<string literal>", i1 false, i1 false}
!149 = !{ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug344, !146, !"__UNIQUE_ID_ddebug344", i1 false, i1 false}
!150 = !{ptr @.str.92, !151, !"<string literal>", i1 false, i1 false}
!151 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1934, i32 2}
!152 = !{ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug345, !151, !"__UNIQUE_ID_ddebug345", i1 false, i1 false}
!153 = !{ptr @.str.93, !154, !"<string literal>", i1 false, i1 false}
!154 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1940, i32 3}
!155 = !{ptr @sienna_cichlid_dump_od_table.__UNIQUE_ID_ddebug346, !154, !"__UNIQUE_ID_ddebug346", i1 false, i1 false}
!156 = !{ptr @.str.94, !157, !"<string literal>", i1 false, i1 false}
!157 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1399, i32 4}
!158 = !{ptr @.str.95, !159, !"<string literal>", i1 false, i1 false}
!159 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1400, i32 4}
!160 = !{ptr @.str.96, !161, !"<string literal>", i1 false, i1 false}
!161 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1401, i32 4}
!162 = !{ptr @.str.97, !163, !"<string literal>", i1 false, i1 false}
!163 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1402, i32 4}
!164 = !{ptr @.str.98, !165, !"<string literal>", i1 false, i1 false}
!165 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1403, i32 4}
!166 = !{ptr @.str.99, !167, !"<string literal>", i1 false, i1 false}
!167 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1404, i32 4}
!168 = !{ptr @.str.100, !169, !"<string literal>", i1 false, i1 false}
!169 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1405, i32 4}
!170 = !{ptr @.str.101, !171, !"<string literal>", i1 false, i1 false}
!171 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1406, i32 4}
!172 = !{ptr @.str.102, !173, !"<string literal>", i1 false, i1 false}
!173 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1407, i32 4}
!174 = !{ptr @.str.103, !175, !"<string literal>", i1 false, i1 false}
!175 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1408, i32 4}
!176 = !{ptr @.str.104, !177, !"<string literal>", i1 false, i1 false}
!177 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1409, i32 4}
!178 = distinct !{null, !179, !"title", i1 false, i1 false}
!179 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1398, i32 21}
!180 = !{ptr @.str.105, !181, !"<string literal>", i1 false, i1 false}
!181 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1415, i32 35}
!182 = !{ptr @.str.106, !183, !"<string literal>", i1 false, i1 false}
!183 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1431, i32 4}
!184 = !{ptr @.str.107, !183, !"<string literal>", i1 false, i1 false}
!185 = !{ptr @sienna_cichlid_get_power_profile_mode._entry, !183, !"_entry", i1 false, i1 false}
!186 = !{ptr @sienna_cichlid_get_power_profile_mode._entry_ptr, !183, !"_entry_ptr", i1 false, i1 false}
!187 = !{ptr @.str.108, !188, !"<string literal>", i1 false, i1 false}
!188 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1435, i32 36}
!189 = !{ptr @.str.109, !190, !"<string literal>", i1 false, i1 false}
!190 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1436, i32 73}
!191 = !{ptr @.str.110, !192, !"<string literal>", i1 false, i1 false}
!192 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1438, i32 36}
!193 = !{ptr @.str.111, !194, !"<string literal>", i1 false, i1 false}
!194 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1441, i32 4}
!195 = !{ptr @.str.112, !196, !"<string literal>", i1 false, i1 false}
!196 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1455, i32 4}
!197 = !{ptr @.str.113, !198, !"<string literal>", i1 false, i1 false}
!198 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1469, i32 4}
!199 = !{ptr @.str.114, !200, !"<string literal>", i1 false, i1 false}
!200 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1495, i32 3}
!201 = !{ptr @.str.115, !200, !"<string literal>", i1 false, i1 false}
!202 = !{ptr @sienna_cichlid_set_power_profile_mode._entry, !200, !"_entry", i1 false, i1 false}
!203 = !{ptr @sienna_cichlid_set_power_profile_mode._entry_ptr, !200, !"_entry_ptr", i1 false, i1 false}
!204 = !{ptr @sienna_cichlid_set_power_profile_mode._entry.116, !205, !"_entry", i1 false, i1 false}
!205 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1505, i32 4}
!206 = !{ptr @sienna_cichlid_set_power_profile_mode._entry_ptr.117, !205, !"_entry_ptr", i1 false, i1 false}
!207 = !{ptr @.str.119, !208, !"<string literal>", i1 false, i1 false}
!208 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1549, i32 4}
!209 = !{ptr @sienna_cichlid_set_power_profile_mode._entry.118, !208, !"_entry", i1 false, i1 false}
!210 = !{ptr @sienna_cichlid_set_power_profile_mode._entry_ptr.120, !208, !"_entry_ptr", i1 false, i1 false}
!211 = !{ptr @.str.121, !212, !"<string literal>", i1 false, i1 false}
!212 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1588, i32 6}
!213 = !{ptr @.str.122, !212, !"<string literal>", i1 false, i1 false}
!214 = !{ptr @sienna_cichlid_notify_smc_display_config._entry, !212, !"_entry", i1 false, i1 false}
!215 = !{ptr @sienna_cichlid_notify_smc_display_config._entry_ptr, !212, !"_entry_ptr", i1 false, i1 false}
!216 = !{ptr @.str.124, !217, !"<string literal>", i1 false, i1 false}
!217 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1593, i32 4}
!218 = !{ptr @sienna_cichlid_notify_smc_display_config._entry.123, !217, !"_entry", i1 false, i1 false}
!219 = !{ptr @sienna_cichlid_notify_smc_display_config._entry_ptr.125, !217, !"_entry_ptr", i1 false, i1 false}
!220 = !{ptr @.str.127, !221, !"<string literal>", i1 false, i1 false}
!221 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1600, i32 4}
!222 = !{ptr @sienna_cichlid_notify_smc_display_config._entry.126, !221, !"_entry", i1 false, i1 false}
!223 = !{ptr @sienna_cichlid_notify_smc_display_config._entry_ptr.128, !221, !"_entry_ptr", i1 false, i1 false}
!224 = !{ptr @.str.129, !225, !"<string literal>", i1 false, i1 false}
!225 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1655, i32 4}
!226 = !{ptr @.str.130, !225, !"<string literal>", i1 false, i1 false}
!227 = !{ptr @sienna_cichlid_set_watermarks_table._entry, !225, !"_entry", i1 false, i1 false}
!228 = !{ptr @sienna_cichlid_set_watermarks_table._entry_ptr, !225, !"_entry_ptr", i1 false, i1 false}
!229 = !{ptr @smu11_thermal_policy, !230, !"smu11_thermal_policy", i1 false, i1 false}
!230 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/inc/smu_v11_0.h", i32 70, i32 45}
!231 = !{ptr @.str.131, !232, !"<string literal>", i1 false, i1 false}
!232 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1964, i32 3}
!233 = !{ptr @.str.132, !232, !"<string literal>", i1 false, i1 false}
!234 = !{ptr @sienna_cichlid_set_default_od_settings._entry, !232, !"_entry", i1 false, i1 false}
!235 = !{ptr @sienna_cichlid_set_default_od_settings._entry_ptr, !232, !"_entry_ptr", i1 false, i1 false}
!236 = !{ptr @.str.133, !237, !"<string literal>", i1 false, i1 false}
!237 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2877, i32 2}
!238 = !{ptr @.str.134, !237, !"<string literal>", i1 false, i1 false}
!239 = !{ptr @sienna_cichlid_dump_pptable._entry, !237, !"_entry", i1 false, i1 false}
!240 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr, !237, !"_entry_ptr", i1 false, i1 false}
!241 = !{ptr @.str.136, !242, !"<string literal>", i1 false, i1 false}
!242 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2879, i32 2}
!243 = !{ptr @sienna_cichlid_dump_pptable._entry.135, !242, !"_entry", i1 false, i1 false}
!244 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.137, !242, !"_entry_ptr", i1 false, i1 false}
!245 = !{ptr @.str.139, !246, !"<string literal>", i1 false, i1 false}
!246 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2880, i32 2}
!247 = !{ptr @sienna_cichlid_dump_pptable._entry.138, !246, !"_entry", i1 false, i1 false}
!248 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.140, !246, !"_entry_ptr", i1 false, i1 false}
!249 = !{ptr @.str.142, !250, !"<string literal>", i1 false, i1 false}
!250 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2881, i32 2}
!251 = !{ptr @sienna_cichlid_dump_pptable._entry.141, !250, !"_entry", i1 false, i1 false}
!252 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.143, !250, !"_entry_ptr", i1 false, i1 false}
!253 = !{ptr @.str.145, !254, !"<string literal>", i1 false, i1 false}
!254 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2884, i32 3}
!255 = !{ptr @sienna_cichlid_dump_pptable._entry.144, !254, !"_entry", i1 false, i1 false}
!256 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.146, !254, !"_entry_ptr", i1 false, i1 false}
!257 = !{ptr @.str.148, !258, !"<string literal>", i1 false, i1 false}
!258 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2885, i32 3}
!259 = !{ptr @sienna_cichlid_dump_pptable._entry.147, !258, !"_entry", i1 false, i1 false}
!260 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.149, !258, !"_entry_ptr", i1 false, i1 false}
!261 = !{ptr @.str.151, !262, !"<string literal>", i1 false, i1 false}
!262 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2886, i32 3}
!263 = !{ptr @sienna_cichlid_dump_pptable._entry.150, !262, !"_entry", i1 false, i1 false}
!264 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.152, !262, !"_entry_ptr", i1 false, i1 false}
!265 = !{ptr @.str.154, !266, !"<string literal>", i1 false, i1 false}
!266 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2887, i32 3}
!267 = !{ptr @sienna_cichlid_dump_pptable._entry.153, !266, !"_entry", i1 false, i1 false}
!268 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.155, !266, !"_entry_ptr", i1 false, i1 false}
!269 = !{ptr @.str.157, !270, !"<string literal>", i1 false, i1 false}
!270 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2891, i32 3}
!271 = !{ptr @sienna_cichlid_dump_pptable._entry.156, !270, !"_entry", i1 false, i1 false}
!272 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.158, !270, !"_entry_ptr", i1 false, i1 false}
!273 = !{ptr @.str.160, !274, !"<string literal>", i1 false, i1 false}
!274 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2892, i32 3}
!275 = !{ptr @sienna_cichlid_dump_pptable._entry.159, !274, !"_entry", i1 false, i1 false}
!276 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.161, !274, !"_entry_ptr", i1 false, i1 false}
!277 = !{ptr @.str.163, !278, !"<string literal>", i1 false, i1 false}
!278 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2896, i32 3}
!279 = !{ptr @sienna_cichlid_dump_pptable._entry.162, !278, !"_entry", i1 false, i1 false}
!280 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.164, !278, !"_entry_ptr", i1 false, i1 false}
!281 = !{ptr @.str.166, !282, !"<string literal>", i1 false, i1 false}
!282 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2899, i32 2}
!283 = !{ptr @sienna_cichlid_dump_pptable._entry.165, !282, !"_entry", i1 false, i1 false}
!284 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.167, !282, !"_entry_ptr", i1 false, i1 false}
!285 = !{ptr @.str.169, !286, !"<string literal>", i1 false, i1 false}
!286 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2900, i32 2}
!287 = !{ptr @sienna_cichlid_dump_pptable._entry.168, !286, !"_entry", i1 false, i1 false}
!288 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.170, !286, !"_entry_ptr", i1 false, i1 false}
!289 = !{ptr @.str.172, !290, !"<string literal>", i1 false, i1 false}
!290 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2901, i32 2}
!291 = !{ptr @sienna_cichlid_dump_pptable._entry.171, !290, !"_entry", i1 false, i1 false}
!292 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.173, !290, !"_entry_ptr", i1 false, i1 false}
!293 = !{ptr @.str.175, !294, !"<string literal>", i1 false, i1 false}
!294 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2902, i32 2}
!295 = !{ptr @sienna_cichlid_dump_pptable._entry.174, !294, !"_entry", i1 false, i1 false}
!296 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.176, !294, !"_entry_ptr", i1 false, i1 false}
!297 = !{ptr @.str.178, !298, !"<string literal>", i1 false, i1 false}
!298 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2903, i32 2}
!299 = !{ptr @sienna_cichlid_dump_pptable._entry.177, !298, !"_entry", i1 false, i1 false}
!300 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.179, !298, !"_entry_ptr", i1 false, i1 false}
!301 = !{ptr @.str.181, !302, !"<string literal>", i1 false, i1 false}
!302 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2905, i32 2}
!303 = !{ptr @sienna_cichlid_dump_pptable._entry.180, !302, !"_entry", i1 false, i1 false}
!304 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.182, !302, !"_entry_ptr", i1 false, i1 false}
!305 = !{ptr @.str.184, !306, !"<string literal>", i1 false, i1 false}
!306 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2907, i32 3}
!307 = !{ptr @sienna_cichlid_dump_pptable._entry.183, !306, !"_entry", i1 false, i1 false}
!308 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.185, !306, !"_entry_ptr", i1 false, i1 false}
!309 = !{ptr @.str.187, !310, !"<string literal>", i1 false, i1 false}
!310 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2908, i32 3}
!311 = !{ptr @sienna_cichlid_dump_pptable._entry.186, !310, !"_entry", i1 false, i1 false}
!312 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.188, !310, !"_entry_ptr", i1 false, i1 false}
!313 = !{ptr @.str.190, !314, !"<string literal>", i1 false, i1 false}
!314 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2910, i32 2}
!315 = !{ptr @sienna_cichlid_dump_pptable._entry.189, !314, !"_entry", i1 false, i1 false}
!316 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.191, !314, !"_entry_ptr", i1 false, i1 false}
!317 = !{ptr @.str.193, !318, !"<string literal>", i1 false, i1 false}
!318 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2912, i32 2}
!319 = !{ptr @sienna_cichlid_dump_pptable._entry.192, !318, !"_entry", i1 false, i1 false}
!320 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.194, !318, !"_entry_ptr", i1 false, i1 false}
!321 = !{ptr @.str.196, !322, !"<string literal>", i1 false, i1 false}
!322 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2914, i32 2}
!323 = !{ptr @sienna_cichlid_dump_pptable._entry.195, !322, !"_entry", i1 false, i1 false}
!324 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.197, !322, !"_entry_ptr", i1 false, i1 false}
!325 = !{ptr @.str.199, !326, !"<string literal>", i1 false, i1 false}
!326 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2915, i32 2}
!327 = !{ptr @sienna_cichlid_dump_pptable._entry.198, !326, !"_entry", i1 false, i1 false}
!328 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.200, !326, !"_entry_ptr", i1 false, i1 false}
!329 = !{ptr @.str.202, !330, !"<string literal>", i1 false, i1 false}
!330 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2916, i32 2}
!331 = !{ptr @sienna_cichlid_dump_pptable._entry.201, !330, !"_entry", i1 false, i1 false}
!332 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.203, !330, !"_entry_ptr", i1 false, i1 false}
!333 = !{ptr @.str.205, !334, !"<string literal>", i1 false, i1 false}
!334 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2917, i32 2}
!335 = !{ptr @sienna_cichlid_dump_pptable._entry.204, !334, !"_entry", i1 false, i1 false}
!336 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.206, !334, !"_entry_ptr", i1 false, i1 false}
!337 = !{ptr @.str.208, !338, !"<string literal>", i1 false, i1 false}
!338 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2919, i32 2}
!339 = !{ptr @sienna_cichlid_dump_pptable._entry.207, !338, !"_entry", i1 false, i1 false}
!340 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.209, !338, !"_entry_ptr", i1 false, i1 false}
!341 = !{ptr @.str.211, !342, !"<string literal>", i1 false, i1 false}
!342 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2920, i32 2}
!343 = !{ptr @sienna_cichlid_dump_pptable._entry.210, !342, !"_entry", i1 false, i1 false}
!344 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.212, !342, !"_entry_ptr", i1 false, i1 false}
!345 = !{ptr @.str.214, !346, !"<string literal>", i1 false, i1 false}
!346 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2922, i32 2}
!347 = !{ptr @sienna_cichlid_dump_pptable._entry.213, !346, !"_entry", i1 false, i1 false}
!348 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.215, !346, !"_entry_ptr", i1 false, i1 false}
!349 = !{ptr @.str.217, !350, !"<string literal>", i1 false, i1 false}
!350 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2923, i32 2}
!351 = !{ptr @sienna_cichlid_dump_pptable._entry.216, !350, !"_entry", i1 false, i1 false}
!352 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.218, !350, !"_entry_ptr", i1 false, i1 false}
!353 = !{ptr @.str.220, !354, !"<string literal>", i1 false, i1 false}
!354 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2924, i32 2}
!355 = !{ptr @sienna_cichlid_dump_pptable._entry.219, !354, !"_entry", i1 false, i1 false}
!356 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.221, !354, !"_entry_ptr", i1 false, i1 false}
!357 = !{ptr @.str.223, !358, !"<string literal>", i1 false, i1 false}
!358 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2925, i32 2}
!359 = !{ptr @sienna_cichlid_dump_pptable._entry.222, !358, !"_entry", i1 false, i1 false}
!360 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.224, !358, !"_entry_ptr", i1 false, i1 false}
!361 = !{ptr @.str.226, !362, !"<string literal>", i1 false, i1 false}
!362 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2927, i32 2}
!363 = !{ptr @sienna_cichlid_dump_pptable._entry.225, !362, !"_entry", i1 false, i1 false}
!364 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.227, !362, !"_entry_ptr", i1 false, i1 false}
!365 = !{ptr @.str.229, !366, !"<string literal>", i1 false, i1 false}
!366 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2928, i32 2}
!367 = !{ptr @sienna_cichlid_dump_pptable._entry.228, !366, !"_entry", i1 false, i1 false}
!368 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.230, !366, !"_entry_ptr", i1 false, i1 false}
!369 = !{ptr @.str.232, !370, !"<string literal>", i1 false, i1 false}
!370 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2929, i32 2}
!371 = !{ptr @sienna_cichlid_dump_pptable._entry.231, !370, !"_entry", i1 false, i1 false}
!372 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.233, !370, !"_entry_ptr", i1 false, i1 false}
!373 = !{ptr @.str.235, !374, !"<string literal>", i1 false, i1 false}
!374 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2930, i32 2}
!375 = !{ptr @sienna_cichlid_dump_pptable._entry.234, !374, !"_entry", i1 false, i1 false}
!376 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.236, !374, !"_entry_ptr", i1 false, i1 false}
!377 = !{ptr @.str.238, !378, !"<string literal>", i1 false, i1 false}
!378 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2932, i32 2}
!379 = !{ptr @sienna_cichlid_dump_pptable._entry.237, !378, !"_entry", i1 false, i1 false}
!380 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.239, !378, !"_entry_ptr", i1 false, i1 false}
!381 = !{ptr @.str.241, !382, !"<string literal>", i1 false, i1 false}
!382 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2933, i32 2}
!383 = !{ptr @sienna_cichlid_dump_pptable._entry.240, !382, !"_entry", i1 false, i1 false}
!384 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.242, !382, !"_entry_ptr", i1 false, i1 false}
!385 = !{ptr @.str.244, !386, !"<string literal>", i1 false, i1 false}
!386 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2935, i32 2}
!387 = !{ptr @sienna_cichlid_dump_pptable._entry.243, !386, !"_entry", i1 false, i1 false}
!388 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.245, !386, !"_entry_ptr", i1 false, i1 false}
!389 = !{ptr @.str.247, !390, !"<string literal>", i1 false, i1 false}
!390 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2936, i32 2}
!391 = !{ptr @sienna_cichlid_dump_pptable._entry.246, !390, !"_entry", i1 false, i1 false}
!392 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.248, !390, !"_entry_ptr", i1 false, i1 false}
!393 = !{ptr @.str.250, !394, !"<string literal>", i1 false, i1 false}
!394 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2937, i32 2}
!395 = !{ptr @sienna_cichlid_dump_pptable._entry.249, !394, !"_entry", i1 false, i1 false}
!396 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.251, !394, !"_entry_ptr", i1 false, i1 false}
!397 = !{ptr @.str.253, !398, !"<string literal>", i1 false, i1 false}
!398 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2938, i32 2}
!399 = !{ptr @sienna_cichlid_dump_pptable._entry.252, !398, !"_entry", i1 false, i1 false}
!400 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.254, !398, !"_entry_ptr", i1 false, i1 false}
!401 = !{ptr @.str.256, !402, !"<string literal>", i1 false, i1 false}
!402 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2939, i32 2}
!403 = !{ptr @sienna_cichlid_dump_pptable._entry.255, !402, !"_entry", i1 false, i1 false}
!404 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.257, !402, !"_entry_ptr", i1 false, i1 false}
!405 = !{ptr @.str.259, !406, !"<string literal>", i1 false, i1 false}
!406 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2940, i32 2}
!407 = !{ptr @sienna_cichlid_dump_pptable._entry.258, !406, !"_entry", i1 false, i1 false}
!408 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.260, !406, !"_entry_ptr", i1 false, i1 false}
!409 = !{ptr @.str.262, !410, !"<string literal>", i1 false, i1 false}
!410 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2941, i32 2}
!411 = !{ptr @sienna_cichlid_dump_pptable._entry.261, !410, !"_entry", i1 false, i1 false}
!412 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.263, !410, !"_entry_ptr", i1 false, i1 false}
!413 = !{ptr @.str.265, !414, !"<string literal>", i1 false, i1 false}
!414 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2942, i32 2}
!415 = !{ptr @sienna_cichlid_dump_pptable._entry.264, !414, !"_entry", i1 false, i1 false}
!416 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.266, !414, !"_entry_ptr", i1 false, i1 false}
!417 = !{ptr @.str.268, !418, !"<string literal>", i1 false, i1 false}
!418 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2944, i32 2}
!419 = !{ptr @sienna_cichlid_dump_pptable._entry.267, !418, !"_entry", i1 false, i1 false}
!420 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.269, !418, !"_entry_ptr", i1 false, i1 false}
!421 = !{ptr @.str.271, !422, !"<string literal>", i1 false, i1 false}
!422 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2965, i32 2}
!423 = !{ptr @sienna_cichlid_dump_pptable._entry.270, !422, !"_entry", i1 false, i1 false}
!424 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.272, !422, !"_entry_ptr", i1 false, i1 false}
!425 = !{ptr @.str.274, !426, !"<string literal>", i1 false, i1 false}
!426 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2986, i32 2}
!427 = !{ptr @sienna_cichlid_dump_pptable._entry.273, !426, !"_entry", i1 false, i1 false}
!428 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.275, !426, !"_entry_ptr", i1 false, i1 false}
!429 = !{ptr @.str.277, !430, !"<string literal>", i1 false, i1 false}
!430 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3007, i32 2}
!431 = !{ptr @sienna_cichlid_dump_pptable._entry.276, !430, !"_entry", i1 false, i1 false}
!432 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.278, !430, !"_entry_ptr", i1 false, i1 false}
!433 = !{ptr @.str.280, !434, !"<string literal>", i1 false, i1 false}
!434 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3028, i32 2}
!435 = !{ptr @sienna_cichlid_dump_pptable._entry.279, !434, !"_entry", i1 false, i1 false}
!436 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.281, !434, !"_entry_ptr", i1 false, i1 false}
!437 = !{ptr @.str.283, !438, !"<string literal>", i1 false, i1 false}
!438 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3049, i32 2}
!439 = !{ptr @sienna_cichlid_dump_pptable._entry.282, !438, !"_entry", i1 false, i1 false}
!440 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.284, !438, !"_entry_ptr", i1 false, i1 false}
!441 = !{ptr @.str.286, !442, !"<string literal>", i1 false, i1 false}
!442 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3070, i32 2}
!443 = !{ptr @sienna_cichlid_dump_pptable._entry.285, !442, !"_entry", i1 false, i1 false}
!444 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.287, !442, !"_entry_ptr", i1 false, i1 false}
!445 = !{ptr @.str.289, !446, !"<string literal>", i1 false, i1 false}
!446 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3091, i32 2}
!447 = !{ptr @sienna_cichlid_dump_pptable._entry.288, !446, !"_entry", i1 false, i1 false}
!448 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.290, !446, !"_entry_ptr", i1 false, i1 false}
!449 = !{ptr @.str.292, !450, !"<string literal>", i1 false, i1 false}
!450 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3112, i32 2}
!451 = !{ptr @sienna_cichlid_dump_pptable._entry.291, !450, !"_entry", i1 false, i1 false}
!452 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.293, !450, !"_entry_ptr", i1 false, i1 false}
!453 = !{ptr @.str.295, !454, !"<string literal>", i1 false, i1 false}
!454 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3114, i32 3}
!455 = !{ptr @sienna_cichlid_dump_pptable._entry.294, !454, !"_entry", i1 false, i1 false}
!456 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.296, !454, !"_entry_ptr", i1 false, i1 false}
!457 = !{ptr @.str.298, !458, !"<string literal>", i1 false, i1 false}
!458 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3116, i32 2}
!459 = !{ptr @sienna_cichlid_dump_pptable._entry.297, !458, !"_entry", i1 false, i1 false}
!460 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.299, !458, !"_entry_ptr", i1 false, i1 false}
!461 = !{ptr @sienna_cichlid_dump_pptable._entry.300, !462, !"_entry", i1 false, i1 false}
!462 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3118, i32 3}
!463 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.301, !462, !"_entry_ptr", i1 false, i1 false}
!464 = !{ptr @.str.303, !465, !"<string literal>", i1 false, i1 false}
!465 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3120, i32 2}
!466 = !{ptr @sienna_cichlid_dump_pptable._entry.302, !465, !"_entry", i1 false, i1 false}
!467 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.304, !465, !"_entry_ptr", i1 false, i1 false}
!468 = !{ptr @sienna_cichlid_dump_pptable._entry.305, !469, !"_entry", i1 false, i1 false}
!469 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3122, i32 3}
!470 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.306, !469, !"_entry_ptr", i1 false, i1 false}
!471 = !{ptr @.str.308, !472, !"<string literal>", i1 false, i1 false}
!472 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3124, i32 2}
!473 = !{ptr @sienna_cichlid_dump_pptable._entry.307, !472, !"_entry", i1 false, i1 false}
!474 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.309, !472, !"_entry_ptr", i1 false, i1 false}
!475 = !{ptr @sienna_cichlid_dump_pptable._entry.310, !476, !"_entry", i1 false, i1 false}
!476 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3126, i32 3}
!477 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.311, !476, !"_entry_ptr", i1 false, i1 false}
!478 = !{ptr @.str.313, !479, !"<string literal>", i1 false, i1 false}
!479 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3128, i32 2}
!480 = !{ptr @sienna_cichlid_dump_pptable._entry.312, !479, !"_entry", i1 false, i1 false}
!481 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.314, !479, !"_entry_ptr", i1 false, i1 false}
!482 = !{ptr @sienna_cichlid_dump_pptable._entry.315, !483, !"_entry", i1 false, i1 false}
!483 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3130, i32 3}
!484 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.316, !483, !"_entry_ptr", i1 false, i1 false}
!485 = !{ptr @.str.318, !486, !"<string literal>", i1 false, i1 false}
!486 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3132, i32 2}
!487 = !{ptr @sienna_cichlid_dump_pptable._entry.317, !486, !"_entry", i1 false, i1 false}
!488 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.319, !486, !"_entry_ptr", i1 false, i1 false}
!489 = !{ptr @sienna_cichlid_dump_pptable._entry.320, !490, !"_entry", i1 false, i1 false}
!490 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3134, i32 3}
!491 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.321, !490, !"_entry_ptr", i1 false, i1 false}
!492 = !{ptr @.str.323, !493, !"<string literal>", i1 false, i1 false}
!493 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3136, i32 2}
!494 = !{ptr @sienna_cichlid_dump_pptable._entry.322, !493, !"_entry", i1 false, i1 false}
!495 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.324, !493, !"_entry_ptr", i1 false, i1 false}
!496 = !{ptr @.str.326, !497, !"<string literal>", i1 false, i1 false}
!497 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3137, i32 2}
!498 = !{ptr @sienna_cichlid_dump_pptable._entry.325, !497, !"_entry", i1 false, i1 false}
!499 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.327, !497, !"_entry_ptr", i1 false, i1 false}
!500 = !{ptr @.str.329, !501, !"<string literal>", i1 false, i1 false}
!501 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3138, i32 2}
!502 = !{ptr @sienna_cichlid_dump_pptable._entry.328, !501, !"_entry", i1 false, i1 false}
!503 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.330, !501, !"_entry_ptr", i1 false, i1 false}
!504 = !{ptr @.str.332, !505, !"<string literal>", i1 false, i1 false}
!505 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3139, i32 2}
!506 = !{ptr @sienna_cichlid_dump_pptable._entry.331, !505, !"_entry", i1 false, i1 false}
!507 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.333, !505, !"_entry_ptr", i1 false, i1 false}
!508 = !{ptr @.str.335, !509, !"<string literal>", i1 false, i1 false}
!509 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3140, i32 2}
!510 = !{ptr @sienna_cichlid_dump_pptable._entry.334, !509, !"_entry", i1 false, i1 false}
!511 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.336, !509, !"_entry_ptr", i1 false, i1 false}
!512 = !{ptr @.str.338, !513, !"<string literal>", i1 false, i1 false}
!513 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3141, i32 2}
!514 = !{ptr @sienna_cichlid_dump_pptable._entry.337, !513, !"_entry", i1 false, i1 false}
!515 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.339, !513, !"_entry_ptr", i1 false, i1 false}
!516 = !{ptr @.str.341, !517, !"<string literal>", i1 false, i1 false}
!517 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3142, i32 2}
!518 = !{ptr @sienna_cichlid_dump_pptable._entry.340, !517, !"_entry", i1 false, i1 false}
!519 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.342, !517, !"_entry_ptr", i1 false, i1 false}
!520 = !{ptr @.str.344, !521, !"<string literal>", i1 false, i1 false}
!521 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3143, i32 2}
!522 = !{ptr @sienna_cichlid_dump_pptable._entry.343, !521, !"_entry", i1 false, i1 false}
!523 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.345, !521, !"_entry_ptr", i1 false, i1 false}
!524 = !{ptr @.str.347, !525, !"<string literal>", i1 false, i1 false}
!525 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3144, i32 2}
!526 = !{ptr @sienna_cichlid_dump_pptable._entry.346, !525, !"_entry", i1 false, i1 false}
!527 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.348, !525, !"_entry_ptr", i1 false, i1 false}
!528 = !{ptr @.str.350, !529, !"<string literal>", i1 false, i1 false}
!529 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3146, i32 2}
!530 = !{ptr @sienna_cichlid_dump_pptable._entry.349, !529, !"_entry", i1 false, i1 false}
!531 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.351, !529, !"_entry_ptr", i1 false, i1 false}
!532 = !{ptr @.str.353, !533, !"<string literal>", i1 false, i1 false}
!533 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3148, i32 3}
!534 = !{ptr @sienna_cichlid_dump_pptable._entry.352, !533, !"_entry", i1 false, i1 false}
!535 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.354, !533, !"_entry_ptr", i1 false, i1 false}
!536 = !{ptr @.str.356, !537, !"<string literal>", i1 false, i1 false}
!537 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3150, i32 2}
!538 = !{ptr @sienna_cichlid_dump_pptable._entry.355, !537, !"_entry", i1 false, i1 false}
!539 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.357, !537, !"_entry_ptr", i1 false, i1 false}
!540 = !{ptr @.str.359, !541, !"<string literal>", i1 false, i1 false}
!541 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3151, i32 2}
!542 = !{ptr @sienna_cichlid_dump_pptable._entry.358, !541, !"_entry", i1 false, i1 false}
!543 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.360, !541, !"_entry_ptr", i1 false, i1 false}
!544 = !{ptr @.str.362, !545, !"<string literal>", i1 false, i1 false}
!545 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3153, i32 2}
!546 = !{ptr @sienna_cichlid_dump_pptable._entry.361, !545, !"_entry", i1 false, i1 false}
!547 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.363, !545, !"_entry_ptr", i1 false, i1 false}
!548 = !{ptr @sienna_cichlid_dump_pptable._entry.364, !549, !"_entry", i1 false, i1 false}
!549 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3155, i32 3}
!550 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.365, !549, !"_entry_ptr", i1 false, i1 false}
!551 = !{ptr @.str.367, !552, !"<string literal>", i1 false, i1 false}
!552 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3157, i32 2}
!553 = !{ptr @sienna_cichlid_dump_pptable._entry.366, !552, !"_entry", i1 false, i1 false}
!554 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.368, !552, !"_entry_ptr", i1 false, i1 false}
!555 = !{ptr @sienna_cichlid_dump_pptable._entry.369, !556, !"_entry", i1 false, i1 false}
!556 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3159, i32 3}
!557 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.370, !556, !"_entry_ptr", i1 false, i1 false}
!558 = !{ptr @.str.372, !559, !"<string literal>", i1 false, i1 false}
!559 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3161, i32 2}
!560 = !{ptr @sienna_cichlid_dump_pptable._entry.371, !559, !"_entry", i1 false, i1 false}
!561 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.373, !559, !"_entry_ptr", i1 false, i1 false}
!562 = !{ptr @sienna_cichlid_dump_pptable._entry.374, !563, !"_entry", i1 false, i1 false}
!563 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3163, i32 3}
!564 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.375, !563, !"_entry_ptr", i1 false, i1 false}
!565 = !{ptr @.str.377, !566, !"<string literal>", i1 false, i1 false}
!566 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3165, i32 2}
!567 = !{ptr @sienna_cichlid_dump_pptable._entry.376, !566, !"_entry", i1 false, i1 false}
!568 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.378, !566, !"_entry_ptr", i1 false, i1 false}
!569 = !{ptr @sienna_cichlid_dump_pptable._entry.379, !570, !"_entry", i1 false, i1 false}
!570 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3167, i32 3}
!571 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.380, !570, !"_entry_ptr", i1 false, i1 false}
!572 = !{ptr @.str.382, !573, !"<string literal>", i1 false, i1 false}
!573 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3169, i32 2}
!574 = !{ptr @sienna_cichlid_dump_pptable._entry.381, !573, !"_entry", i1 false, i1 false}
!575 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.383, !573, !"_entry_ptr", i1 false, i1 false}
!576 = !{ptr @.str.385, !577, !"<string literal>", i1 false, i1 false}
!577 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3170, i32 2}
!578 = !{ptr @sienna_cichlid_dump_pptable._entry.384, !577, !"_entry", i1 false, i1 false}
!579 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.386, !577, !"_entry_ptr", i1 false, i1 false}
!580 = !{ptr @.str.388, !581, !"<string literal>", i1 false, i1 false}
!581 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3171, i32 2}
!582 = !{ptr @sienna_cichlid_dump_pptable._entry.387, !581, !"_entry", i1 false, i1 false}
!583 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.389, !581, !"_entry_ptr", i1 false, i1 false}
!584 = !{ptr @.str.391, !585, !"<string literal>", i1 false, i1 false}
!585 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3172, i32 2}
!586 = !{ptr @sienna_cichlid_dump_pptable._entry.390, !585, !"_entry", i1 false, i1 false}
!587 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.392, !585, !"_entry_ptr", i1 false, i1 false}
!588 = !{ptr @.str.394, !589, !"<string literal>", i1 false, i1 false}
!589 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3173, i32 2}
!590 = !{ptr @sienna_cichlid_dump_pptable._entry.393, !589, !"_entry", i1 false, i1 false}
!591 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.395, !589, !"_entry_ptr", i1 false, i1 false}
!592 = !{ptr @.str.397, !593, !"<string literal>", i1 false, i1 false}
!593 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3175, i32 2}
!594 = !{ptr @sienna_cichlid_dump_pptable._entry.396, !593, !"_entry", i1 false, i1 false}
!595 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.398, !593, !"_entry_ptr", i1 false, i1 false}
!596 = !{ptr @.str.400, !597, !"<string literal>", i1 false, i1 false}
!597 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3177, i32 2}
!598 = !{ptr @sienna_cichlid_dump_pptable._entry.399, !597, !"_entry", i1 false, i1 false}
!599 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.401, !597, !"_entry_ptr", i1 false, i1 false}
!600 = !{ptr @.str.403, !601, !"<string literal>", i1 false, i1 false}
!601 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3178, i32 2}
!602 = !{ptr @sienna_cichlid_dump_pptable._entry.402, !601, !"_entry", i1 false, i1 false}
!603 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.404, !601, !"_entry_ptr", i1 false, i1 false}
!604 = !{ptr @.str.406, !605, !"<string literal>", i1 false, i1 false}
!605 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3179, i32 2}
!606 = !{ptr @sienna_cichlid_dump_pptable._entry.405, !605, !"_entry", i1 false, i1 false}
!607 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.407, !605, !"_entry_ptr", i1 false, i1 false}
!608 = !{ptr @.str.409, !609, !"<string literal>", i1 false, i1 false}
!609 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3180, i32 2}
!610 = !{ptr @sienna_cichlid_dump_pptable._entry.408, !609, !"_entry", i1 false, i1 false}
!611 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.410, !609, !"_entry_ptr", i1 false, i1 false}
!612 = !{ptr @.str.412, !613, !"<string literal>", i1 false, i1 false}
!613 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3181, i32 2}
!614 = !{ptr @sienna_cichlid_dump_pptable._entry.411, !613, !"_entry", i1 false, i1 false}
!615 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.413, !613, !"_entry_ptr", i1 false, i1 false}
!616 = !{ptr @.str.415, !617, !"<string literal>", i1 false, i1 false}
!617 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3182, i32 2}
!618 = !{ptr @sienna_cichlid_dump_pptable._entry.414, !617, !"_entry", i1 false, i1 false}
!619 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.416, !617, !"_entry_ptr", i1 false, i1 false}
!620 = !{ptr @.str.418, !621, !"<string literal>", i1 false, i1 false}
!621 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3183, i32 2}
!622 = !{ptr @sienna_cichlid_dump_pptable._entry.417, !621, !"_entry", i1 false, i1 false}
!623 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.419, !621, !"_entry_ptr", i1 false, i1 false}
!624 = !{ptr @.str.421, !625, !"<string literal>", i1 false, i1 false}
!625 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3184, i32 2}
!626 = !{ptr @sienna_cichlid_dump_pptable._entry.420, !625, !"_entry", i1 false, i1 false}
!627 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.422, !625, !"_entry_ptr", i1 false, i1 false}
!628 = !{ptr @.str.424, !629, !"<string literal>", i1 false, i1 false}
!629 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3185, i32 2}
!630 = !{ptr @sienna_cichlid_dump_pptable._entry.423, !629, !"_entry", i1 false, i1 false}
!631 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.425, !629, !"_entry_ptr", i1 false, i1 false}
!632 = !{ptr @.str.427, !633, !"<string literal>", i1 false, i1 false}
!633 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3186, i32 2}
!634 = !{ptr @sienna_cichlid_dump_pptable._entry.426, !633, !"_entry", i1 false, i1 false}
!635 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.428, !633, !"_entry_ptr", i1 false, i1 false}
!636 = !{ptr @.str.430, !637, !"<string literal>", i1 false, i1 false}
!637 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3187, i32 2}
!638 = !{ptr @sienna_cichlid_dump_pptable._entry.429, !637, !"_entry", i1 false, i1 false}
!639 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.431, !637, !"_entry_ptr", i1 false, i1 false}
!640 = !{ptr @.str.433, !641, !"<string literal>", i1 false, i1 false}
!641 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3189, i32 2}
!642 = !{ptr @sienna_cichlid_dump_pptable._entry.432, !641, !"_entry", i1 false, i1 false}
!643 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.434, !641, !"_entry_ptr", i1 false, i1 false}
!644 = !{ptr @.str.436, !645, !"<string literal>", i1 false, i1 false}
!645 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3190, i32 2}
!646 = !{ptr @sienna_cichlid_dump_pptable._entry.435, !645, !"_entry", i1 false, i1 false}
!647 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.437, !645, !"_entry_ptr", i1 false, i1 false}
!648 = !{ptr @.str.439, !649, !"<string literal>", i1 false, i1 false}
!649 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3191, i32 2}
!650 = !{ptr @sienna_cichlid_dump_pptable._entry.438, !649, !"_entry", i1 false, i1 false}
!651 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.440, !649, !"_entry_ptr", i1 false, i1 false}
!652 = !{ptr @.str.442, !653, !"<string literal>", i1 false, i1 false}
!653 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3192, i32 2}
!654 = !{ptr @sienna_cichlid_dump_pptable._entry.441, !653, !"_entry", i1 false, i1 false}
!655 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.443, !653, !"_entry_ptr", i1 false, i1 false}
!656 = !{ptr @.str.445, !657, !"<string literal>", i1 false, i1 false}
!657 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3193, i32 2}
!658 = !{ptr @sienna_cichlid_dump_pptable._entry.444, !657, !"_entry", i1 false, i1 false}
!659 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.446, !657, !"_entry_ptr", i1 false, i1 false}
!660 = !{ptr @.str.448, !661, !"<string literal>", i1 false, i1 false}
!661 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3194, i32 2}
!662 = !{ptr @sienna_cichlid_dump_pptable._entry.447, !661, !"_entry", i1 false, i1 false}
!663 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.449, !661, !"_entry_ptr", i1 false, i1 false}
!664 = !{ptr @.str.451, !665, !"<string literal>", i1 false, i1 false}
!665 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3196, i32 2}
!666 = !{ptr @sienna_cichlid_dump_pptable._entry.450, !665, !"_entry", i1 false, i1 false}
!667 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.452, !665, !"_entry_ptr", i1 false, i1 false}
!668 = !{ptr @.str.454, !669, !"<string literal>", i1 false, i1 false}
!669 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3197, i32 2}
!670 = !{ptr @sienna_cichlid_dump_pptable._entry.453, !669, !"_entry", i1 false, i1 false}
!671 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.455, !669, !"_entry_ptr", i1 false, i1 false}
!672 = !{ptr @.str.457, !673, !"<string literal>", i1 false, i1 false}
!673 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3198, i32 2}
!674 = !{ptr @sienna_cichlid_dump_pptable._entry.456, !673, !"_entry", i1 false, i1 false}
!675 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.458, !673, !"_entry_ptr", i1 false, i1 false}
!676 = !{ptr @.str.460, !677, !"<string literal>", i1 false, i1 false}
!677 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3199, i32 2}
!678 = !{ptr @sienna_cichlid_dump_pptable._entry.459, !677, !"_entry", i1 false, i1 false}
!679 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.461, !677, !"_entry_ptr", i1 false, i1 false}
!680 = !{ptr @.str.463, !681, !"<string literal>", i1 false, i1 false}
!681 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3200, i32 2}
!682 = !{ptr @sienna_cichlid_dump_pptable._entry.462, !681, !"_entry", i1 false, i1 false}
!683 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.464, !681, !"_entry_ptr", i1 false, i1 false}
!684 = !{ptr @.str.466, !685, !"<string literal>", i1 false, i1 false}
!685 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3202, i32 2}
!686 = !{ptr @sienna_cichlid_dump_pptable._entry.465, !685, !"_entry", i1 false, i1 false}
!687 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.467, !685, !"_entry_ptr", i1 false, i1 false}
!688 = !{ptr @sienna_cichlid_dump_pptable._entry.468, !689, !"_entry", i1 false, i1 false}
!689 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3204, i32 3}
!690 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.469, !689, !"_entry_ptr", i1 false, i1 false}
!691 = !{ptr @.str.471, !692, !"<string literal>", i1 false, i1 false}
!692 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3206, i32 2}
!693 = !{ptr @sienna_cichlid_dump_pptable._entry.470, !692, !"_entry", i1 false, i1 false}
!694 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.472, !692, !"_entry_ptr", i1 false, i1 false}
!695 = !{ptr @.str.474, !696, !"<string literal>", i1 false, i1 false}
!696 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3207, i32 2}
!697 = !{ptr @sienna_cichlid_dump_pptable._entry.473, !696, !"_entry", i1 false, i1 false}
!698 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.475, !696, !"_entry_ptr", i1 false, i1 false}
!699 = !{ptr @.str.477, !700, !"<string literal>", i1 false, i1 false}
!700 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3208, i32 2}
!701 = !{ptr @sienna_cichlid_dump_pptable._entry.476, !700, !"_entry", i1 false, i1 false}
!702 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.478, !700, !"_entry_ptr", i1 false, i1 false}
!703 = !{ptr @.str.480, !704, !"<string literal>", i1 false, i1 false}
!704 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3209, i32 2}
!705 = !{ptr @sienna_cichlid_dump_pptable._entry.479, !704, !"_entry", i1 false, i1 false}
!706 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.481, !704, !"_entry_ptr", i1 false, i1 false}
!707 = !{ptr @.str.483, !708, !"<string literal>", i1 false, i1 false}
!708 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3211, i32 2}
!709 = !{ptr @sienna_cichlid_dump_pptable._entry.482, !708, !"_entry", i1 false, i1 false}
!710 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.484, !708, !"_entry_ptr", i1 false, i1 false}
!711 = !{ptr @sienna_cichlid_dump_pptable._entry.485, !712, !"_entry", i1 false, i1 false}
!712 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3213, i32 3}
!713 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.486, !712, !"_entry_ptr", i1 false, i1 false}
!714 = !{ptr @.str.488, !715, !"<string literal>", i1 false, i1 false}
!715 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3215, i32 2}
!716 = !{ptr @sienna_cichlid_dump_pptable._entry.487, !715, !"_entry", i1 false, i1 false}
!717 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.489, !715, !"_entry_ptr", i1 false, i1 false}
!718 = !{ptr @.str.491, !719, !"<string literal>", i1 false, i1 false}
!719 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3216, i32 2}
!720 = !{ptr @sienna_cichlid_dump_pptable._entry.490, !719, !"_entry", i1 false, i1 false}
!721 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.492, !719, !"_entry_ptr", i1 false, i1 false}
!722 = !{ptr @.str.494, !723, !"<string literal>", i1 false, i1 false}
!723 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3218, i32 2}
!724 = !{ptr @sienna_cichlid_dump_pptable._entry.493, !723, !"_entry", i1 false, i1 false}
!725 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.495, !723, !"_entry_ptr", i1 false, i1 false}
!726 = !{ptr @.str.497, !727, !"<string literal>", i1 false, i1 false}
!727 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3220, i32 2}
!728 = !{ptr @sienna_cichlid_dump_pptable._entry.496, !727, !"_entry", i1 false, i1 false}
!729 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.498, !727, !"_entry_ptr", i1 false, i1 false}
!730 = !{ptr @sienna_cichlid_dump_pptable._entry.499, !731, !"_entry", i1 false, i1 false}
!731 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3221, i32 2}
!732 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.500, !731, !"_entry_ptr", i1 false, i1 false}
!733 = !{ptr @sienna_cichlid_dump_pptable._entry.501, !734, !"_entry", i1 false, i1 false}
!734 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3223, i32 2}
!735 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.502, !734, !"_entry_ptr", i1 false, i1 false}
!736 = !{ptr @.str.504, !737, !"<string literal>", i1 false, i1 false}
!737 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3225, i32 2}
!738 = !{ptr @sienna_cichlid_dump_pptable._entry.503, !737, !"_entry", i1 false, i1 false}
!739 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.505, !737, !"_entry_ptr", i1 false, i1 false}
!740 = !{ptr @.str.507, !741, !"<string literal>", i1 false, i1 false}
!741 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3226, i32 2}
!742 = !{ptr @sienna_cichlid_dump_pptable._entry.506, !741, !"_entry", i1 false, i1 false}
!743 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.508, !741, !"_entry_ptr", i1 false, i1 false}
!744 = !{ptr @.str.510, !745, !"<string literal>", i1 false, i1 false}
!745 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3228, i32 2}
!746 = !{ptr @sienna_cichlid_dump_pptable._entry.509, !745, !"_entry", i1 false, i1 false}
!747 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.511, !745, !"_entry_ptr", i1 false, i1 false}
!748 = !{ptr @sienna_cichlid_dump_pptable._entry.512, !749, !"_entry", i1 false, i1 false}
!749 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3230, i32 3}
!750 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.513, !749, !"_entry_ptr", i1 false, i1 false}
!751 = !{ptr @.str.515, !752, !"<string literal>", i1 false, i1 false}
!752 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3232, i32 2}
!753 = !{ptr @sienna_cichlid_dump_pptable._entry.514, !752, !"_entry", i1 false, i1 false}
!754 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.516, !752, !"_entry_ptr", i1 false, i1 false}
!755 = !{ptr @sienna_cichlid_dump_pptable._entry.517, !756, !"_entry", i1 false, i1 false}
!756 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3234, i32 3}
!757 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.518, !756, !"_entry_ptr", i1 false, i1 false}
!758 = !{ptr @.str.520, !759, !"<string literal>", i1 false, i1 false}
!759 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3236, i32 2}
!760 = !{ptr @sienna_cichlid_dump_pptable._entry.519, !759, !"_entry", i1 false, i1 false}
!761 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.521, !759, !"_entry_ptr", i1 false, i1 false}
!762 = !{ptr @sienna_cichlid_dump_pptable._entry.522, !763, !"_entry", i1 false, i1 false}
!763 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3238, i32 3}
!764 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.523, !763, !"_entry_ptr", i1 false, i1 false}
!765 = !{ptr @.str.525, !766, !"<string literal>", i1 false, i1 false}
!766 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3240, i32 2}
!767 = !{ptr @sienna_cichlid_dump_pptable._entry.524, !766, !"_entry", i1 false, i1 false}
!768 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.526, !766, !"_entry_ptr", i1 false, i1 false}
!769 = !{ptr @.str.528, !770, !"<string literal>", i1 false, i1 false}
!770 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3241, i32 2}
!771 = !{ptr @sienna_cichlid_dump_pptable._entry.527, !770, !"_entry", i1 false, i1 false}
!772 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.529, !770, !"_entry_ptr", i1 false, i1 false}
!773 = !{ptr @.str.531, !774, !"<string literal>", i1 false, i1 false}
!774 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3243, i32 2}
!775 = !{ptr @sienna_cichlid_dump_pptable._entry.530, !774, !"_entry", i1 false, i1 false}
!776 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.532, !774, !"_entry_ptr", i1 false, i1 false}
!777 = !{ptr @sienna_cichlid_dump_pptable._entry.533, !778, !"_entry", i1 false, i1 false}
!778 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3245, i32 3}
!779 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.534, !778, !"_entry_ptr", i1 false, i1 false}
!780 = !{ptr @.str.536, !781, !"<string literal>", i1 false, i1 false}
!781 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3247, i32 2}
!782 = !{ptr @sienna_cichlid_dump_pptable._entry.535, !781, !"_entry", i1 false, i1 false}
!783 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.537, !781, !"_entry_ptr", i1 false, i1 false}
!784 = !{ptr @.str.539, !785, !"<string literal>", i1 false, i1 false}
!785 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3248, i32 2}
!786 = !{ptr @sienna_cichlid_dump_pptable._entry.538, !785, !"_entry", i1 false, i1 false}
!787 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.540, !785, !"_entry_ptr", i1 false, i1 false}
!788 = !{ptr @.str.542, !789, !"<string literal>", i1 false, i1 false}
!789 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3249, i32 2}
!790 = !{ptr @sienna_cichlid_dump_pptable._entry.541, !789, !"_entry", i1 false, i1 false}
!791 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.543, !789, !"_entry_ptr", i1 false, i1 false}
!792 = !{ptr @.str.545, !793, !"<string literal>", i1 false, i1 false}
!793 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3250, i32 2}
!794 = !{ptr @sienna_cichlid_dump_pptable._entry.544, !793, !"_entry", i1 false, i1 false}
!795 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.546, !793, !"_entry_ptr", i1 false, i1 false}
!796 = !{ptr @.str.548, !797, !"<string literal>", i1 false, i1 false}
!797 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3251, i32 2}
!798 = !{ptr @sienna_cichlid_dump_pptable._entry.547, !797, !"_entry", i1 false, i1 false}
!799 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.549, !797, !"_entry_ptr", i1 false, i1 false}
!800 = !{ptr @.str.551, !801, !"<string literal>", i1 false, i1 false}
!801 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3252, i32 2}
!802 = !{ptr @sienna_cichlid_dump_pptable._entry.550, !801, !"_entry", i1 false, i1 false}
!803 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.552, !801, !"_entry_ptr", i1 false, i1 false}
!804 = !{ptr @.str.554, !805, !"<string literal>", i1 false, i1 false}
!805 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3253, i32 2}
!806 = !{ptr @sienna_cichlid_dump_pptable._entry.553, !805, !"_entry", i1 false, i1 false}
!807 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.555, !805, !"_entry_ptr", i1 false, i1 false}
!808 = !{ptr @.str.557, !809, !"<string literal>", i1 false, i1 false}
!809 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3254, i32 2}
!810 = !{ptr @sienna_cichlid_dump_pptable._entry.556, !809, !"_entry", i1 false, i1 false}
!811 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.558, !809, !"_entry_ptr", i1 false, i1 false}
!812 = !{ptr @.str.560, !813, !"<string literal>", i1 false, i1 false}
!813 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3255, i32 2}
!814 = !{ptr @sienna_cichlid_dump_pptable._entry.559, !813, !"_entry", i1 false, i1 false}
!815 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.561, !813, !"_entry_ptr", i1 false, i1 false}
!816 = !{ptr @.str.563, !817, !"<string literal>", i1 false, i1 false}
!817 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3256, i32 2}
!818 = !{ptr @sienna_cichlid_dump_pptable._entry.562, !817, !"_entry", i1 false, i1 false}
!819 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.564, !817, !"_entry_ptr", i1 false, i1 false}
!820 = !{ptr @.str.566, !821, !"<string literal>", i1 false, i1 false}
!821 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3257, i32 2}
!822 = !{ptr @sienna_cichlid_dump_pptable._entry.565, !821, !"_entry", i1 false, i1 false}
!823 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.567, !821, !"_entry_ptr", i1 false, i1 false}
!824 = !{ptr @.str.569, !825, !"<string literal>", i1 false, i1 false}
!825 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3258, i32 2}
!826 = !{ptr @sienna_cichlid_dump_pptable._entry.568, !825, !"_entry", i1 false, i1 false}
!827 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.570, !825, !"_entry_ptr", i1 false, i1 false}
!828 = !{ptr @.str.572, !829, !"<string literal>", i1 false, i1 false}
!829 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3260, i32 2}
!830 = !{ptr @sienna_cichlid_dump_pptable._entry.571, !829, !"_entry", i1 false, i1 false}
!831 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.573, !829, !"_entry_ptr", i1 false, i1 false}
!832 = !{ptr @.str.575, !833, !"<string literal>", i1 false, i1 false}
!833 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3261, i32 2}
!834 = !{ptr @sienna_cichlid_dump_pptable._entry.574, !833, !"_entry", i1 false, i1 false}
!835 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.576, !833, !"_entry_ptr", i1 false, i1 false}
!836 = !{ptr @.str.578, !837, !"<string literal>", i1 false, i1 false}
!837 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3262, i32 2}
!838 = !{ptr @sienna_cichlid_dump_pptable._entry.577, !837, !"_entry", i1 false, i1 false}
!839 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.579, !837, !"_entry_ptr", i1 false, i1 false}
!840 = !{ptr @.str.581, !841, !"<string literal>", i1 false, i1 false}
!841 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3263, i32 2}
!842 = !{ptr @sienna_cichlid_dump_pptable._entry.580, !841, !"_entry", i1 false, i1 false}
!843 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.582, !841, !"_entry_ptr", i1 false, i1 false}
!844 = !{ptr @.str.584, !845, !"<string literal>", i1 false, i1 false}
!845 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3265, i32 2}
!846 = !{ptr @sienna_cichlid_dump_pptable._entry.583, !845, !"_entry", i1 false, i1 false}
!847 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.585, !845, !"_entry_ptr", i1 false, i1 false}
!848 = !{ptr @.str.587, !849, !"<string literal>", i1 false, i1 false}
!849 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3266, i32 2}
!850 = !{ptr @sienna_cichlid_dump_pptable._entry.586, !849, !"_entry", i1 false, i1 false}
!851 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.588, !849, !"_entry_ptr", i1 false, i1 false}
!852 = !{ptr @.str.590, !853, !"<string literal>", i1 false, i1 false}
!853 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3267, i32 2}
!854 = !{ptr @sienna_cichlid_dump_pptable._entry.589, !853, !"_entry", i1 false, i1 false}
!855 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.591, !853, !"_entry_ptr", i1 false, i1 false}
!856 = !{ptr @.str.593, !857, !"<string literal>", i1 false, i1 false}
!857 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3268, i32 2}
!858 = !{ptr @sienna_cichlid_dump_pptable._entry.592, !857, !"_entry", i1 false, i1 false}
!859 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.594, !857, !"_entry_ptr", i1 false, i1 false}
!860 = !{ptr @.str.596, !861, !"<string literal>", i1 false, i1 false}
!861 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3270, i32 2}
!862 = !{ptr @sienna_cichlid_dump_pptable._entry.595, !861, !"_entry", i1 false, i1 false}
!863 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.597, !861, !"_entry_ptr", i1 false, i1 false}
!864 = !{ptr @.str.599, !865, !"<string literal>", i1 false, i1 false}
!865 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3274, i32 2}
!866 = !{ptr @sienna_cichlid_dump_pptable._entry.598, !865, !"_entry", i1 false, i1 false}
!867 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.600, !865, !"_entry_ptr", i1 false, i1 false}
!868 = !{ptr @.str.602, !869, !"<string literal>", i1 false, i1 false}
!869 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3278, i32 2}
!870 = !{ptr @sienna_cichlid_dump_pptable._entry.601, !869, !"_entry", i1 false, i1 false}
!871 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.603, !869, !"_entry_ptr", i1 false, i1 false}
!872 = !{ptr @.str.605, !873, !"<string literal>", i1 false, i1 false}
!873 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3282, i32 2}
!874 = !{ptr @sienna_cichlid_dump_pptable._entry.604, !873, !"_entry", i1 false, i1 false}
!875 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.606, !873, !"_entry_ptr", i1 false, i1 false}
!876 = !{ptr @.str.608, !877, !"<string literal>", i1 false, i1 false}
!877 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3286, i32 2}
!878 = !{ptr @sienna_cichlid_dump_pptable._entry.607, !877, !"_entry", i1 false, i1 false}
!879 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.609, !877, !"_entry_ptr", i1 false, i1 false}
!880 = !{ptr @.str.611, !881, !"<string literal>", i1 false, i1 false}
!881 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3290, i32 2}
!882 = !{ptr @sienna_cichlid_dump_pptable._entry.610, !881, !"_entry", i1 false, i1 false}
!883 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.612, !881, !"_entry_ptr", i1 false, i1 false}
!884 = !{ptr @.str.614, !885, !"<string literal>", i1 false, i1 false}
!885 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3293, i32 2}
!886 = !{ptr @sienna_cichlid_dump_pptable._entry.613, !885, !"_entry", i1 false, i1 false}
!887 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.615, !885, !"_entry_ptr", i1 false, i1 false}
!888 = !{ptr @.str.617, !889, !"<string literal>", i1 false, i1 false}
!889 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3297, i32 2}
!890 = !{ptr @sienna_cichlid_dump_pptable._entry.616, !889, !"_entry", i1 false, i1 false}
!891 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.618, !889, !"_entry_ptr", i1 false, i1 false}
!892 = !{ptr @.str.620, !893, !"<string literal>", i1 false, i1 false}
!893 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3299, i32 3}
!894 = !{ptr @sienna_cichlid_dump_pptable._entry.619, !893, !"_entry", i1 false, i1 false}
!895 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.621, !893, !"_entry_ptr", i1 false, i1 false}
!896 = !{ptr @.str.623, !897, !"<string literal>", i1 false, i1 false}
!897 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3301, i32 3}
!898 = !{ptr @sienna_cichlid_dump_pptable._entry.622, !897, !"_entry", i1 false, i1 false}
!899 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.624, !897, !"_entry_ptr", i1 false, i1 false}
!900 = !{ptr @.str.626, !901, !"<string literal>", i1 false, i1 false}
!901 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3305, i32 2}
!902 = !{ptr @sienna_cichlid_dump_pptable._entry.625, !901, !"_entry", i1 false, i1 false}
!903 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.627, !901, !"_entry_ptr", i1 false, i1 false}
!904 = !{ptr @.str.629, !905, !"<string literal>", i1 false, i1 false}
!905 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3309, i32 2}
!906 = !{ptr @sienna_cichlid_dump_pptable._entry.628, !905, !"_entry", i1 false, i1 false}
!907 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.630, !905, !"_entry_ptr", i1 false, i1 false}
!908 = !{ptr @.str.632, !909, !"<string literal>", i1 false, i1 false}
!909 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3314, i32 2}
!910 = !{ptr @sienna_cichlid_dump_pptable._entry.631, !909, !"_entry", i1 false, i1 false}
!911 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.633, !909, !"_entry_ptr", i1 false, i1 false}
!912 = !{ptr @.str.635, !913, !"<string literal>", i1 false, i1 false}
!913 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3315, i32 2}
!914 = !{ptr @sienna_cichlid_dump_pptable._entry.634, !913, !"_entry", i1 false, i1 false}
!915 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.636, !913, !"_entry_ptr", i1 false, i1 false}
!916 = !{ptr @.str.638, !917, !"<string literal>", i1 false, i1 false}
!917 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3317, i32 2}
!918 = !{ptr @sienna_cichlid_dump_pptable._entry.637, !917, !"_entry", i1 false, i1 false}
!919 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.639, !917, !"_entry_ptr", i1 false, i1 false}
!920 = !{ptr @.str.641, !921, !"<string literal>", i1 false, i1 false}
!921 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3318, i32 2}
!922 = !{ptr @sienna_cichlid_dump_pptable._entry.640, !921, !"_entry", i1 false, i1 false}
!923 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.642, !921, !"_entry_ptr", i1 false, i1 false}
!924 = !{ptr @.str.644, !925, !"<string literal>", i1 false, i1 false}
!925 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3319, i32 2}
!926 = !{ptr @sienna_cichlid_dump_pptable._entry.643, !925, !"_entry", i1 false, i1 false}
!927 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.645, !925, !"_entry_ptr", i1 false, i1 false}
!928 = !{ptr @.str.647, !929, !"<string literal>", i1 false, i1 false}
!929 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3320, i32 2}
!930 = !{ptr @sienna_cichlid_dump_pptable._entry.646, !929, !"_entry", i1 false, i1 false}
!931 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.648, !929, !"_entry_ptr", i1 false, i1 false}
!932 = !{ptr @.str.650, !933, !"<string literal>", i1 false, i1 false}
!933 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3322, i32 2}
!934 = !{ptr @sienna_cichlid_dump_pptable._entry.649, !933, !"_entry", i1 false, i1 false}
!935 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.651, !933, !"_entry_ptr", i1 false, i1 false}
!936 = !{ptr @.str.653, !937, !"<string literal>", i1 false, i1 false}
!937 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3323, i32 2}
!938 = !{ptr @sienna_cichlid_dump_pptable._entry.652, !937, !"_entry", i1 false, i1 false}
!939 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.654, !937, !"_entry_ptr", i1 false, i1 false}
!940 = !{ptr @.str.656, !941, !"<string literal>", i1 false, i1 false}
!941 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3324, i32 2}
!942 = !{ptr @sienna_cichlid_dump_pptable._entry.655, !941, !"_entry", i1 false, i1 false}
!943 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.657, !941, !"_entry_ptr", i1 false, i1 false}
!944 = !{ptr @.str.659, !945, !"<string literal>", i1 false, i1 false}
!945 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3325, i32 2}
!946 = !{ptr @sienna_cichlid_dump_pptable._entry.658, !945, !"_entry", i1 false, i1 false}
!947 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.660, !945, !"_entry_ptr", i1 false, i1 false}
!948 = !{ptr @.str.662, !949, !"<string literal>", i1 false, i1 false}
!949 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3327, i32 2}
!950 = !{ptr @sienna_cichlid_dump_pptable._entry.661, !949, !"_entry", i1 false, i1 false}
!951 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.663, !949, !"_entry_ptr", i1 false, i1 false}
!952 = !{ptr @.str.665, !953, !"<string literal>", i1 false, i1 false}
!953 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3328, i32 2}
!954 = !{ptr @sienna_cichlid_dump_pptable._entry.664, !953, !"_entry", i1 false, i1 false}
!955 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.666, !953, !"_entry_ptr", i1 false, i1 false}
!956 = !{ptr @.str.668, !957, !"<string literal>", i1 false, i1 false}
!957 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3330, i32 2}
!958 = !{ptr @sienna_cichlid_dump_pptable._entry.667, !957, !"_entry", i1 false, i1 false}
!959 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.669, !957, !"_entry_ptr", i1 false, i1 false}
!960 = !{ptr @sienna_cichlid_dump_pptable._entry.670, !961, !"_entry", i1 false, i1 false}
!961 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3332, i32 3}
!962 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.671, !961, !"_entry_ptr", i1 false, i1 false}
!963 = !{ptr @.str.673, !964, !"<string literal>", i1 false, i1 false}
!964 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3333, i32 2}
!965 = !{ptr @sienna_cichlid_dump_pptable._entry.672, !964, !"_entry", i1 false, i1 false}
!966 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.674, !964, !"_entry_ptr", i1 false, i1 false}
!967 = !{ptr @.str.676, !968, !"<string literal>", i1 false, i1 false}
!968 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3334, i32 2}
!969 = !{ptr @sienna_cichlid_dump_pptable._entry.675, !968, !"_entry", i1 false, i1 false}
!970 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.677, !968, !"_entry_ptr", i1 false, i1 false}
!971 = !{ptr @.str.679, !972, !"<string literal>", i1 false, i1 false}
!972 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3336, i32 2}
!973 = !{ptr @sienna_cichlid_dump_pptable._entry.678, !972, !"_entry", i1 false, i1 false}
!974 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.680, !972, !"_entry_ptr", i1 false, i1 false}
!975 = !{ptr @.str.682, !976, !"<string literal>", i1 false, i1 false}
!976 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3337, i32 2}
!977 = !{ptr @sienna_cichlid_dump_pptable._entry.681, !976, !"_entry", i1 false, i1 false}
!978 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.683, !976, !"_entry_ptr", i1 false, i1 false}
!979 = !{ptr @.str.685, !980, !"<string literal>", i1 false, i1 false}
!980 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3341, i32 2}
!981 = !{ptr @sienna_cichlid_dump_pptable._entry.684, !980, !"_entry", i1 false, i1 false}
!982 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.686, !980, !"_entry_ptr", i1 false, i1 false}
!983 = !{ptr @.str.688, !984, !"<string literal>", i1 false, i1 false}
!984 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3345, i32 2}
!985 = !{ptr @sienna_cichlid_dump_pptable._entry.687, !984, !"_entry", i1 false, i1 false}
!986 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.689, !984, !"_entry_ptr", i1 false, i1 false}
!987 = !{ptr @.str.691, !988, !"<string literal>", i1 false, i1 false}
!988 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3349, i32 2}
!989 = !{ptr @sienna_cichlid_dump_pptable._entry.690, !988, !"_entry", i1 false, i1 false}
!990 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.692, !988, !"_entry_ptr", i1 false, i1 false}
!991 = !{ptr @.str.694, !992, !"<string literal>", i1 false, i1 false}
!992 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3354, i32 2}
!993 = !{ptr @sienna_cichlid_dump_pptable._entry.693, !992, !"_entry", i1 false, i1 false}
!994 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.695, !992, !"_entry_ptr", i1 false, i1 false}
!995 = !{ptr @.str.697, !996, !"<string literal>", i1 false, i1 false}
!996 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3355, i32 2}
!997 = !{ptr @sienna_cichlid_dump_pptable._entry.696, !996, !"_entry", i1 false, i1 false}
!998 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.698, !996, !"_entry_ptr", i1 false, i1 false}
!999 = !{ptr @.str.700, !1000, !"<string literal>", i1 false, i1 false}
!1000 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3356, i32 2}
!1001 = !{ptr @sienna_cichlid_dump_pptable._entry.699, !1000, !"_entry", i1 false, i1 false}
!1002 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.701, !1000, !"_entry_ptr", i1 false, i1 false}
!1003 = !{ptr @.str.703, !1004, !"<string literal>", i1 false, i1 false}
!1004 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3357, i32 2}
!1005 = !{ptr @sienna_cichlid_dump_pptable._entry.702, !1004, !"_entry", i1 false, i1 false}
!1006 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.704, !1004, !"_entry_ptr", i1 false, i1 false}
!1007 = !{ptr @.str.706, !1008, !"<string literal>", i1 false, i1 false}
!1008 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3358, i32 2}
!1009 = !{ptr @sienna_cichlid_dump_pptable._entry.705, !1008, !"_entry", i1 false, i1 false}
!1010 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.707, !1008, !"_entry_ptr", i1 false, i1 false}
!1011 = !{ptr @.str.709, !1012, !"<string literal>", i1 false, i1 false}
!1012 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3359, i32 2}
!1013 = !{ptr @sienna_cichlid_dump_pptable._entry.708, !1012, !"_entry", i1 false, i1 false}
!1014 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.710, !1012, !"_entry_ptr", i1 false, i1 false}
!1015 = !{ptr @.str.712, !1016, !"<string literal>", i1 false, i1 false}
!1016 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3360, i32 2}
!1017 = !{ptr @sienna_cichlid_dump_pptable._entry.711, !1016, !"_entry", i1 false, i1 false}
!1018 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.713, !1016, !"_entry_ptr", i1 false, i1 false}
!1019 = !{ptr @.str.715, !1020, !"<string literal>", i1 false, i1 false}
!1020 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3361, i32 2}
!1021 = !{ptr @sienna_cichlid_dump_pptable._entry.714, !1020, !"_entry", i1 false, i1 false}
!1022 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.716, !1020, !"_entry_ptr", i1 false, i1 false}
!1023 = !{ptr @.str.718, !1024, !"<string literal>", i1 false, i1 false}
!1024 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3363, i32 2}
!1025 = !{ptr @sienna_cichlid_dump_pptable._entry.717, !1024, !"_entry", i1 false, i1 false}
!1026 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.719, !1024, !"_entry_ptr", i1 false, i1 false}
!1027 = !{ptr @.str.721, !1028, !"<string literal>", i1 false, i1 false}
!1028 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3364, i32 2}
!1029 = !{ptr @sienna_cichlid_dump_pptable._entry.720, !1028, !"_entry", i1 false, i1 false}
!1030 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.722, !1028, !"_entry_ptr", i1 false, i1 false}
!1031 = !{ptr @.str.724, !1032, !"<string literal>", i1 false, i1 false}
!1032 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3365, i32 2}
!1033 = !{ptr @sienna_cichlid_dump_pptable._entry.723, !1032, !"_entry", i1 false, i1 false}
!1034 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.725, !1032, !"_entry_ptr", i1 false, i1 false}
!1035 = !{ptr @.str.727, !1036, !"<string literal>", i1 false, i1 false}
!1036 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3366, i32 2}
!1037 = !{ptr @sienna_cichlid_dump_pptable._entry.726, !1036, !"_entry", i1 false, i1 false}
!1038 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.728, !1036, !"_entry_ptr", i1 false, i1 false}
!1039 = !{ptr @.str.730, !1040, !"<string literal>", i1 false, i1 false}
!1040 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3367, i32 2}
!1041 = !{ptr @sienna_cichlid_dump_pptable._entry.729, !1040, !"_entry", i1 false, i1 false}
!1042 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.731, !1040, !"_entry_ptr", i1 false, i1 false}
!1043 = !{ptr @.str.733, !1044, !"<string literal>", i1 false, i1 false}
!1044 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3368, i32 2}
!1045 = !{ptr @sienna_cichlid_dump_pptable._entry.732, !1044, !"_entry", i1 false, i1 false}
!1046 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.734, !1044, !"_entry_ptr", i1 false, i1 false}
!1047 = !{ptr @.str.736, !1048, !"<string literal>", i1 false, i1 false}
!1048 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3371, i32 3}
!1049 = !{ptr @sienna_cichlid_dump_pptable._entry.735, !1048, !"_entry", i1 false, i1 false}
!1050 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.737, !1048, !"_entry_ptr", i1 false, i1 false}
!1051 = !{ptr @.str.739, !1052, !"<string literal>", i1 false, i1 false}
!1052 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3372, i32 3}
!1053 = !{ptr @sienna_cichlid_dump_pptable._entry.738, !1052, !"_entry", i1 false, i1 false}
!1054 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.740, !1052, !"_entry_ptr", i1 false, i1 false}
!1055 = !{ptr @.str.742, !1056, !"<string literal>", i1 false, i1 false}
!1056 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3374, i32 3}
!1057 = !{ptr @sienna_cichlid_dump_pptable._entry.741, !1056, !"_entry", i1 false, i1 false}
!1058 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.743, !1056, !"_entry_ptr", i1 false, i1 false}
!1059 = !{ptr @.str.745, !1060, !"<string literal>", i1 false, i1 false}
!1060 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3376, i32 3}
!1061 = !{ptr @sienna_cichlid_dump_pptable._entry.744, !1060, !"_entry", i1 false, i1 false}
!1062 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.746, !1060, !"_entry_ptr", i1 false, i1 false}
!1063 = !{ptr @.str.748, !1064, !"<string literal>", i1 false, i1 false}
!1064 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3378, i32 3}
!1065 = !{ptr @sienna_cichlid_dump_pptable._entry.747, !1064, !"_entry", i1 false, i1 false}
!1066 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.749, !1064, !"_entry_ptr", i1 false, i1 false}
!1067 = !{ptr @.str.751, !1068, !"<string literal>", i1 false, i1 false}
!1068 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3380, i32 3}
!1069 = !{ptr @sienna_cichlid_dump_pptable._entry.750, !1068, !"_entry", i1 false, i1 false}
!1070 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.752, !1068, !"_entry_ptr", i1 false, i1 false}
!1071 = !{ptr @.str.754, !1072, !"<string literal>", i1 false, i1 false}
!1072 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3382, i32 3}
!1073 = !{ptr @sienna_cichlid_dump_pptable._entry.753, !1072, !"_entry", i1 false, i1 false}
!1074 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.755, !1072, !"_entry_ptr", i1 false, i1 false}
!1075 = !{ptr @.str.757, !1076, !"<string literal>", i1 false, i1 false}
!1076 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3384, i32 3}
!1077 = !{ptr @sienna_cichlid_dump_pptable._entry.756, !1076, !"_entry", i1 false, i1 false}
!1078 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.758, !1076, !"_entry_ptr", i1 false, i1 false}
!1079 = !{ptr @.str.760, !1080, !"<string literal>", i1 false, i1 false}
!1080 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3386, i32 3}
!1081 = !{ptr @sienna_cichlid_dump_pptable._entry.759, !1080, !"_entry", i1 false, i1 false}
!1082 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.761, !1080, !"_entry_ptr", i1 false, i1 false}
!1083 = !{ptr @.str.763, !1084, !"<string literal>", i1 false, i1 false}
!1084 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3390, i32 2}
!1085 = !{ptr @sienna_cichlid_dump_pptable._entry.762, !1084, !"_entry", i1 false, i1 false}
!1086 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.764, !1084, !"_entry_ptr", i1 false, i1 false}
!1087 = !{ptr @.str.766, !1088, !"<string literal>", i1 false, i1 false}
!1088 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3391, i32 2}
!1089 = !{ptr @sienna_cichlid_dump_pptable._entry.765, !1088, !"_entry", i1 false, i1 false}
!1090 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.767, !1088, !"_entry_ptr", i1 false, i1 false}
!1091 = !{ptr @.str.769, !1092, !"<string literal>", i1 false, i1 false}
!1092 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3392, i32 2}
!1093 = !{ptr @sienna_cichlid_dump_pptable._entry.768, !1092, !"_entry", i1 false, i1 false}
!1094 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.770, !1092, !"_entry_ptr", i1 false, i1 false}
!1095 = !{ptr @.str.772, !1096, !"<string literal>", i1 false, i1 false}
!1096 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3393, i32 2}
!1097 = !{ptr @sienna_cichlid_dump_pptable._entry.771, !1096, !"_entry", i1 false, i1 false}
!1098 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.773, !1096, !"_entry_ptr", i1 false, i1 false}
!1099 = !{ptr @.str.775, !1100, !"<string literal>", i1 false, i1 false}
!1100 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3395, i32 2}
!1101 = !{ptr @sienna_cichlid_dump_pptable._entry.774, !1100, !"_entry", i1 false, i1 false}
!1102 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.776, !1100, !"_entry_ptr", i1 false, i1 false}
!1103 = !{ptr @.str.778, !1104, !"<string literal>", i1 false, i1 false}
!1104 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3396, i32 2}
!1105 = !{ptr @sienna_cichlid_dump_pptable._entry.777, !1104, !"_entry", i1 false, i1 false}
!1106 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.779, !1104, !"_entry_ptr", i1 false, i1 false}
!1107 = !{ptr @.str.781, !1108, !"<string literal>", i1 false, i1 false}
!1108 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3397, i32 2}
!1109 = !{ptr @sienna_cichlid_dump_pptable._entry.780, !1108, !"_entry", i1 false, i1 false}
!1110 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.782, !1108, !"_entry_ptr", i1 false, i1 false}
!1111 = !{ptr @.str.784, !1112, !"<string literal>", i1 false, i1 false}
!1112 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3398, i32 2}
!1113 = !{ptr @sienna_cichlid_dump_pptable._entry.783, !1112, !"_entry", i1 false, i1 false}
!1114 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.785, !1112, !"_entry_ptr", i1 false, i1 false}
!1115 = !{ptr @.str.787, !1116, !"<string literal>", i1 false, i1 false}
!1116 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3399, i32 2}
!1117 = !{ptr @sienna_cichlid_dump_pptable._entry.786, !1116, !"_entry", i1 false, i1 false}
!1118 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.788, !1116, !"_entry_ptr", i1 false, i1 false}
!1119 = !{ptr @.str.790, !1120, !"<string literal>", i1 false, i1 false}
!1120 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3400, i32 2}
!1121 = !{ptr @sienna_cichlid_dump_pptable._entry.789, !1120, !"_entry", i1 false, i1 false}
!1122 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.791, !1120, !"_entry_ptr", i1 false, i1 false}
!1123 = !{ptr @.str.793, !1124, !"<string literal>", i1 false, i1 false}
!1124 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3401, i32 2}
!1125 = !{ptr @sienna_cichlid_dump_pptable._entry.792, !1124, !"_entry", i1 false, i1 false}
!1126 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.794, !1124, !"_entry_ptr", i1 false, i1 false}
!1127 = !{ptr @.str.796, !1128, !"<string literal>", i1 false, i1 false}
!1128 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3402, i32 2}
!1129 = !{ptr @sienna_cichlid_dump_pptable._entry.795, !1128, !"_entry", i1 false, i1 false}
!1130 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.797, !1128, !"_entry_ptr", i1 false, i1 false}
!1131 = !{ptr @.str.799, !1132, !"<string literal>", i1 false, i1 false}
!1132 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3403, i32 2}
!1133 = !{ptr @sienna_cichlid_dump_pptable._entry.798, !1132, !"_entry", i1 false, i1 false}
!1134 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.800, !1132, !"_entry_ptr", i1 false, i1 false}
!1135 = !{ptr @.str.802, !1136, !"<string literal>", i1 false, i1 false}
!1136 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3405, i32 2}
!1137 = !{ptr @sienna_cichlid_dump_pptable._entry.801, !1136, !"_entry", i1 false, i1 false}
!1138 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.803, !1136, !"_entry_ptr", i1 false, i1 false}
!1139 = !{ptr @.str.805, !1140, !"<string literal>", i1 false, i1 false}
!1140 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3406, i32 2}
!1141 = !{ptr @sienna_cichlid_dump_pptable._entry.804, !1140, !"_entry", i1 false, i1 false}
!1142 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.806, !1140, !"_entry_ptr", i1 false, i1 false}
!1143 = !{ptr @.str.808, !1144, !"<string literal>", i1 false, i1 false}
!1144 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3407, i32 2}
!1145 = !{ptr @sienna_cichlid_dump_pptable._entry.807, !1144, !"_entry", i1 false, i1 false}
!1146 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.809, !1144, !"_entry_ptr", i1 false, i1 false}
!1147 = !{ptr @.str.811, !1148, !"<string literal>", i1 false, i1 false}
!1148 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3409, i32 2}
!1149 = !{ptr @sienna_cichlid_dump_pptable._entry.810, !1148, !"_entry", i1 false, i1 false}
!1150 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.812, !1148, !"_entry_ptr", i1 false, i1 false}
!1151 = !{ptr @.str.814, !1152, !"<string literal>", i1 false, i1 false}
!1152 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3410, i32 2}
!1153 = !{ptr @sienna_cichlid_dump_pptable._entry.813, !1152, !"_entry", i1 false, i1 false}
!1154 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.815, !1152, !"_entry_ptr", i1 false, i1 false}
!1155 = !{ptr @.str.817, !1156, !"<string literal>", i1 false, i1 false}
!1156 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3411, i32 2}
!1157 = !{ptr @sienna_cichlid_dump_pptable._entry.816, !1156, !"_entry", i1 false, i1 false}
!1158 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.818, !1156, !"_entry_ptr", i1 false, i1 false}
!1159 = !{ptr @.str.820, !1160, !"<string literal>", i1 false, i1 false}
!1160 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3413, i32 2}
!1161 = !{ptr @sienna_cichlid_dump_pptable._entry.819, !1160, !"_entry", i1 false, i1 false}
!1162 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.821, !1160, !"_entry_ptr", i1 false, i1 false}
!1163 = !{ptr @.str.823, !1164, !"<string literal>", i1 false, i1 false}
!1164 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3414, i32 2}
!1165 = !{ptr @sienna_cichlid_dump_pptable._entry.822, !1164, !"_entry", i1 false, i1 false}
!1166 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.824, !1164, !"_entry_ptr", i1 false, i1 false}
!1167 = !{ptr @.str.826, !1168, !"<string literal>", i1 false, i1 false}
!1168 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3415, i32 2}
!1169 = !{ptr @sienna_cichlid_dump_pptable._entry.825, !1168, !"_entry", i1 false, i1 false}
!1170 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.827, !1168, !"_entry_ptr", i1 false, i1 false}
!1171 = !{ptr @.str.829, !1172, !"<string literal>", i1 false, i1 false}
!1172 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3417, i32 2}
!1173 = !{ptr @sienna_cichlid_dump_pptable._entry.828, !1172, !"_entry", i1 false, i1 false}
!1174 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.830, !1172, !"_entry_ptr", i1 false, i1 false}
!1175 = !{ptr @.str.832, !1176, !"<string literal>", i1 false, i1 false}
!1176 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3418, i32 2}
!1177 = !{ptr @sienna_cichlid_dump_pptable._entry.831, !1176, !"_entry", i1 false, i1 false}
!1178 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.833, !1176, !"_entry_ptr", i1 false, i1 false}
!1179 = !{ptr @.str.835, !1180, !"<string literal>", i1 false, i1 false}
!1180 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3419, i32 2}
!1181 = !{ptr @sienna_cichlid_dump_pptable._entry.834, !1180, !"_entry", i1 false, i1 false}
!1182 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.836, !1180, !"_entry_ptr", i1 false, i1 false}
!1183 = !{ptr @.str.838, !1184, !"<string literal>", i1 false, i1 false}
!1184 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3421, i32 2}
!1185 = !{ptr @sienna_cichlid_dump_pptable._entry.837, !1184, !"_entry", i1 false, i1 false}
!1186 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.839, !1184, !"_entry_ptr", i1 false, i1 false}
!1187 = !{ptr @.str.841, !1188, !"<string literal>", i1 false, i1 false}
!1188 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3423, i32 2}
!1189 = !{ptr @sienna_cichlid_dump_pptable._entry.840, !1188, !"_entry", i1 false, i1 false}
!1190 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.842, !1188, !"_entry_ptr", i1 false, i1 false}
!1191 = !{ptr @.str.844, !1192, !"<string literal>", i1 false, i1 false}
!1192 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3424, i32 2}
!1193 = !{ptr @sienna_cichlid_dump_pptable._entry.843, !1192, !"_entry", i1 false, i1 false}
!1194 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.845, !1192, !"_entry_ptr", i1 false, i1 false}
!1195 = !{ptr @.str.847, !1196, !"<string literal>", i1 false, i1 false}
!1196 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3425, i32 2}
!1197 = !{ptr @sienna_cichlid_dump_pptable._entry.846, !1196, !"_entry", i1 false, i1 false}
!1198 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.848, !1196, !"_entry_ptr", i1 false, i1 false}
!1199 = !{ptr @.str.850, !1200, !"<string literal>", i1 false, i1 false}
!1200 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3426, i32 2}
!1201 = !{ptr @sienna_cichlid_dump_pptable._entry.849, !1200, !"_entry", i1 false, i1 false}
!1202 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.851, !1200, !"_entry_ptr", i1 false, i1 false}
!1203 = !{ptr @.str.853, !1204, !"<string literal>", i1 false, i1 false}
!1204 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3427, i32 2}
!1205 = !{ptr @sienna_cichlid_dump_pptable._entry.852, !1204, !"_entry", i1 false, i1 false}
!1206 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.854, !1204, !"_entry_ptr", i1 false, i1 false}
!1207 = !{ptr @.str.856, !1208, !"<string literal>", i1 false, i1 false}
!1208 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3428, i32 2}
!1209 = !{ptr @sienna_cichlid_dump_pptable._entry.855, !1208, !"_entry", i1 false, i1 false}
!1210 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.857, !1208, !"_entry_ptr", i1 false, i1 false}
!1211 = !{ptr @.str.859, !1212, !"<string literal>", i1 false, i1 false}
!1212 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3429, i32 2}
!1213 = !{ptr @sienna_cichlid_dump_pptable._entry.858, !1212, !"_entry", i1 false, i1 false}
!1214 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.860, !1212, !"_entry_ptr", i1 false, i1 false}
!1215 = !{ptr @.str.862, !1216, !"<string literal>", i1 false, i1 false}
!1216 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3430, i32 2}
!1217 = !{ptr @sienna_cichlid_dump_pptable._entry.861, !1216, !"_entry", i1 false, i1 false}
!1218 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.863, !1216, !"_entry_ptr", i1 false, i1 false}
!1219 = !{ptr @.str.865, !1220, !"<string literal>", i1 false, i1 false}
!1220 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3431, i32 2}
!1221 = !{ptr @sienna_cichlid_dump_pptable._entry.864, !1220, !"_entry", i1 false, i1 false}
!1222 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.866, !1220, !"_entry_ptr", i1 false, i1 false}
!1223 = !{ptr @.str.868, !1224, !"<string literal>", i1 false, i1 false}
!1224 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3432, i32 2}
!1225 = !{ptr @sienna_cichlid_dump_pptable._entry.867, !1224, !"_entry", i1 false, i1 false}
!1226 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.869, !1224, !"_entry_ptr", i1 false, i1 false}
!1227 = !{ptr @.str.871, !1228, !"<string literal>", i1 false, i1 false}
!1228 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3433, i32 2}
!1229 = !{ptr @sienna_cichlid_dump_pptable._entry.870, !1228, !"_entry", i1 false, i1 false}
!1230 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.872, !1228, !"_entry_ptr", i1 false, i1 false}
!1231 = !{ptr @.str.874, !1232, !"<string literal>", i1 false, i1 false}
!1232 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3434, i32 2}
!1233 = !{ptr @sienna_cichlid_dump_pptable._entry.873, !1232, !"_entry", i1 false, i1 false}
!1234 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.875, !1232, !"_entry_ptr", i1 false, i1 false}
!1235 = !{ptr @.str.877, !1236, !"<string literal>", i1 false, i1 false}
!1236 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3435, i32 2}
!1237 = !{ptr @sienna_cichlid_dump_pptable._entry.876, !1236, !"_entry", i1 false, i1 false}
!1238 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.878, !1236, !"_entry_ptr", i1 false, i1 false}
!1239 = !{ptr @.str.880, !1240, !"<string literal>", i1 false, i1 false}
!1240 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3436, i32 2}
!1241 = !{ptr @sienna_cichlid_dump_pptable._entry.879, !1240, !"_entry", i1 false, i1 false}
!1242 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.881, !1240, !"_entry_ptr", i1 false, i1 false}
!1243 = !{ptr @.str.883, !1244, !"<string literal>", i1 false, i1 false}
!1244 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3437, i32 2}
!1245 = !{ptr @sienna_cichlid_dump_pptable._entry.882, !1244, !"_entry", i1 false, i1 false}
!1246 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.884, !1244, !"_entry_ptr", i1 false, i1 false}
!1247 = !{ptr @.str.886, !1248, !"<string literal>", i1 false, i1 false}
!1248 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3438, i32 2}
!1249 = !{ptr @sienna_cichlid_dump_pptable._entry.885, !1248, !"_entry", i1 false, i1 false}
!1250 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.887, !1248, !"_entry_ptr", i1 false, i1 false}
!1251 = !{ptr @.str.889, !1252, !"<string literal>", i1 false, i1 false}
!1252 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3440, i32 2}
!1253 = !{ptr @sienna_cichlid_dump_pptable._entry.888, !1252, !"_entry", i1 false, i1 false}
!1254 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.890, !1252, !"_entry_ptr", i1 false, i1 false}
!1255 = !{ptr @.str.892, !1256, !"<string literal>", i1 false, i1 false}
!1256 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3441, i32 2}
!1257 = !{ptr @sienna_cichlid_dump_pptable._entry.891, !1256, !"_entry", i1 false, i1 false}
!1258 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.893, !1256, !"_entry_ptr", i1 false, i1 false}
!1259 = !{ptr @.str.895, !1260, !"<string literal>", i1 false, i1 false}
!1260 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3442, i32 2}
!1261 = !{ptr @sienna_cichlid_dump_pptable._entry.894, !1260, !"_entry", i1 false, i1 false}
!1262 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.896, !1260, !"_entry_ptr", i1 false, i1 false}
!1263 = !{ptr @.str.898, !1264, !"<string literal>", i1 false, i1 false}
!1264 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3444, i32 2}
!1265 = !{ptr @sienna_cichlid_dump_pptable._entry.897, !1264, !"_entry", i1 false, i1 false}
!1266 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.899, !1264, !"_entry_ptr", i1 false, i1 false}
!1267 = !{ptr @.str.901, !1268, !"<string literal>", i1 false, i1 false}
!1268 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3445, i32 2}
!1269 = !{ptr @sienna_cichlid_dump_pptable._entry.900, !1268, !"_entry", i1 false, i1 false}
!1270 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.902, !1268, !"_entry_ptr", i1 false, i1 false}
!1271 = !{ptr @.str.904, !1272, !"<string literal>", i1 false, i1 false}
!1272 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3446, i32 2}
!1273 = !{ptr @sienna_cichlid_dump_pptable._entry.903, !1272, !"_entry", i1 false, i1 false}
!1274 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.905, !1272, !"_entry_ptr", i1 false, i1 false}
!1275 = !{ptr @.str.907, !1276, !"<string literal>", i1 false, i1 false}
!1276 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3448, i32 2}
!1277 = !{ptr @sienna_cichlid_dump_pptable._entry.906, !1276, !"_entry", i1 false, i1 false}
!1278 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.908, !1276, !"_entry_ptr", i1 false, i1 false}
!1279 = !{ptr @.str.910, !1280, !"<string literal>", i1 false, i1 false}
!1280 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3449, i32 2}
!1281 = !{ptr @sienna_cichlid_dump_pptable._entry.909, !1280, !"_entry", i1 false, i1 false}
!1282 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.911, !1280, !"_entry_ptr", i1 false, i1 false}
!1283 = !{ptr @.str.913, !1284, !"<string literal>", i1 false, i1 false}
!1284 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3451, i32 2}
!1285 = !{ptr @sienna_cichlid_dump_pptable._entry.912, !1284, !"_entry", i1 false, i1 false}
!1286 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.914, !1284, !"_entry_ptr", i1 false, i1 false}
!1287 = !{ptr @.str.916, !1288, !"<string literal>", i1 false, i1 false}
!1288 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3452, i32 2}
!1289 = !{ptr @sienna_cichlid_dump_pptable._entry.915, !1288, !"_entry", i1 false, i1 false}
!1290 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.917, !1288, !"_entry_ptr", i1 false, i1 false}
!1291 = !{ptr @.str.919, !1292, !"<string literal>", i1 false, i1 false}
!1292 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3453, i32 2}
!1293 = !{ptr @sienna_cichlid_dump_pptable._entry.918, !1292, !"_entry", i1 false, i1 false}
!1294 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.920, !1292, !"_entry_ptr", i1 false, i1 false}
!1295 = !{ptr @.str.922, !1296, !"<string literal>", i1 false, i1 false}
!1296 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3455, i32 2}
!1297 = !{ptr @sienna_cichlid_dump_pptable._entry.921, !1296, !"_entry", i1 false, i1 false}
!1298 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.923, !1296, !"_entry_ptr", i1 false, i1 false}
!1299 = !{ptr @.str.925, !1300, !"<string literal>", i1 false, i1 false}
!1300 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3456, i32 2}
!1301 = !{ptr @sienna_cichlid_dump_pptable._entry.924, !1300, !"_entry", i1 false, i1 false}
!1302 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.926, !1300, !"_entry_ptr", i1 false, i1 false}
!1303 = !{ptr @.str.928, !1304, !"<string literal>", i1 false, i1 false}
!1304 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3457, i32 2}
!1305 = !{ptr @sienna_cichlid_dump_pptable._entry.927, !1304, !"_entry", i1 false, i1 false}
!1306 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.929, !1304, !"_entry_ptr", i1 false, i1 false}
!1307 = !{ptr @.str.931, !1308, !"<string literal>", i1 false, i1 false}
!1308 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3458, i32 2}
!1309 = !{ptr @sienna_cichlid_dump_pptable._entry.930, !1308, !"_entry", i1 false, i1 false}
!1310 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.932, !1308, !"_entry_ptr", i1 false, i1 false}
!1311 = !{ptr @.str.934, !1312, !"<string literal>", i1 false, i1 false}
!1312 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3459, i32 2}
!1313 = !{ptr @sienna_cichlid_dump_pptable._entry.933, !1312, !"_entry", i1 false, i1 false}
!1314 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.935, !1312, !"_entry_ptr", i1 false, i1 false}
!1315 = !{ptr @.str.937, !1316, !"<string literal>", i1 false, i1 false}
!1316 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3461, i32 2}
!1317 = !{ptr @sienna_cichlid_dump_pptable._entry.936, !1316, !"_entry", i1 false, i1 false}
!1318 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.938, !1316, !"_entry_ptr", i1 false, i1 false}
!1319 = !{ptr @.str.940, !1320, !"<string literal>", i1 false, i1 false}
!1320 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3462, i32 2}
!1321 = !{ptr @sienna_cichlid_dump_pptable._entry.939, !1320, !"_entry", i1 false, i1 false}
!1322 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.941, !1320, !"_entry_ptr", i1 false, i1 false}
!1323 = !{ptr @.str.943, !1324, !"<string literal>", i1 false, i1 false}
!1324 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3464, i32 2}
!1325 = !{ptr @sienna_cichlid_dump_pptable._entry.942, !1324, !"_entry", i1 false, i1 false}
!1326 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.944, !1324, !"_entry_ptr", i1 false, i1 false}
!1327 = !{ptr @sienna_cichlid_dump_pptable._entry.945, !1328, !"_entry", i1 false, i1 false}
!1328 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3466, i32 3}
!1329 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.946, !1328, !"_entry_ptr", i1 false, i1 false}
!1330 = !{ptr @.str.948, !1331, !"<string literal>", i1 false, i1 false}
!1331 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3467, i32 2}
!1332 = !{ptr @sienna_cichlid_dump_pptable._entry.947, !1331, !"_entry", i1 false, i1 false}
!1333 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.949, !1331, !"_entry_ptr", i1 false, i1 false}
!1334 = !{ptr @sienna_cichlid_dump_pptable._entry.950, !1335, !"_entry", i1 false, i1 false}
!1335 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3469, i32 3}
!1336 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.951, !1335, !"_entry_ptr", i1 false, i1 false}
!1337 = !{ptr @.str.953, !1338, !"<string literal>", i1 false, i1 false}
!1338 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3470, i32 2}
!1339 = !{ptr @sienna_cichlid_dump_pptable._entry.952, !1338, !"_entry", i1 false, i1 false}
!1340 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.954, !1338, !"_entry_ptr", i1 false, i1 false}
!1341 = !{ptr @sienna_cichlid_dump_pptable._entry.955, !1342, !"_entry", i1 false, i1 false}
!1342 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3472, i32 3}
!1343 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.956, !1342, !"_entry_ptr", i1 false, i1 false}
!1344 = !{ptr @.str.958, !1345, !"<string literal>", i1 false, i1 false}
!1345 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3473, i32 2}
!1346 = !{ptr @sienna_cichlid_dump_pptable._entry.957, !1345, !"_entry", i1 false, i1 false}
!1347 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.959, !1345, !"_entry_ptr", i1 false, i1 false}
!1348 = !{ptr @sienna_cichlid_dump_pptable._entry.960, !1349, !"_entry", i1 false, i1 false}
!1349 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3475, i32 3}
!1350 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.961, !1349, !"_entry_ptr", i1 false, i1 false}
!1351 = !{ptr @.str.963, !1352, !"<string literal>", i1 false, i1 false}
!1352 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3477, i32 2}
!1353 = !{ptr @sienna_cichlid_dump_pptable._entry.962, !1352, !"_entry", i1 false, i1 false}
!1354 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.964, !1352, !"_entry_ptr", i1 false, i1 false}
!1355 = !{ptr @.str.966, !1356, !"<string literal>", i1 false, i1 false}
!1356 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3478, i32 2}
!1357 = !{ptr @sienna_cichlid_dump_pptable._entry.965, !1356, !"_entry", i1 false, i1 false}
!1358 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.967, !1356, !"_entry_ptr", i1 false, i1 false}
!1359 = !{ptr @.str.969, !1360, !"<string literal>", i1 false, i1 false}
!1360 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3479, i32 2}
!1361 = !{ptr @sienna_cichlid_dump_pptable._entry.968, !1360, !"_entry", i1 false, i1 false}
!1362 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.970, !1360, !"_entry_ptr", i1 false, i1 false}
!1363 = !{ptr @.str.972, !1364, !"<string literal>", i1 false, i1 false}
!1364 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3480, i32 2}
!1365 = !{ptr @sienna_cichlid_dump_pptable._entry.971, !1364, !"_entry", i1 false, i1 false}
!1366 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.973, !1364, !"_entry_ptr", i1 false, i1 false}
!1367 = !{ptr @.str.975, !1368, !"<string literal>", i1 false, i1 false}
!1368 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3482, i32 2}
!1369 = !{ptr @sienna_cichlid_dump_pptable._entry.974, !1368, !"_entry", i1 false, i1 false}
!1370 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.976, !1368, !"_entry_ptr", i1 false, i1 false}
!1371 = !{ptr @.str.978, !1372, !"<string literal>", i1 false, i1 false}
!1372 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3483, i32 2}
!1373 = !{ptr @sienna_cichlid_dump_pptable._entry.977, !1372, !"_entry", i1 false, i1 false}
!1374 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.979, !1372, !"_entry_ptr", i1 false, i1 false}
!1375 = !{ptr @.str.981, !1376, !"<string literal>", i1 false, i1 false}
!1376 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3484, i32 2}
!1377 = !{ptr @sienna_cichlid_dump_pptable._entry.980, !1376, !"_entry", i1 false, i1 false}
!1378 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.982, !1376, !"_entry_ptr", i1 false, i1 false}
!1379 = !{ptr @.str.984, !1380, !"<string literal>", i1 false, i1 false}
!1380 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3485, i32 2}
!1381 = !{ptr @sienna_cichlid_dump_pptable._entry.983, !1380, !"_entry", i1 false, i1 false}
!1382 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.985, !1380, !"_entry_ptr", i1 false, i1 false}
!1383 = !{ptr @.str.987, !1384, !"<string literal>", i1 false, i1 false}
!1384 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3486, i32 2}
!1385 = !{ptr @sienna_cichlid_dump_pptable._entry.986, !1384, !"_entry", i1 false, i1 false}
!1386 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.988, !1384, !"_entry_ptr", i1 false, i1 false}
!1387 = !{ptr @.str.990, !1388, !"<string literal>", i1 false, i1 false}
!1388 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3487, i32 2}
!1389 = !{ptr @sienna_cichlid_dump_pptable._entry.989, !1388, !"_entry", i1 false, i1 false}
!1390 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.991, !1388, !"_entry_ptr", i1 false, i1 false}
!1391 = !{ptr @.str.993, !1392, !"<string literal>", i1 false, i1 false}
!1392 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3488, i32 2}
!1393 = !{ptr @sienna_cichlid_dump_pptable._entry.992, !1392, !"_entry", i1 false, i1 false}
!1394 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.994, !1392, !"_entry_ptr", i1 false, i1 false}
!1395 = !{ptr @.str.996, !1396, !"<string literal>", i1 false, i1 false}
!1396 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3489, i32 2}
!1397 = !{ptr @sienna_cichlid_dump_pptable._entry.995, !1396, !"_entry", i1 false, i1 false}
!1398 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.997, !1396, !"_entry_ptr", i1 false, i1 false}
!1399 = !{ptr @.str.999, !1400, !"<string literal>", i1 false, i1 false}
!1400 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3490, i32 2}
!1401 = !{ptr @sienna_cichlid_dump_pptable._entry.998, !1400, !"_entry", i1 false, i1 false}
!1402 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1000, !1400, !"_entry_ptr", i1 false, i1 false}
!1403 = !{ptr @.str.1002, !1404, !"<string literal>", i1 false, i1 false}
!1404 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3491, i32 2}
!1405 = !{ptr @sienna_cichlid_dump_pptable._entry.1001, !1404, !"_entry", i1 false, i1 false}
!1406 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1003, !1404, !"_entry_ptr", i1 false, i1 false}
!1407 = !{ptr @.str.1005, !1408, !"<string literal>", i1 false, i1 false}
!1408 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3492, i32 2}
!1409 = !{ptr @sienna_cichlid_dump_pptable._entry.1004, !1408, !"_entry", i1 false, i1 false}
!1410 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1006, !1408, !"_entry_ptr", i1 false, i1 false}
!1411 = !{ptr @.str.1008, !1412, !"<string literal>", i1 false, i1 false}
!1412 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3494, i32 2}
!1413 = !{ptr @sienna_cichlid_dump_pptable._entry.1007, !1412, !"_entry", i1 false, i1 false}
!1414 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1009, !1412, !"_entry_ptr", i1 false, i1 false}
!1415 = !{ptr @.str.1011, !1416, !"<string literal>", i1 false, i1 false}
!1416 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3495, i32 2}
!1417 = !{ptr @sienna_cichlid_dump_pptable._entry.1010, !1416, !"_entry", i1 false, i1 false}
!1418 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1012, !1416, !"_entry_ptr", i1 false, i1 false}
!1419 = !{ptr @.str.1014, !1420, !"<string literal>", i1 false, i1 false}
!1420 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3496, i32 2}
!1421 = !{ptr @sienna_cichlid_dump_pptable._entry.1013, !1420, !"_entry", i1 false, i1 false}
!1422 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1015, !1420, !"_entry_ptr", i1 false, i1 false}
!1423 = !{ptr @.str.1017, !1424, !"<string literal>", i1 false, i1 false}
!1424 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3497, i32 2}
!1425 = !{ptr @sienna_cichlid_dump_pptable._entry.1016, !1424, !"_entry", i1 false, i1 false}
!1426 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1018, !1424, !"_entry_ptr", i1 false, i1 false}
!1427 = !{ptr @.str.1020, !1428, !"<string literal>", i1 false, i1 false}
!1428 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3498, i32 2}
!1429 = !{ptr @sienna_cichlid_dump_pptable._entry.1019, !1428, !"_entry", i1 false, i1 false}
!1430 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1021, !1428, !"_entry_ptr", i1 false, i1 false}
!1431 = !{ptr @.str.1023, !1432, !"<string literal>", i1 false, i1 false}
!1432 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3499, i32 2}
!1433 = !{ptr @sienna_cichlid_dump_pptable._entry.1022, !1432, !"_entry", i1 false, i1 false}
!1434 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1024, !1432, !"_entry_ptr", i1 false, i1 false}
!1435 = !{ptr @.str.1026, !1436, !"<string literal>", i1 false, i1 false}
!1436 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3500, i32 2}
!1437 = !{ptr @sienna_cichlid_dump_pptable._entry.1025, !1436, !"_entry", i1 false, i1 false}
!1438 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1027, !1436, !"_entry_ptr", i1 false, i1 false}
!1439 = !{ptr @.str.1029, !1440, !"<string literal>", i1 false, i1 false}
!1440 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3501, i32 2}
!1441 = !{ptr @sienna_cichlid_dump_pptable._entry.1028, !1440, !"_entry", i1 false, i1 false}
!1442 = !{ptr @sienna_cichlid_dump_pptable._entry_ptr.1030, !1440, !"_entry_ptr", i1 false, i1 false}
!1443 = !{ptr @.str.1031, !1444, !"<string literal>", i1 false, i1 false}
!1444 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2243, i32 2}
!1445 = !{ptr @beige_goby_dump_pptable._entry, !1444, !"_entry", i1 false, i1 false}
!1446 = !{ptr @beige_goby_dump_pptable._entry_ptr, !1444, !"_entry_ptr", i1 false, i1 false}
!1447 = !{ptr @beige_goby_dump_pptable._entry.1032, !1448, !"_entry", i1 false, i1 false}
!1448 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2245, i32 2}
!1449 = !{ptr @beige_goby_dump_pptable._entry_ptr.1033, !1448, !"_entry_ptr", i1 false, i1 false}
!1450 = !{ptr @beige_goby_dump_pptable._entry.1034, !1451, !"_entry", i1 false, i1 false}
!1451 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2246, i32 2}
!1452 = !{ptr @beige_goby_dump_pptable._entry_ptr.1035, !1451, !"_entry_ptr", i1 false, i1 false}
!1453 = !{ptr @beige_goby_dump_pptable._entry.1036, !1454, !"_entry", i1 false, i1 false}
!1454 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2247, i32 2}
!1455 = !{ptr @beige_goby_dump_pptable._entry_ptr.1037, !1454, !"_entry_ptr", i1 false, i1 false}
!1456 = !{ptr @beige_goby_dump_pptable._entry.1038, !1457, !"_entry", i1 false, i1 false}
!1457 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2250, i32 3}
!1458 = !{ptr @beige_goby_dump_pptable._entry_ptr.1039, !1457, !"_entry_ptr", i1 false, i1 false}
!1459 = !{ptr @beige_goby_dump_pptable._entry.1040, !1460, !"_entry", i1 false, i1 false}
!1460 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2251, i32 3}
!1461 = !{ptr @beige_goby_dump_pptable._entry_ptr.1041, !1460, !"_entry_ptr", i1 false, i1 false}
!1462 = !{ptr @beige_goby_dump_pptable._entry.1042, !1463, !"_entry", i1 false, i1 false}
!1463 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2252, i32 3}
!1464 = !{ptr @beige_goby_dump_pptable._entry_ptr.1043, !1463, !"_entry_ptr", i1 false, i1 false}
!1465 = !{ptr @beige_goby_dump_pptable._entry.1044, !1466, !"_entry", i1 false, i1 false}
!1466 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2253, i32 3}
!1467 = !{ptr @beige_goby_dump_pptable._entry_ptr.1045, !1466, !"_entry_ptr", i1 false, i1 false}
!1468 = !{ptr @beige_goby_dump_pptable._entry.1046, !1469, !"_entry", i1 false, i1 false}
!1469 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2257, i32 3}
!1470 = !{ptr @beige_goby_dump_pptable._entry_ptr.1047, !1469, !"_entry_ptr", i1 false, i1 false}
!1471 = !{ptr @beige_goby_dump_pptable._entry.1048, !1472, !"_entry", i1 false, i1 false}
!1472 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2258, i32 3}
!1473 = !{ptr @beige_goby_dump_pptable._entry_ptr.1049, !1472, !"_entry_ptr", i1 false, i1 false}
!1474 = !{ptr @beige_goby_dump_pptable._entry.1050, !1475, !"_entry", i1 false, i1 false}
!1475 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2262, i32 3}
!1476 = !{ptr @beige_goby_dump_pptable._entry_ptr.1051, !1475, !"_entry_ptr", i1 false, i1 false}
!1477 = !{ptr @beige_goby_dump_pptable._entry.1052, !1478, !"_entry", i1 false, i1 false}
!1478 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2265, i32 2}
!1479 = !{ptr @beige_goby_dump_pptable._entry_ptr.1053, !1478, !"_entry_ptr", i1 false, i1 false}
!1480 = !{ptr @beige_goby_dump_pptable._entry.1054, !1481, !"_entry", i1 false, i1 false}
!1481 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2266, i32 2}
!1482 = !{ptr @beige_goby_dump_pptable._entry_ptr.1055, !1481, !"_entry_ptr", i1 false, i1 false}
!1483 = !{ptr @beige_goby_dump_pptable._entry.1056, !1484, !"_entry", i1 false, i1 false}
!1484 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2267, i32 2}
!1485 = !{ptr @beige_goby_dump_pptable._entry_ptr.1057, !1484, !"_entry_ptr", i1 false, i1 false}
!1486 = !{ptr @beige_goby_dump_pptable._entry.1058, !1487, !"_entry", i1 false, i1 false}
!1487 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2268, i32 2}
!1488 = !{ptr @beige_goby_dump_pptable._entry_ptr.1059, !1487, !"_entry_ptr", i1 false, i1 false}
!1489 = !{ptr @beige_goby_dump_pptable._entry.1060, !1490, !"_entry", i1 false, i1 false}
!1490 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2269, i32 2}
!1491 = !{ptr @beige_goby_dump_pptable._entry_ptr.1061, !1490, !"_entry_ptr", i1 false, i1 false}
!1492 = !{ptr @beige_goby_dump_pptable._entry.1062, !1493, !"_entry", i1 false, i1 false}
!1493 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2271, i32 2}
!1494 = !{ptr @beige_goby_dump_pptable._entry_ptr.1063, !1493, !"_entry_ptr", i1 false, i1 false}
!1495 = !{ptr @beige_goby_dump_pptable._entry.1064, !1496, !"_entry", i1 false, i1 false}
!1496 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2273, i32 3}
!1497 = !{ptr @beige_goby_dump_pptable._entry_ptr.1065, !1496, !"_entry_ptr", i1 false, i1 false}
!1498 = !{ptr @beige_goby_dump_pptable._entry.1066, !1499, !"_entry", i1 false, i1 false}
!1499 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2274, i32 3}
!1500 = !{ptr @beige_goby_dump_pptable._entry_ptr.1067, !1499, !"_entry_ptr", i1 false, i1 false}
!1501 = !{ptr @beige_goby_dump_pptable._entry.1068, !1502, !"_entry", i1 false, i1 false}
!1502 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2276, i32 2}
!1503 = !{ptr @beige_goby_dump_pptable._entry_ptr.1069, !1502, !"_entry_ptr", i1 false, i1 false}
!1504 = !{ptr @beige_goby_dump_pptable._entry.1070, !1505, !"_entry", i1 false, i1 false}
!1505 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2278, i32 2}
!1506 = !{ptr @beige_goby_dump_pptable._entry_ptr.1071, !1505, !"_entry_ptr", i1 false, i1 false}
!1507 = !{ptr @beige_goby_dump_pptable._entry.1072, !1508, !"_entry", i1 false, i1 false}
!1508 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2280, i32 2}
!1509 = !{ptr @beige_goby_dump_pptable._entry_ptr.1073, !1508, !"_entry_ptr", i1 false, i1 false}
!1510 = !{ptr @beige_goby_dump_pptable._entry.1074, !1511, !"_entry", i1 false, i1 false}
!1511 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2281, i32 2}
!1512 = !{ptr @beige_goby_dump_pptable._entry_ptr.1075, !1511, !"_entry_ptr", i1 false, i1 false}
!1513 = !{ptr @beige_goby_dump_pptable._entry.1076, !1514, !"_entry", i1 false, i1 false}
!1514 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2282, i32 2}
!1515 = !{ptr @beige_goby_dump_pptable._entry_ptr.1077, !1514, !"_entry_ptr", i1 false, i1 false}
!1516 = !{ptr @beige_goby_dump_pptable._entry.1078, !1517, !"_entry", i1 false, i1 false}
!1517 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2283, i32 2}
!1518 = !{ptr @beige_goby_dump_pptable._entry_ptr.1079, !1517, !"_entry_ptr", i1 false, i1 false}
!1519 = !{ptr @beige_goby_dump_pptable._entry.1080, !1520, !"_entry", i1 false, i1 false}
!1520 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2285, i32 2}
!1521 = !{ptr @beige_goby_dump_pptable._entry_ptr.1081, !1520, !"_entry_ptr", i1 false, i1 false}
!1522 = !{ptr @beige_goby_dump_pptable._entry.1082, !1523, !"_entry", i1 false, i1 false}
!1523 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2287, i32 2}
!1524 = !{ptr @beige_goby_dump_pptable._entry_ptr.1083, !1523, !"_entry_ptr", i1 false, i1 false}
!1525 = !{ptr @beige_goby_dump_pptable._entry.1084, !1526, !"_entry", i1 false, i1 false}
!1526 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2289, i32 2}
!1527 = !{ptr @beige_goby_dump_pptable._entry_ptr.1085, !1526, !"_entry_ptr", i1 false, i1 false}
!1528 = !{ptr @beige_goby_dump_pptable._entry.1086, !1529, !"_entry", i1 false, i1 false}
!1529 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2290, i32 2}
!1530 = !{ptr @beige_goby_dump_pptable._entry_ptr.1087, !1529, !"_entry_ptr", i1 false, i1 false}
!1531 = !{ptr @beige_goby_dump_pptable._entry.1088, !1532, !"_entry", i1 false, i1 false}
!1532 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2291, i32 2}
!1533 = !{ptr @beige_goby_dump_pptable._entry_ptr.1089, !1532, !"_entry_ptr", i1 false, i1 false}
!1534 = !{ptr @beige_goby_dump_pptable._entry.1090, !1535, !"_entry", i1 false, i1 false}
!1535 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2292, i32 2}
!1536 = !{ptr @beige_goby_dump_pptable._entry_ptr.1091, !1535, !"_entry_ptr", i1 false, i1 false}
!1537 = !{ptr @beige_goby_dump_pptable._entry.1092, !1538, !"_entry", i1 false, i1 false}
!1538 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2294, i32 2}
!1539 = !{ptr @beige_goby_dump_pptable._entry_ptr.1093, !1538, !"_entry_ptr", i1 false, i1 false}
!1540 = !{ptr @beige_goby_dump_pptable._entry.1094, !1541, !"_entry", i1 false, i1 false}
!1541 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2295, i32 2}
!1542 = !{ptr @beige_goby_dump_pptable._entry_ptr.1095, !1541, !"_entry_ptr", i1 false, i1 false}
!1543 = !{ptr @beige_goby_dump_pptable._entry.1096, !1544, !"_entry", i1 false, i1 false}
!1544 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2297, i32 2}
!1545 = !{ptr @beige_goby_dump_pptable._entry_ptr.1097, !1544, !"_entry_ptr", i1 false, i1 false}
!1546 = !{ptr @beige_goby_dump_pptable._entry.1098, !1547, !"_entry", i1 false, i1 false}
!1547 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2298, i32 2}
!1548 = !{ptr @beige_goby_dump_pptable._entry_ptr.1099, !1547, !"_entry_ptr", i1 false, i1 false}
!1549 = !{ptr @beige_goby_dump_pptable._entry.1100, !1550, !"_entry", i1 false, i1 false}
!1550 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2299, i32 2}
!1551 = !{ptr @beige_goby_dump_pptable._entry_ptr.1101, !1550, !"_entry_ptr", i1 false, i1 false}
!1552 = !{ptr @beige_goby_dump_pptable._entry.1102, !1553, !"_entry", i1 false, i1 false}
!1553 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2300, i32 2}
!1554 = !{ptr @beige_goby_dump_pptable._entry_ptr.1103, !1553, !"_entry_ptr", i1 false, i1 false}
!1555 = !{ptr @beige_goby_dump_pptable._entry.1104, !1556, !"_entry", i1 false, i1 false}
!1556 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2301, i32 2}
!1557 = !{ptr @beige_goby_dump_pptable._entry_ptr.1105, !1556, !"_entry_ptr", i1 false, i1 false}
!1558 = !{ptr @beige_goby_dump_pptable._entry.1106, !1559, !"_entry", i1 false, i1 false}
!1559 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2302, i32 2}
!1560 = !{ptr @beige_goby_dump_pptable._entry_ptr.1107, !1559, !"_entry_ptr", i1 false, i1 false}
!1561 = !{ptr @beige_goby_dump_pptable._entry.1108, !1562, !"_entry", i1 false, i1 false}
!1562 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2303, i32 2}
!1563 = !{ptr @beige_goby_dump_pptable._entry_ptr.1109, !1562, !"_entry_ptr", i1 false, i1 false}
!1564 = !{ptr @beige_goby_dump_pptable._entry.1110, !1565, !"_entry", i1 false, i1 false}
!1565 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2304, i32 2}
!1566 = !{ptr @beige_goby_dump_pptable._entry_ptr.1111, !1565, !"_entry_ptr", i1 false, i1 false}
!1567 = !{ptr @beige_goby_dump_pptable._entry.1112, !1568, !"_entry", i1 false, i1 false}
!1568 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2306, i32 2}
!1569 = !{ptr @beige_goby_dump_pptable._entry_ptr.1113, !1568, !"_entry_ptr", i1 false, i1 false}
!1570 = !{ptr @beige_goby_dump_pptable._entry.1114, !1571, !"_entry", i1 false, i1 false}
!1571 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2327, i32 2}
!1572 = !{ptr @beige_goby_dump_pptable._entry_ptr.1115, !1571, !"_entry_ptr", i1 false, i1 false}
!1573 = !{ptr @beige_goby_dump_pptable._entry.1116, !1574, !"_entry", i1 false, i1 false}
!1574 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2348, i32 2}
!1575 = !{ptr @beige_goby_dump_pptable._entry_ptr.1117, !1574, !"_entry_ptr", i1 false, i1 false}
!1576 = !{ptr @beige_goby_dump_pptable._entry.1118, !1577, !"_entry", i1 false, i1 false}
!1577 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2369, i32 2}
!1578 = !{ptr @beige_goby_dump_pptable._entry_ptr.1119, !1577, !"_entry_ptr", i1 false, i1 false}
!1579 = !{ptr @beige_goby_dump_pptable._entry.1120, !1580, !"_entry", i1 false, i1 false}
!1580 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2390, i32 2}
!1581 = !{ptr @beige_goby_dump_pptable._entry_ptr.1121, !1580, !"_entry_ptr", i1 false, i1 false}
!1582 = !{ptr @beige_goby_dump_pptable._entry.1122, !1583, !"_entry", i1 false, i1 false}
!1583 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2411, i32 2}
!1584 = !{ptr @beige_goby_dump_pptable._entry_ptr.1123, !1583, !"_entry_ptr", i1 false, i1 false}
!1585 = !{ptr @beige_goby_dump_pptable._entry.1124, !1586, !"_entry", i1 false, i1 false}
!1586 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2432, i32 2}
!1587 = !{ptr @beige_goby_dump_pptable._entry_ptr.1125, !1586, !"_entry_ptr", i1 false, i1 false}
!1588 = !{ptr @beige_goby_dump_pptable._entry.1126, !1589, !"_entry", i1 false, i1 false}
!1589 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2453, i32 2}
!1590 = !{ptr @beige_goby_dump_pptable._entry_ptr.1127, !1589, !"_entry_ptr", i1 false, i1 false}
!1591 = !{ptr @beige_goby_dump_pptable._entry.1128, !1592, !"_entry", i1 false, i1 false}
!1592 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2474, i32 2}
!1593 = !{ptr @beige_goby_dump_pptable._entry_ptr.1129, !1592, !"_entry_ptr", i1 false, i1 false}
!1594 = !{ptr @beige_goby_dump_pptable._entry.1130, !1595, !"_entry", i1 false, i1 false}
!1595 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2476, i32 3}
!1596 = !{ptr @beige_goby_dump_pptable._entry_ptr.1131, !1595, !"_entry_ptr", i1 false, i1 false}
!1597 = !{ptr @beige_goby_dump_pptable._entry.1132, !1598, !"_entry", i1 false, i1 false}
!1598 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2478, i32 2}
!1599 = !{ptr @beige_goby_dump_pptable._entry_ptr.1133, !1598, !"_entry_ptr", i1 false, i1 false}
!1600 = !{ptr @beige_goby_dump_pptable._entry.1134, !1601, !"_entry", i1 false, i1 false}
!1601 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2480, i32 3}
!1602 = !{ptr @beige_goby_dump_pptable._entry_ptr.1135, !1601, !"_entry_ptr", i1 false, i1 false}
!1603 = !{ptr @beige_goby_dump_pptable._entry.1136, !1604, !"_entry", i1 false, i1 false}
!1604 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2482, i32 2}
!1605 = !{ptr @beige_goby_dump_pptable._entry_ptr.1137, !1604, !"_entry_ptr", i1 false, i1 false}
!1606 = !{ptr @beige_goby_dump_pptable._entry.1138, !1607, !"_entry", i1 false, i1 false}
!1607 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2484, i32 3}
!1608 = !{ptr @beige_goby_dump_pptable._entry_ptr.1139, !1607, !"_entry_ptr", i1 false, i1 false}
!1609 = !{ptr @beige_goby_dump_pptable._entry.1140, !1610, !"_entry", i1 false, i1 false}
!1610 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2486, i32 2}
!1611 = !{ptr @beige_goby_dump_pptable._entry_ptr.1141, !1610, !"_entry_ptr", i1 false, i1 false}
!1612 = !{ptr @beige_goby_dump_pptable._entry.1142, !1613, !"_entry", i1 false, i1 false}
!1613 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2488, i32 3}
!1614 = !{ptr @beige_goby_dump_pptable._entry_ptr.1143, !1613, !"_entry_ptr", i1 false, i1 false}
!1615 = !{ptr @beige_goby_dump_pptable._entry.1144, !1616, !"_entry", i1 false, i1 false}
!1616 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2490, i32 2}
!1617 = !{ptr @beige_goby_dump_pptable._entry_ptr.1145, !1616, !"_entry_ptr", i1 false, i1 false}
!1618 = !{ptr @beige_goby_dump_pptable._entry.1146, !1619, !"_entry", i1 false, i1 false}
!1619 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2492, i32 3}
!1620 = !{ptr @beige_goby_dump_pptable._entry_ptr.1147, !1619, !"_entry_ptr", i1 false, i1 false}
!1621 = !{ptr @beige_goby_dump_pptable._entry.1148, !1622, !"_entry", i1 false, i1 false}
!1622 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2494, i32 2}
!1623 = !{ptr @beige_goby_dump_pptable._entry_ptr.1149, !1622, !"_entry_ptr", i1 false, i1 false}
!1624 = !{ptr @beige_goby_dump_pptable._entry.1150, !1625, !"_entry", i1 false, i1 false}
!1625 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2496, i32 3}
!1626 = !{ptr @beige_goby_dump_pptable._entry_ptr.1151, !1625, !"_entry_ptr", i1 false, i1 false}
!1627 = !{ptr @beige_goby_dump_pptable._entry.1152, !1628, !"_entry", i1 false, i1 false}
!1628 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2498, i32 2}
!1629 = !{ptr @beige_goby_dump_pptable._entry_ptr.1153, !1628, !"_entry_ptr", i1 false, i1 false}
!1630 = !{ptr @beige_goby_dump_pptable._entry.1154, !1631, !"_entry", i1 false, i1 false}
!1631 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2499, i32 2}
!1632 = !{ptr @beige_goby_dump_pptable._entry_ptr.1155, !1631, !"_entry_ptr", i1 false, i1 false}
!1633 = !{ptr @beige_goby_dump_pptable._entry.1156, !1634, !"_entry", i1 false, i1 false}
!1634 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2500, i32 2}
!1635 = !{ptr @beige_goby_dump_pptable._entry_ptr.1157, !1634, !"_entry_ptr", i1 false, i1 false}
!1636 = !{ptr @beige_goby_dump_pptable._entry.1158, !1637, !"_entry", i1 false, i1 false}
!1637 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2501, i32 2}
!1638 = !{ptr @beige_goby_dump_pptable._entry_ptr.1159, !1637, !"_entry_ptr", i1 false, i1 false}
!1639 = !{ptr @beige_goby_dump_pptable._entry.1160, !1640, !"_entry", i1 false, i1 false}
!1640 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2502, i32 2}
!1641 = !{ptr @beige_goby_dump_pptable._entry_ptr.1161, !1640, !"_entry_ptr", i1 false, i1 false}
!1642 = !{ptr @beige_goby_dump_pptable._entry.1162, !1643, !"_entry", i1 false, i1 false}
!1643 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2503, i32 2}
!1644 = !{ptr @beige_goby_dump_pptable._entry_ptr.1163, !1643, !"_entry_ptr", i1 false, i1 false}
!1645 = !{ptr @beige_goby_dump_pptable._entry.1164, !1646, !"_entry", i1 false, i1 false}
!1646 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2504, i32 2}
!1647 = !{ptr @beige_goby_dump_pptable._entry_ptr.1165, !1646, !"_entry_ptr", i1 false, i1 false}
!1648 = !{ptr @beige_goby_dump_pptable._entry.1166, !1649, !"_entry", i1 false, i1 false}
!1649 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2505, i32 2}
!1650 = !{ptr @beige_goby_dump_pptable._entry_ptr.1167, !1649, !"_entry_ptr", i1 false, i1 false}
!1651 = !{ptr @beige_goby_dump_pptable._entry.1168, !1652, !"_entry", i1 false, i1 false}
!1652 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2506, i32 2}
!1653 = !{ptr @beige_goby_dump_pptable._entry_ptr.1169, !1652, !"_entry_ptr", i1 false, i1 false}
!1654 = !{ptr @beige_goby_dump_pptable._entry.1170, !1655, !"_entry", i1 false, i1 false}
!1655 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2508, i32 2}
!1656 = !{ptr @beige_goby_dump_pptable._entry_ptr.1171, !1655, !"_entry_ptr", i1 false, i1 false}
!1657 = !{ptr @beige_goby_dump_pptable._entry.1172, !1658, !"_entry", i1 false, i1 false}
!1658 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2510, i32 3}
!1659 = !{ptr @beige_goby_dump_pptable._entry_ptr.1173, !1658, !"_entry_ptr", i1 false, i1 false}
!1660 = !{ptr @beige_goby_dump_pptable._entry.1174, !1661, !"_entry", i1 false, i1 false}
!1661 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2512, i32 2}
!1662 = !{ptr @beige_goby_dump_pptable._entry_ptr.1175, !1661, !"_entry_ptr", i1 false, i1 false}
!1663 = !{ptr @beige_goby_dump_pptable._entry.1176, !1664, !"_entry", i1 false, i1 false}
!1664 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2513, i32 2}
!1665 = !{ptr @beige_goby_dump_pptable._entry_ptr.1177, !1664, !"_entry_ptr", i1 false, i1 false}
!1666 = !{ptr @beige_goby_dump_pptable._entry.1178, !1667, !"_entry", i1 false, i1 false}
!1667 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2515, i32 2}
!1668 = !{ptr @beige_goby_dump_pptable._entry_ptr.1179, !1667, !"_entry_ptr", i1 false, i1 false}
!1669 = !{ptr @beige_goby_dump_pptable._entry.1180, !1670, !"_entry", i1 false, i1 false}
!1670 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2517, i32 3}
!1671 = !{ptr @beige_goby_dump_pptable._entry_ptr.1181, !1670, !"_entry_ptr", i1 false, i1 false}
!1672 = !{ptr @beige_goby_dump_pptable._entry.1182, !1673, !"_entry", i1 false, i1 false}
!1673 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2519, i32 2}
!1674 = !{ptr @beige_goby_dump_pptable._entry_ptr.1183, !1673, !"_entry_ptr", i1 false, i1 false}
!1675 = !{ptr @beige_goby_dump_pptable._entry.1184, !1676, !"_entry", i1 false, i1 false}
!1676 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2521, i32 3}
!1677 = !{ptr @beige_goby_dump_pptable._entry_ptr.1185, !1676, !"_entry_ptr", i1 false, i1 false}
!1678 = !{ptr @beige_goby_dump_pptable._entry.1186, !1679, !"_entry", i1 false, i1 false}
!1679 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2523, i32 2}
!1680 = !{ptr @beige_goby_dump_pptable._entry_ptr.1187, !1679, !"_entry_ptr", i1 false, i1 false}
!1681 = !{ptr @beige_goby_dump_pptable._entry.1188, !1682, !"_entry", i1 false, i1 false}
!1682 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2525, i32 3}
!1683 = !{ptr @beige_goby_dump_pptable._entry_ptr.1189, !1682, !"_entry_ptr", i1 false, i1 false}
!1684 = !{ptr @beige_goby_dump_pptable._entry.1190, !1685, !"_entry", i1 false, i1 false}
!1685 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2527, i32 2}
!1686 = !{ptr @beige_goby_dump_pptable._entry_ptr.1191, !1685, !"_entry_ptr", i1 false, i1 false}
!1687 = !{ptr @beige_goby_dump_pptable._entry.1192, !1688, !"_entry", i1 false, i1 false}
!1688 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2529, i32 3}
!1689 = !{ptr @beige_goby_dump_pptable._entry_ptr.1193, !1688, !"_entry_ptr", i1 false, i1 false}
!1690 = !{ptr @beige_goby_dump_pptable._entry.1194, !1691, !"_entry", i1 false, i1 false}
!1691 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2531, i32 2}
!1692 = !{ptr @beige_goby_dump_pptable._entry_ptr.1195, !1691, !"_entry_ptr", i1 false, i1 false}
!1693 = !{ptr @beige_goby_dump_pptable._entry.1196, !1694, !"_entry", i1 false, i1 false}
!1694 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2532, i32 2}
!1695 = !{ptr @beige_goby_dump_pptable._entry_ptr.1197, !1694, !"_entry_ptr", i1 false, i1 false}
!1696 = !{ptr @beige_goby_dump_pptable._entry.1198, !1697, !"_entry", i1 false, i1 false}
!1697 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2533, i32 2}
!1698 = !{ptr @beige_goby_dump_pptable._entry_ptr.1199, !1697, !"_entry_ptr", i1 false, i1 false}
!1699 = !{ptr @beige_goby_dump_pptable._entry.1200, !1700, !"_entry", i1 false, i1 false}
!1700 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2534, i32 2}
!1701 = !{ptr @beige_goby_dump_pptable._entry_ptr.1201, !1700, !"_entry_ptr", i1 false, i1 false}
!1702 = !{ptr @beige_goby_dump_pptable._entry.1202, !1703, !"_entry", i1 false, i1 false}
!1703 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2535, i32 2}
!1704 = !{ptr @beige_goby_dump_pptable._entry_ptr.1203, !1703, !"_entry_ptr", i1 false, i1 false}
!1705 = !{ptr @beige_goby_dump_pptable._entry.1204, !1706, !"_entry", i1 false, i1 false}
!1706 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2537, i32 2}
!1707 = !{ptr @beige_goby_dump_pptable._entry_ptr.1205, !1706, !"_entry_ptr", i1 false, i1 false}
!1708 = !{ptr @beige_goby_dump_pptable._entry.1206, !1709, !"_entry", i1 false, i1 false}
!1709 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2539, i32 2}
!1710 = !{ptr @beige_goby_dump_pptable._entry_ptr.1207, !1709, !"_entry_ptr", i1 false, i1 false}
!1711 = !{ptr @beige_goby_dump_pptable._entry.1208, !1712, !"_entry", i1 false, i1 false}
!1712 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2540, i32 2}
!1713 = !{ptr @beige_goby_dump_pptable._entry_ptr.1209, !1712, !"_entry_ptr", i1 false, i1 false}
!1714 = !{ptr @beige_goby_dump_pptable._entry.1210, !1715, !"_entry", i1 false, i1 false}
!1715 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2541, i32 2}
!1716 = !{ptr @beige_goby_dump_pptable._entry_ptr.1211, !1715, !"_entry_ptr", i1 false, i1 false}
!1717 = !{ptr @beige_goby_dump_pptable._entry.1212, !1718, !"_entry", i1 false, i1 false}
!1718 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2542, i32 2}
!1719 = !{ptr @beige_goby_dump_pptable._entry_ptr.1213, !1718, !"_entry_ptr", i1 false, i1 false}
!1720 = !{ptr @beige_goby_dump_pptable._entry.1214, !1721, !"_entry", i1 false, i1 false}
!1721 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2543, i32 2}
!1722 = !{ptr @beige_goby_dump_pptable._entry_ptr.1215, !1721, !"_entry_ptr", i1 false, i1 false}
!1723 = !{ptr @beige_goby_dump_pptable._entry.1216, !1724, !"_entry", i1 false, i1 false}
!1724 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2544, i32 2}
!1725 = !{ptr @beige_goby_dump_pptable._entry_ptr.1217, !1724, !"_entry_ptr", i1 false, i1 false}
!1726 = !{ptr @beige_goby_dump_pptable._entry.1218, !1727, !"_entry", i1 false, i1 false}
!1727 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2545, i32 2}
!1728 = !{ptr @beige_goby_dump_pptable._entry_ptr.1219, !1727, !"_entry_ptr", i1 false, i1 false}
!1729 = !{ptr @beige_goby_dump_pptable._entry.1220, !1730, !"_entry", i1 false, i1 false}
!1730 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2546, i32 2}
!1731 = !{ptr @beige_goby_dump_pptable._entry_ptr.1221, !1730, !"_entry_ptr", i1 false, i1 false}
!1732 = !{ptr @beige_goby_dump_pptable._entry.1222, !1733, !"_entry", i1 false, i1 false}
!1733 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2547, i32 2}
!1734 = !{ptr @beige_goby_dump_pptable._entry_ptr.1223, !1733, !"_entry_ptr", i1 false, i1 false}
!1735 = !{ptr @beige_goby_dump_pptable._entry.1224, !1736, !"_entry", i1 false, i1 false}
!1736 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2548, i32 2}
!1737 = !{ptr @beige_goby_dump_pptable._entry_ptr.1225, !1736, !"_entry_ptr", i1 false, i1 false}
!1738 = !{ptr @beige_goby_dump_pptable._entry.1226, !1739, !"_entry", i1 false, i1 false}
!1739 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2549, i32 2}
!1740 = !{ptr @beige_goby_dump_pptable._entry_ptr.1227, !1739, !"_entry_ptr", i1 false, i1 false}
!1741 = !{ptr @beige_goby_dump_pptable._entry.1228, !1742, !"_entry", i1 false, i1 false}
!1742 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2551, i32 2}
!1743 = !{ptr @beige_goby_dump_pptable._entry_ptr.1229, !1742, !"_entry_ptr", i1 false, i1 false}
!1744 = !{ptr @beige_goby_dump_pptable._entry.1230, !1745, !"_entry", i1 false, i1 false}
!1745 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2552, i32 2}
!1746 = !{ptr @beige_goby_dump_pptable._entry_ptr.1231, !1745, !"_entry_ptr", i1 false, i1 false}
!1747 = !{ptr @beige_goby_dump_pptable._entry.1232, !1748, !"_entry", i1 false, i1 false}
!1748 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2553, i32 2}
!1749 = !{ptr @beige_goby_dump_pptable._entry_ptr.1233, !1748, !"_entry_ptr", i1 false, i1 false}
!1750 = !{ptr @beige_goby_dump_pptable._entry.1234, !1751, !"_entry", i1 false, i1 false}
!1751 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2554, i32 2}
!1752 = !{ptr @beige_goby_dump_pptable._entry_ptr.1235, !1751, !"_entry_ptr", i1 false, i1 false}
!1753 = !{ptr @beige_goby_dump_pptable._entry.1236, !1754, !"_entry", i1 false, i1 false}
!1754 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2555, i32 2}
!1755 = !{ptr @beige_goby_dump_pptable._entry_ptr.1237, !1754, !"_entry_ptr", i1 false, i1 false}
!1756 = !{ptr @beige_goby_dump_pptable._entry.1238, !1757, !"_entry", i1 false, i1 false}
!1757 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2556, i32 2}
!1758 = !{ptr @beige_goby_dump_pptable._entry_ptr.1239, !1757, !"_entry_ptr", i1 false, i1 false}
!1759 = !{ptr @beige_goby_dump_pptable._entry.1240, !1760, !"_entry", i1 false, i1 false}
!1760 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2558, i32 2}
!1761 = !{ptr @beige_goby_dump_pptable._entry_ptr.1241, !1760, !"_entry_ptr", i1 false, i1 false}
!1762 = !{ptr @beige_goby_dump_pptable._entry.1242, !1763, !"_entry", i1 false, i1 false}
!1763 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2559, i32 2}
!1764 = !{ptr @beige_goby_dump_pptable._entry_ptr.1243, !1763, !"_entry_ptr", i1 false, i1 false}
!1765 = !{ptr @beige_goby_dump_pptable._entry.1244, !1766, !"_entry", i1 false, i1 false}
!1766 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2560, i32 2}
!1767 = !{ptr @beige_goby_dump_pptable._entry_ptr.1245, !1766, !"_entry_ptr", i1 false, i1 false}
!1768 = !{ptr @beige_goby_dump_pptable._entry.1246, !1769, !"_entry", i1 false, i1 false}
!1769 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2561, i32 2}
!1770 = !{ptr @beige_goby_dump_pptable._entry_ptr.1247, !1769, !"_entry_ptr", i1 false, i1 false}
!1771 = !{ptr @beige_goby_dump_pptable._entry.1248, !1772, !"_entry", i1 false, i1 false}
!1772 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2562, i32 2}
!1773 = !{ptr @beige_goby_dump_pptable._entry_ptr.1249, !1772, !"_entry_ptr", i1 false, i1 false}
!1774 = !{ptr @beige_goby_dump_pptable._entry.1250, !1775, !"_entry", i1 false, i1 false}
!1775 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2564, i32 2}
!1776 = !{ptr @beige_goby_dump_pptable._entry_ptr.1251, !1775, !"_entry_ptr", i1 false, i1 false}
!1777 = !{ptr @beige_goby_dump_pptable._entry.1252, !1778, !"_entry", i1 false, i1 false}
!1778 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2566, i32 3}
!1779 = !{ptr @beige_goby_dump_pptable._entry_ptr.1253, !1778, !"_entry_ptr", i1 false, i1 false}
!1780 = !{ptr @beige_goby_dump_pptable._entry.1254, !1781, !"_entry", i1 false, i1 false}
!1781 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2568, i32 2}
!1782 = !{ptr @beige_goby_dump_pptable._entry_ptr.1255, !1781, !"_entry_ptr", i1 false, i1 false}
!1783 = !{ptr @beige_goby_dump_pptable._entry.1256, !1784, !"_entry", i1 false, i1 false}
!1784 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2569, i32 2}
!1785 = !{ptr @beige_goby_dump_pptable._entry_ptr.1257, !1784, !"_entry_ptr", i1 false, i1 false}
!1786 = !{ptr @beige_goby_dump_pptable._entry.1258, !1787, !"_entry", i1 false, i1 false}
!1787 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2570, i32 2}
!1788 = !{ptr @beige_goby_dump_pptable._entry_ptr.1259, !1787, !"_entry_ptr", i1 false, i1 false}
!1789 = !{ptr @beige_goby_dump_pptable._entry.1260, !1790, !"_entry", i1 false, i1 false}
!1790 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2571, i32 2}
!1791 = !{ptr @beige_goby_dump_pptable._entry_ptr.1261, !1790, !"_entry_ptr", i1 false, i1 false}
!1792 = !{ptr @beige_goby_dump_pptable._entry.1262, !1793, !"_entry", i1 false, i1 false}
!1793 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2573, i32 2}
!1794 = !{ptr @beige_goby_dump_pptable._entry_ptr.1263, !1793, !"_entry_ptr", i1 false, i1 false}
!1795 = !{ptr @beige_goby_dump_pptable._entry.1264, !1796, !"_entry", i1 false, i1 false}
!1796 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2575, i32 3}
!1797 = !{ptr @beige_goby_dump_pptable._entry_ptr.1265, !1796, !"_entry_ptr", i1 false, i1 false}
!1798 = !{ptr @beige_goby_dump_pptable._entry.1266, !1799, !"_entry", i1 false, i1 false}
!1799 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2577, i32 2}
!1800 = !{ptr @beige_goby_dump_pptable._entry_ptr.1267, !1799, !"_entry_ptr", i1 false, i1 false}
!1801 = !{ptr @beige_goby_dump_pptable._entry.1268, !1802, !"_entry", i1 false, i1 false}
!1802 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2578, i32 2}
!1803 = !{ptr @beige_goby_dump_pptable._entry_ptr.1269, !1802, !"_entry_ptr", i1 false, i1 false}
!1804 = !{ptr @beige_goby_dump_pptable._entry.1270, !1805, !"_entry", i1 false, i1 false}
!1805 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2580, i32 2}
!1806 = !{ptr @beige_goby_dump_pptable._entry_ptr.1271, !1805, !"_entry_ptr", i1 false, i1 false}
!1807 = !{ptr @beige_goby_dump_pptable._entry.1272, !1808, !"_entry", i1 false, i1 false}
!1808 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2582, i32 2}
!1809 = !{ptr @beige_goby_dump_pptable._entry_ptr.1273, !1808, !"_entry_ptr", i1 false, i1 false}
!1810 = !{ptr @beige_goby_dump_pptable._entry.1274, !1811, !"_entry", i1 false, i1 false}
!1811 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2583, i32 2}
!1812 = !{ptr @beige_goby_dump_pptable._entry_ptr.1275, !1811, !"_entry_ptr", i1 false, i1 false}
!1813 = !{ptr @beige_goby_dump_pptable._entry.1276, !1814, !"_entry", i1 false, i1 false}
!1814 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2585, i32 2}
!1815 = !{ptr @beige_goby_dump_pptable._entry_ptr.1277, !1814, !"_entry_ptr", i1 false, i1 false}
!1816 = !{ptr @beige_goby_dump_pptable._entry.1278, !1817, !"_entry", i1 false, i1 false}
!1817 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2587, i32 2}
!1818 = !{ptr @beige_goby_dump_pptable._entry_ptr.1279, !1817, !"_entry_ptr", i1 false, i1 false}
!1819 = !{ptr @beige_goby_dump_pptable._entry.1280, !1820, !"_entry", i1 false, i1 false}
!1820 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2588, i32 2}
!1821 = !{ptr @beige_goby_dump_pptable._entry_ptr.1281, !1820, !"_entry_ptr", i1 false, i1 false}
!1822 = !{ptr @beige_goby_dump_pptable._entry.1282, !1823, !"_entry", i1 false, i1 false}
!1823 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2590, i32 2}
!1824 = !{ptr @beige_goby_dump_pptable._entry_ptr.1283, !1823, !"_entry_ptr", i1 false, i1 false}
!1825 = !{ptr @beige_goby_dump_pptable._entry.1284, !1826, !"_entry", i1 false, i1 false}
!1826 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2592, i32 3}
!1827 = !{ptr @beige_goby_dump_pptable._entry_ptr.1285, !1826, !"_entry_ptr", i1 false, i1 false}
!1828 = !{ptr @beige_goby_dump_pptable._entry.1286, !1829, !"_entry", i1 false, i1 false}
!1829 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2594, i32 2}
!1830 = !{ptr @beige_goby_dump_pptable._entry_ptr.1287, !1829, !"_entry_ptr", i1 false, i1 false}
!1831 = !{ptr @beige_goby_dump_pptable._entry.1288, !1832, !"_entry", i1 false, i1 false}
!1832 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2596, i32 3}
!1833 = !{ptr @beige_goby_dump_pptable._entry_ptr.1289, !1832, !"_entry_ptr", i1 false, i1 false}
!1834 = !{ptr @beige_goby_dump_pptable._entry.1290, !1835, !"_entry", i1 false, i1 false}
!1835 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2598, i32 2}
!1836 = !{ptr @beige_goby_dump_pptable._entry_ptr.1291, !1835, !"_entry_ptr", i1 false, i1 false}
!1837 = !{ptr @beige_goby_dump_pptable._entry.1292, !1838, !"_entry", i1 false, i1 false}
!1838 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2600, i32 3}
!1839 = !{ptr @beige_goby_dump_pptable._entry_ptr.1293, !1838, !"_entry_ptr", i1 false, i1 false}
!1840 = !{ptr @beige_goby_dump_pptable._entry.1294, !1841, !"_entry", i1 false, i1 false}
!1841 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2602, i32 2}
!1842 = !{ptr @beige_goby_dump_pptable._entry_ptr.1295, !1841, !"_entry_ptr", i1 false, i1 false}
!1843 = !{ptr @beige_goby_dump_pptable._entry.1296, !1844, !"_entry", i1 false, i1 false}
!1844 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2603, i32 2}
!1845 = !{ptr @beige_goby_dump_pptable._entry_ptr.1297, !1844, !"_entry_ptr", i1 false, i1 false}
!1846 = !{ptr @beige_goby_dump_pptable._entry.1298, !1847, !"_entry", i1 false, i1 false}
!1847 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2605, i32 2}
!1848 = !{ptr @beige_goby_dump_pptable._entry_ptr.1299, !1847, !"_entry_ptr", i1 false, i1 false}
!1849 = !{ptr @beige_goby_dump_pptable._entry.1300, !1850, !"_entry", i1 false, i1 false}
!1850 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2607, i32 3}
!1851 = !{ptr @beige_goby_dump_pptable._entry_ptr.1301, !1850, !"_entry_ptr", i1 false, i1 false}
!1852 = !{ptr @beige_goby_dump_pptable._entry.1302, !1853, !"_entry", i1 false, i1 false}
!1853 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2609, i32 2}
!1854 = !{ptr @beige_goby_dump_pptable._entry_ptr.1303, !1853, !"_entry_ptr", i1 false, i1 false}
!1855 = !{ptr @beige_goby_dump_pptable._entry.1304, !1856, !"_entry", i1 false, i1 false}
!1856 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2610, i32 2}
!1857 = !{ptr @beige_goby_dump_pptable._entry_ptr.1305, !1856, !"_entry_ptr", i1 false, i1 false}
!1858 = !{ptr @beige_goby_dump_pptable._entry.1306, !1859, !"_entry", i1 false, i1 false}
!1859 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2611, i32 2}
!1860 = !{ptr @beige_goby_dump_pptable._entry_ptr.1307, !1859, !"_entry_ptr", i1 false, i1 false}
!1861 = !{ptr @beige_goby_dump_pptable._entry.1308, !1862, !"_entry", i1 false, i1 false}
!1862 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2612, i32 2}
!1863 = !{ptr @beige_goby_dump_pptable._entry_ptr.1309, !1862, !"_entry_ptr", i1 false, i1 false}
!1864 = !{ptr @beige_goby_dump_pptable._entry.1310, !1865, !"_entry", i1 false, i1 false}
!1865 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2613, i32 2}
!1866 = !{ptr @beige_goby_dump_pptable._entry_ptr.1311, !1865, !"_entry_ptr", i1 false, i1 false}
!1867 = !{ptr @beige_goby_dump_pptable._entry.1312, !1868, !"_entry", i1 false, i1 false}
!1868 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2614, i32 2}
!1869 = !{ptr @beige_goby_dump_pptable._entry_ptr.1313, !1868, !"_entry_ptr", i1 false, i1 false}
!1870 = !{ptr @beige_goby_dump_pptable._entry.1314, !1871, !"_entry", i1 false, i1 false}
!1871 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2615, i32 2}
!1872 = !{ptr @beige_goby_dump_pptable._entry_ptr.1315, !1871, !"_entry_ptr", i1 false, i1 false}
!1873 = !{ptr @beige_goby_dump_pptable._entry.1316, !1874, !"_entry", i1 false, i1 false}
!1874 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2616, i32 2}
!1875 = !{ptr @beige_goby_dump_pptable._entry_ptr.1317, !1874, !"_entry_ptr", i1 false, i1 false}
!1876 = !{ptr @beige_goby_dump_pptable._entry.1318, !1877, !"_entry", i1 false, i1 false}
!1877 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2617, i32 2}
!1878 = !{ptr @beige_goby_dump_pptable._entry_ptr.1319, !1877, !"_entry_ptr", i1 false, i1 false}
!1879 = !{ptr @beige_goby_dump_pptable._entry.1320, !1880, !"_entry", i1 false, i1 false}
!1880 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2618, i32 2}
!1881 = !{ptr @beige_goby_dump_pptable._entry_ptr.1321, !1880, !"_entry_ptr", i1 false, i1 false}
!1882 = !{ptr @beige_goby_dump_pptable._entry.1322, !1883, !"_entry", i1 false, i1 false}
!1883 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2619, i32 2}
!1884 = !{ptr @beige_goby_dump_pptable._entry_ptr.1323, !1883, !"_entry_ptr", i1 false, i1 false}
!1885 = !{ptr @beige_goby_dump_pptable._entry.1324, !1886, !"_entry", i1 false, i1 false}
!1886 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2620, i32 2}
!1887 = !{ptr @beige_goby_dump_pptable._entry_ptr.1325, !1886, !"_entry_ptr", i1 false, i1 false}
!1888 = !{ptr @beige_goby_dump_pptable._entry.1326, !1889, !"_entry", i1 false, i1 false}
!1889 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2622, i32 2}
!1890 = !{ptr @beige_goby_dump_pptable._entry_ptr.1327, !1889, !"_entry_ptr", i1 false, i1 false}
!1891 = !{ptr @beige_goby_dump_pptable._entry.1328, !1892, !"_entry", i1 false, i1 false}
!1892 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2623, i32 2}
!1893 = !{ptr @beige_goby_dump_pptable._entry_ptr.1329, !1892, !"_entry_ptr", i1 false, i1 false}
!1894 = !{ptr @beige_goby_dump_pptable._entry.1330, !1895, !"_entry", i1 false, i1 false}
!1895 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2624, i32 2}
!1896 = !{ptr @beige_goby_dump_pptable._entry_ptr.1331, !1895, !"_entry_ptr", i1 false, i1 false}
!1897 = !{ptr @beige_goby_dump_pptable._entry.1332, !1898, !"_entry", i1 false, i1 false}
!1898 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2625, i32 2}
!1899 = !{ptr @beige_goby_dump_pptable._entry_ptr.1333, !1898, !"_entry_ptr", i1 false, i1 false}
!1900 = !{ptr @beige_goby_dump_pptable._entry.1334, !1901, !"_entry", i1 false, i1 false}
!1901 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2627, i32 2}
!1902 = !{ptr @beige_goby_dump_pptable._entry_ptr.1335, !1901, !"_entry_ptr", i1 false, i1 false}
!1903 = !{ptr @beige_goby_dump_pptable._entry.1336, !1904, !"_entry", i1 false, i1 false}
!1904 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2628, i32 2}
!1905 = !{ptr @beige_goby_dump_pptable._entry_ptr.1337, !1904, !"_entry_ptr", i1 false, i1 false}
!1906 = !{ptr @beige_goby_dump_pptable._entry.1338, !1907, !"_entry", i1 false, i1 false}
!1907 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2629, i32 2}
!1908 = !{ptr @beige_goby_dump_pptable._entry_ptr.1339, !1907, !"_entry_ptr", i1 false, i1 false}
!1909 = !{ptr @beige_goby_dump_pptable._entry.1340, !1910, !"_entry", i1 false, i1 false}
!1910 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2630, i32 2}
!1911 = !{ptr @beige_goby_dump_pptable._entry_ptr.1341, !1910, !"_entry_ptr", i1 false, i1 false}
!1912 = !{ptr @beige_goby_dump_pptable._entry.1342, !1913, !"_entry", i1 false, i1 false}
!1913 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2632, i32 2}
!1914 = !{ptr @beige_goby_dump_pptable._entry_ptr.1343, !1913, !"_entry_ptr", i1 false, i1 false}
!1915 = !{ptr @beige_goby_dump_pptable._entry.1344, !1916, !"_entry", i1 false, i1 false}
!1916 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2636, i32 2}
!1917 = !{ptr @beige_goby_dump_pptable._entry_ptr.1345, !1916, !"_entry_ptr", i1 false, i1 false}
!1918 = !{ptr @beige_goby_dump_pptable._entry.1346, !1919, !"_entry", i1 false, i1 false}
!1919 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2640, i32 2}
!1920 = !{ptr @beige_goby_dump_pptable._entry_ptr.1347, !1919, !"_entry_ptr", i1 false, i1 false}
!1921 = !{ptr @beige_goby_dump_pptable._entry.1348, !1922, !"_entry", i1 false, i1 false}
!1922 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2644, i32 2}
!1923 = !{ptr @beige_goby_dump_pptable._entry_ptr.1349, !1922, !"_entry_ptr", i1 false, i1 false}
!1924 = !{ptr @beige_goby_dump_pptable._entry.1350, !1925, !"_entry", i1 false, i1 false}
!1925 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2648, i32 2}
!1926 = !{ptr @beige_goby_dump_pptable._entry_ptr.1351, !1925, !"_entry_ptr", i1 false, i1 false}
!1927 = !{ptr @beige_goby_dump_pptable._entry.1352, !1928, !"_entry", i1 false, i1 false}
!1928 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2652, i32 2}
!1929 = !{ptr @beige_goby_dump_pptable._entry_ptr.1353, !1928, !"_entry_ptr", i1 false, i1 false}
!1930 = !{ptr @beige_goby_dump_pptable._entry.1354, !1931, !"_entry", i1 false, i1 false}
!1931 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2655, i32 2}
!1932 = !{ptr @beige_goby_dump_pptable._entry_ptr.1355, !1931, !"_entry_ptr", i1 false, i1 false}
!1933 = !{ptr @beige_goby_dump_pptable._entry.1356, !1934, !"_entry", i1 false, i1 false}
!1934 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2659, i32 2}
!1935 = !{ptr @beige_goby_dump_pptable._entry_ptr.1357, !1934, !"_entry_ptr", i1 false, i1 false}
!1936 = !{ptr @beige_goby_dump_pptable._entry.1358, !1937, !"_entry", i1 false, i1 false}
!1937 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2661, i32 3}
!1938 = !{ptr @beige_goby_dump_pptable._entry_ptr.1359, !1937, !"_entry_ptr", i1 false, i1 false}
!1939 = !{ptr @beige_goby_dump_pptable._entry.1360, !1940, !"_entry", i1 false, i1 false}
!1940 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2663, i32 3}
!1941 = !{ptr @beige_goby_dump_pptable._entry_ptr.1361, !1940, !"_entry_ptr", i1 false, i1 false}
!1942 = !{ptr @beige_goby_dump_pptable._entry.1362, !1943, !"_entry", i1 false, i1 false}
!1943 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2667, i32 2}
!1944 = !{ptr @beige_goby_dump_pptable._entry_ptr.1363, !1943, !"_entry_ptr", i1 false, i1 false}
!1945 = !{ptr @beige_goby_dump_pptable._entry.1364, !1946, !"_entry", i1 false, i1 false}
!1946 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2671, i32 2}
!1947 = !{ptr @beige_goby_dump_pptable._entry_ptr.1365, !1946, !"_entry_ptr", i1 false, i1 false}
!1948 = !{ptr @beige_goby_dump_pptable._entry.1366, !1949, !"_entry", i1 false, i1 false}
!1949 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2676, i32 2}
!1950 = !{ptr @beige_goby_dump_pptable._entry_ptr.1367, !1949, !"_entry_ptr", i1 false, i1 false}
!1951 = !{ptr @beige_goby_dump_pptable._entry.1368, !1952, !"_entry", i1 false, i1 false}
!1952 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2677, i32 2}
!1953 = !{ptr @beige_goby_dump_pptable._entry_ptr.1369, !1952, !"_entry_ptr", i1 false, i1 false}
!1954 = !{ptr @beige_goby_dump_pptable._entry.1370, !1955, !"_entry", i1 false, i1 false}
!1955 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2679, i32 2}
!1956 = !{ptr @beige_goby_dump_pptable._entry_ptr.1371, !1955, !"_entry_ptr", i1 false, i1 false}
!1957 = !{ptr @beige_goby_dump_pptable._entry.1372, !1958, !"_entry", i1 false, i1 false}
!1958 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2680, i32 2}
!1959 = !{ptr @beige_goby_dump_pptable._entry_ptr.1373, !1958, !"_entry_ptr", i1 false, i1 false}
!1960 = !{ptr @beige_goby_dump_pptable._entry.1374, !1961, !"_entry", i1 false, i1 false}
!1961 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2681, i32 2}
!1962 = !{ptr @beige_goby_dump_pptable._entry_ptr.1375, !1961, !"_entry_ptr", i1 false, i1 false}
!1963 = !{ptr @beige_goby_dump_pptable._entry.1376, !1964, !"_entry", i1 false, i1 false}
!1964 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2682, i32 2}
!1965 = !{ptr @beige_goby_dump_pptable._entry_ptr.1377, !1964, !"_entry_ptr", i1 false, i1 false}
!1966 = !{ptr @beige_goby_dump_pptable._entry.1378, !1967, !"_entry", i1 false, i1 false}
!1967 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2684, i32 2}
!1968 = !{ptr @beige_goby_dump_pptable._entry_ptr.1379, !1967, !"_entry_ptr", i1 false, i1 false}
!1969 = !{ptr @beige_goby_dump_pptable._entry.1380, !1970, !"_entry", i1 false, i1 false}
!1970 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2685, i32 2}
!1971 = !{ptr @beige_goby_dump_pptable._entry_ptr.1381, !1970, !"_entry_ptr", i1 false, i1 false}
!1972 = !{ptr @beige_goby_dump_pptable._entry.1382, !1973, !"_entry", i1 false, i1 false}
!1973 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2686, i32 2}
!1974 = !{ptr @beige_goby_dump_pptable._entry_ptr.1383, !1973, !"_entry_ptr", i1 false, i1 false}
!1975 = !{ptr @beige_goby_dump_pptable._entry.1384, !1976, !"_entry", i1 false, i1 false}
!1976 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2687, i32 2}
!1977 = !{ptr @beige_goby_dump_pptable._entry_ptr.1385, !1976, !"_entry_ptr", i1 false, i1 false}
!1978 = !{ptr @beige_goby_dump_pptable._entry.1386, !1979, !"_entry", i1 false, i1 false}
!1979 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2689, i32 2}
!1980 = !{ptr @beige_goby_dump_pptable._entry_ptr.1387, !1979, !"_entry_ptr", i1 false, i1 false}
!1981 = !{ptr @beige_goby_dump_pptable._entry.1388, !1982, !"_entry", i1 false, i1 false}
!1982 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2690, i32 2}
!1983 = !{ptr @beige_goby_dump_pptable._entry_ptr.1389, !1982, !"_entry_ptr", i1 false, i1 false}
!1984 = !{ptr @beige_goby_dump_pptable._entry.1390, !1985, !"_entry", i1 false, i1 false}
!1985 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2692, i32 2}
!1986 = !{ptr @beige_goby_dump_pptable._entry_ptr.1391, !1985, !"_entry_ptr", i1 false, i1 false}
!1987 = !{ptr @beige_goby_dump_pptable._entry.1392, !1988, !"_entry", i1 false, i1 false}
!1988 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2694, i32 3}
!1989 = !{ptr @beige_goby_dump_pptable._entry_ptr.1393, !1988, !"_entry_ptr", i1 false, i1 false}
!1990 = !{ptr @beige_goby_dump_pptable._entry.1394, !1991, !"_entry", i1 false, i1 false}
!1991 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2695, i32 2}
!1992 = !{ptr @beige_goby_dump_pptable._entry_ptr.1395, !1991, !"_entry_ptr", i1 false, i1 false}
!1993 = !{ptr @beige_goby_dump_pptable._entry.1396, !1994, !"_entry", i1 false, i1 false}
!1994 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2696, i32 2}
!1995 = !{ptr @beige_goby_dump_pptable._entry_ptr.1397, !1994, !"_entry_ptr", i1 false, i1 false}
!1996 = !{ptr @beige_goby_dump_pptable._entry.1398, !1997, !"_entry", i1 false, i1 false}
!1997 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2698, i32 2}
!1998 = !{ptr @beige_goby_dump_pptable._entry_ptr.1399, !1997, !"_entry_ptr", i1 false, i1 false}
!1999 = !{ptr @beige_goby_dump_pptable._entry.1400, !2000, !"_entry", i1 false, i1 false}
!2000 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2699, i32 2}
!2001 = !{ptr @beige_goby_dump_pptable._entry_ptr.1401, !2000, !"_entry_ptr", i1 false, i1 false}
!2002 = !{ptr @beige_goby_dump_pptable._entry.1402, !2003, !"_entry", i1 false, i1 false}
!2003 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2703, i32 2}
!2004 = !{ptr @beige_goby_dump_pptable._entry_ptr.1403, !2003, !"_entry_ptr", i1 false, i1 false}
!2005 = !{ptr @beige_goby_dump_pptable._entry.1404, !2006, !"_entry", i1 false, i1 false}
!2006 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2707, i32 2}
!2007 = !{ptr @beige_goby_dump_pptable._entry_ptr.1405, !2006, !"_entry_ptr", i1 false, i1 false}
!2008 = !{ptr @beige_goby_dump_pptable._entry.1406, !2009, !"_entry", i1 false, i1 false}
!2009 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2711, i32 2}
!2010 = !{ptr @beige_goby_dump_pptable._entry_ptr.1407, !2009, !"_entry_ptr", i1 false, i1 false}
!2011 = !{ptr @beige_goby_dump_pptable._entry.1408, !2012, !"_entry", i1 false, i1 false}
!2012 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2716, i32 2}
!2013 = !{ptr @beige_goby_dump_pptable._entry_ptr.1409, !2012, !"_entry_ptr", i1 false, i1 false}
!2014 = !{ptr @beige_goby_dump_pptable._entry.1410, !2015, !"_entry", i1 false, i1 false}
!2015 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2717, i32 2}
!2016 = !{ptr @beige_goby_dump_pptable._entry_ptr.1411, !2015, !"_entry_ptr", i1 false, i1 false}
!2017 = !{ptr @beige_goby_dump_pptable._entry.1412, !2018, !"_entry", i1 false, i1 false}
!2018 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2718, i32 2}
!2019 = !{ptr @beige_goby_dump_pptable._entry_ptr.1413, !2018, !"_entry_ptr", i1 false, i1 false}
!2020 = !{ptr @beige_goby_dump_pptable._entry.1414, !2021, !"_entry", i1 false, i1 false}
!2021 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2719, i32 2}
!2022 = !{ptr @beige_goby_dump_pptable._entry_ptr.1415, !2021, !"_entry_ptr", i1 false, i1 false}
!2023 = !{ptr @beige_goby_dump_pptable._entry.1416, !2024, !"_entry", i1 false, i1 false}
!2024 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2720, i32 2}
!2025 = !{ptr @beige_goby_dump_pptable._entry_ptr.1417, !2024, !"_entry_ptr", i1 false, i1 false}
!2026 = !{ptr @beige_goby_dump_pptable._entry.1418, !2027, !"_entry", i1 false, i1 false}
!2027 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2721, i32 2}
!2028 = !{ptr @beige_goby_dump_pptable._entry_ptr.1419, !2027, !"_entry_ptr", i1 false, i1 false}
!2029 = !{ptr @beige_goby_dump_pptable._entry.1420, !2030, !"_entry", i1 false, i1 false}
!2030 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2722, i32 2}
!2031 = !{ptr @beige_goby_dump_pptable._entry_ptr.1421, !2030, !"_entry_ptr", i1 false, i1 false}
!2032 = !{ptr @beige_goby_dump_pptable._entry.1422, !2033, !"_entry", i1 false, i1 false}
!2033 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2723, i32 2}
!2034 = !{ptr @beige_goby_dump_pptable._entry_ptr.1423, !2033, !"_entry_ptr", i1 false, i1 false}
!2035 = !{ptr @beige_goby_dump_pptable._entry.1424, !2036, !"_entry", i1 false, i1 false}
!2036 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2725, i32 2}
!2037 = !{ptr @beige_goby_dump_pptable._entry_ptr.1425, !2036, !"_entry_ptr", i1 false, i1 false}
!2038 = !{ptr @beige_goby_dump_pptable._entry.1426, !2039, !"_entry", i1 false, i1 false}
!2039 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2726, i32 2}
!2040 = !{ptr @beige_goby_dump_pptable._entry_ptr.1427, !2039, !"_entry_ptr", i1 false, i1 false}
!2041 = !{ptr @beige_goby_dump_pptable._entry.1428, !2042, !"_entry", i1 false, i1 false}
!2042 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2727, i32 2}
!2043 = !{ptr @beige_goby_dump_pptable._entry_ptr.1429, !2042, !"_entry_ptr", i1 false, i1 false}
!2044 = !{ptr @beige_goby_dump_pptable._entry.1430, !2045, !"_entry", i1 false, i1 false}
!2045 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2728, i32 2}
!2046 = !{ptr @beige_goby_dump_pptable._entry_ptr.1431, !2045, !"_entry_ptr", i1 false, i1 false}
!2047 = !{ptr @beige_goby_dump_pptable._entry.1432, !2048, !"_entry", i1 false, i1 false}
!2048 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2729, i32 2}
!2049 = !{ptr @beige_goby_dump_pptable._entry_ptr.1433, !2048, !"_entry_ptr", i1 false, i1 false}
!2050 = !{ptr @beige_goby_dump_pptable._entry.1434, !2051, !"_entry", i1 false, i1 false}
!2051 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2730, i32 2}
!2052 = !{ptr @beige_goby_dump_pptable._entry_ptr.1435, !2051, !"_entry_ptr", i1 false, i1 false}
!2053 = !{ptr @beige_goby_dump_pptable._entry.1436, !2054, !"_entry", i1 false, i1 false}
!2054 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2733, i32 3}
!2055 = !{ptr @beige_goby_dump_pptable._entry_ptr.1437, !2054, !"_entry_ptr", i1 false, i1 false}
!2056 = !{ptr @beige_goby_dump_pptable._entry.1438, !2057, !"_entry", i1 false, i1 false}
!2057 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2734, i32 3}
!2058 = !{ptr @beige_goby_dump_pptable._entry_ptr.1439, !2057, !"_entry_ptr", i1 false, i1 false}
!2059 = !{ptr @beige_goby_dump_pptable._entry.1440, !2060, !"_entry", i1 false, i1 false}
!2060 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2736, i32 3}
!2061 = !{ptr @beige_goby_dump_pptable._entry_ptr.1441, !2060, !"_entry_ptr", i1 false, i1 false}
!2062 = !{ptr @beige_goby_dump_pptable._entry.1442, !2063, !"_entry", i1 false, i1 false}
!2063 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2738, i32 3}
!2064 = !{ptr @beige_goby_dump_pptable._entry_ptr.1443, !2063, !"_entry_ptr", i1 false, i1 false}
!2065 = !{ptr @beige_goby_dump_pptable._entry.1444, !2066, !"_entry", i1 false, i1 false}
!2066 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2740, i32 3}
!2067 = !{ptr @beige_goby_dump_pptable._entry_ptr.1445, !2066, !"_entry_ptr", i1 false, i1 false}
!2068 = !{ptr @beige_goby_dump_pptable._entry.1446, !2069, !"_entry", i1 false, i1 false}
!2069 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2742, i32 3}
!2070 = !{ptr @beige_goby_dump_pptable._entry_ptr.1447, !2069, !"_entry_ptr", i1 false, i1 false}
!2071 = !{ptr @beige_goby_dump_pptable._entry.1448, !2072, !"_entry", i1 false, i1 false}
!2072 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2744, i32 3}
!2073 = !{ptr @beige_goby_dump_pptable._entry_ptr.1449, !2072, !"_entry_ptr", i1 false, i1 false}
!2074 = !{ptr @beige_goby_dump_pptable._entry.1450, !2075, !"_entry", i1 false, i1 false}
!2075 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2746, i32 3}
!2076 = !{ptr @beige_goby_dump_pptable._entry_ptr.1451, !2075, !"_entry_ptr", i1 false, i1 false}
!2077 = !{ptr @beige_goby_dump_pptable._entry.1452, !2078, !"_entry", i1 false, i1 false}
!2078 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2748, i32 3}
!2079 = !{ptr @beige_goby_dump_pptable._entry_ptr.1453, !2078, !"_entry_ptr", i1 false, i1 false}
!2080 = !{ptr @beige_goby_dump_pptable._entry.1454, !2081, !"_entry", i1 false, i1 false}
!2081 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2752, i32 2}
!2082 = !{ptr @beige_goby_dump_pptable._entry_ptr.1455, !2081, !"_entry_ptr", i1 false, i1 false}
!2083 = !{ptr @beige_goby_dump_pptable._entry.1456, !2084, !"_entry", i1 false, i1 false}
!2084 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2753, i32 2}
!2085 = !{ptr @beige_goby_dump_pptable._entry_ptr.1457, !2084, !"_entry_ptr", i1 false, i1 false}
!2086 = !{ptr @beige_goby_dump_pptable._entry.1458, !2087, !"_entry", i1 false, i1 false}
!2087 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2754, i32 2}
!2088 = !{ptr @beige_goby_dump_pptable._entry_ptr.1459, !2087, !"_entry_ptr", i1 false, i1 false}
!2089 = !{ptr @beige_goby_dump_pptable._entry.1460, !2090, !"_entry", i1 false, i1 false}
!2090 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2755, i32 2}
!2091 = !{ptr @beige_goby_dump_pptable._entry_ptr.1461, !2090, !"_entry_ptr", i1 false, i1 false}
!2092 = !{ptr @beige_goby_dump_pptable._entry.1462, !2093, !"_entry", i1 false, i1 false}
!2093 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2757, i32 2}
!2094 = !{ptr @beige_goby_dump_pptable._entry_ptr.1463, !2093, !"_entry_ptr", i1 false, i1 false}
!2095 = !{ptr @beige_goby_dump_pptable._entry.1464, !2096, !"_entry", i1 false, i1 false}
!2096 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2758, i32 2}
!2097 = !{ptr @beige_goby_dump_pptable._entry_ptr.1465, !2096, !"_entry_ptr", i1 false, i1 false}
!2098 = !{ptr @beige_goby_dump_pptable._entry.1466, !2099, !"_entry", i1 false, i1 false}
!2099 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2759, i32 2}
!2100 = !{ptr @beige_goby_dump_pptable._entry_ptr.1467, !2099, !"_entry_ptr", i1 false, i1 false}
!2101 = !{ptr @beige_goby_dump_pptable._entry.1468, !2102, !"_entry", i1 false, i1 false}
!2102 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2760, i32 2}
!2103 = !{ptr @beige_goby_dump_pptable._entry_ptr.1469, !2102, !"_entry_ptr", i1 false, i1 false}
!2104 = !{ptr @beige_goby_dump_pptable._entry.1470, !2105, !"_entry", i1 false, i1 false}
!2105 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2761, i32 2}
!2106 = !{ptr @beige_goby_dump_pptable._entry_ptr.1471, !2105, !"_entry_ptr", i1 false, i1 false}
!2107 = !{ptr @beige_goby_dump_pptable._entry.1472, !2108, !"_entry", i1 false, i1 false}
!2108 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2762, i32 2}
!2109 = !{ptr @beige_goby_dump_pptable._entry_ptr.1473, !2108, !"_entry_ptr", i1 false, i1 false}
!2110 = !{ptr @beige_goby_dump_pptable._entry.1474, !2111, !"_entry", i1 false, i1 false}
!2111 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2763, i32 2}
!2112 = !{ptr @beige_goby_dump_pptable._entry_ptr.1475, !2111, !"_entry_ptr", i1 false, i1 false}
!2113 = !{ptr @beige_goby_dump_pptable._entry.1476, !2114, !"_entry", i1 false, i1 false}
!2114 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2764, i32 2}
!2115 = !{ptr @beige_goby_dump_pptable._entry_ptr.1477, !2114, !"_entry_ptr", i1 false, i1 false}
!2116 = !{ptr @beige_goby_dump_pptable._entry.1478, !2117, !"_entry", i1 false, i1 false}
!2117 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2765, i32 2}
!2118 = !{ptr @beige_goby_dump_pptable._entry_ptr.1479, !2117, !"_entry_ptr", i1 false, i1 false}
!2119 = !{ptr @beige_goby_dump_pptable._entry.1480, !2120, !"_entry", i1 false, i1 false}
!2120 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2767, i32 2}
!2121 = !{ptr @beige_goby_dump_pptable._entry_ptr.1481, !2120, !"_entry_ptr", i1 false, i1 false}
!2122 = !{ptr @beige_goby_dump_pptable._entry.1482, !2123, !"_entry", i1 false, i1 false}
!2123 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2768, i32 2}
!2124 = !{ptr @beige_goby_dump_pptable._entry_ptr.1483, !2123, !"_entry_ptr", i1 false, i1 false}
!2125 = !{ptr @beige_goby_dump_pptable._entry.1484, !2126, !"_entry", i1 false, i1 false}
!2126 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2769, i32 2}
!2127 = !{ptr @beige_goby_dump_pptable._entry_ptr.1485, !2126, !"_entry_ptr", i1 false, i1 false}
!2128 = !{ptr @beige_goby_dump_pptable._entry.1486, !2129, !"_entry", i1 false, i1 false}
!2129 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2771, i32 2}
!2130 = !{ptr @beige_goby_dump_pptable._entry_ptr.1487, !2129, !"_entry_ptr", i1 false, i1 false}
!2131 = !{ptr @beige_goby_dump_pptable._entry.1488, !2132, !"_entry", i1 false, i1 false}
!2132 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2772, i32 2}
!2133 = !{ptr @beige_goby_dump_pptable._entry_ptr.1489, !2132, !"_entry_ptr", i1 false, i1 false}
!2134 = !{ptr @beige_goby_dump_pptable._entry.1490, !2135, !"_entry", i1 false, i1 false}
!2135 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2773, i32 2}
!2136 = !{ptr @beige_goby_dump_pptable._entry_ptr.1491, !2135, !"_entry_ptr", i1 false, i1 false}
!2137 = !{ptr @beige_goby_dump_pptable._entry.1492, !2138, !"_entry", i1 false, i1 false}
!2138 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2775, i32 2}
!2139 = !{ptr @beige_goby_dump_pptable._entry_ptr.1493, !2138, !"_entry_ptr", i1 false, i1 false}
!2140 = !{ptr @beige_goby_dump_pptable._entry.1494, !2141, !"_entry", i1 false, i1 false}
!2141 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2776, i32 2}
!2142 = !{ptr @beige_goby_dump_pptable._entry_ptr.1495, !2141, !"_entry_ptr", i1 false, i1 false}
!2143 = !{ptr @beige_goby_dump_pptable._entry.1496, !2144, !"_entry", i1 false, i1 false}
!2144 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2777, i32 2}
!2145 = !{ptr @beige_goby_dump_pptable._entry_ptr.1497, !2144, !"_entry_ptr", i1 false, i1 false}
!2146 = !{ptr @beige_goby_dump_pptable._entry.1498, !2147, !"_entry", i1 false, i1 false}
!2147 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2779, i32 2}
!2148 = !{ptr @beige_goby_dump_pptable._entry_ptr.1499, !2147, !"_entry_ptr", i1 false, i1 false}
!2149 = !{ptr @beige_goby_dump_pptable._entry.1500, !2150, !"_entry", i1 false, i1 false}
!2150 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2780, i32 2}
!2151 = !{ptr @beige_goby_dump_pptable._entry_ptr.1501, !2150, !"_entry_ptr", i1 false, i1 false}
!2152 = !{ptr @beige_goby_dump_pptable._entry.1502, !2153, !"_entry", i1 false, i1 false}
!2153 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2781, i32 2}
!2154 = !{ptr @beige_goby_dump_pptable._entry_ptr.1503, !2153, !"_entry_ptr", i1 false, i1 false}
!2155 = !{ptr @beige_goby_dump_pptable._entry.1504, !2156, !"_entry", i1 false, i1 false}
!2156 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2783, i32 2}
!2157 = !{ptr @beige_goby_dump_pptable._entry_ptr.1505, !2156, !"_entry_ptr", i1 false, i1 false}
!2158 = !{ptr @beige_goby_dump_pptable._entry.1506, !2159, !"_entry", i1 false, i1 false}
!2159 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2785, i32 2}
!2160 = !{ptr @beige_goby_dump_pptable._entry_ptr.1507, !2159, !"_entry_ptr", i1 false, i1 false}
!2161 = !{ptr @beige_goby_dump_pptable._entry.1508, !2162, !"_entry", i1 false, i1 false}
!2162 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2786, i32 2}
!2163 = !{ptr @beige_goby_dump_pptable._entry_ptr.1509, !2162, !"_entry_ptr", i1 false, i1 false}
!2164 = !{ptr @beige_goby_dump_pptable._entry.1510, !2165, !"_entry", i1 false, i1 false}
!2165 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2787, i32 2}
!2166 = !{ptr @beige_goby_dump_pptable._entry_ptr.1511, !2165, !"_entry_ptr", i1 false, i1 false}
!2167 = !{ptr @beige_goby_dump_pptable._entry.1512, !2168, !"_entry", i1 false, i1 false}
!2168 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2788, i32 2}
!2169 = !{ptr @beige_goby_dump_pptable._entry_ptr.1513, !2168, !"_entry_ptr", i1 false, i1 false}
!2170 = !{ptr @beige_goby_dump_pptable._entry.1514, !2171, !"_entry", i1 false, i1 false}
!2171 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2789, i32 2}
!2172 = !{ptr @beige_goby_dump_pptable._entry_ptr.1515, !2171, !"_entry_ptr", i1 false, i1 false}
!2173 = !{ptr @beige_goby_dump_pptable._entry.1516, !2174, !"_entry", i1 false, i1 false}
!2174 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2790, i32 2}
!2175 = !{ptr @beige_goby_dump_pptable._entry_ptr.1517, !2174, !"_entry_ptr", i1 false, i1 false}
!2176 = !{ptr @beige_goby_dump_pptable._entry.1518, !2177, !"_entry", i1 false, i1 false}
!2177 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2791, i32 2}
!2178 = !{ptr @beige_goby_dump_pptable._entry_ptr.1519, !2177, !"_entry_ptr", i1 false, i1 false}
!2179 = !{ptr @beige_goby_dump_pptable._entry.1520, !2180, !"_entry", i1 false, i1 false}
!2180 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2792, i32 2}
!2181 = !{ptr @beige_goby_dump_pptable._entry_ptr.1521, !2180, !"_entry_ptr", i1 false, i1 false}
!2182 = !{ptr @beige_goby_dump_pptable._entry.1522, !2183, !"_entry", i1 false, i1 false}
!2183 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2793, i32 2}
!2184 = !{ptr @beige_goby_dump_pptable._entry_ptr.1523, !2183, !"_entry_ptr", i1 false, i1 false}
!2185 = !{ptr @beige_goby_dump_pptable._entry.1524, !2186, !"_entry", i1 false, i1 false}
!2186 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2794, i32 2}
!2187 = !{ptr @beige_goby_dump_pptable._entry_ptr.1525, !2186, !"_entry_ptr", i1 false, i1 false}
!2188 = !{ptr @beige_goby_dump_pptable._entry.1526, !2189, !"_entry", i1 false, i1 false}
!2189 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2795, i32 2}
!2190 = !{ptr @beige_goby_dump_pptable._entry_ptr.1527, !2189, !"_entry_ptr", i1 false, i1 false}
!2191 = !{ptr @beige_goby_dump_pptable._entry.1528, !2192, !"_entry", i1 false, i1 false}
!2192 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2796, i32 2}
!2193 = !{ptr @beige_goby_dump_pptable._entry_ptr.1529, !2192, !"_entry_ptr", i1 false, i1 false}
!2194 = !{ptr @beige_goby_dump_pptable._entry.1530, !2195, !"_entry", i1 false, i1 false}
!2195 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2797, i32 2}
!2196 = !{ptr @beige_goby_dump_pptable._entry_ptr.1531, !2195, !"_entry_ptr", i1 false, i1 false}
!2197 = !{ptr @beige_goby_dump_pptable._entry.1532, !2198, !"_entry", i1 false, i1 false}
!2198 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2798, i32 2}
!2199 = !{ptr @beige_goby_dump_pptable._entry_ptr.1533, !2198, !"_entry_ptr", i1 false, i1 false}
!2200 = !{ptr @beige_goby_dump_pptable._entry.1534, !2201, !"_entry", i1 false, i1 false}
!2201 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2799, i32 2}
!2202 = !{ptr @beige_goby_dump_pptable._entry_ptr.1535, !2201, !"_entry_ptr", i1 false, i1 false}
!2203 = !{ptr @beige_goby_dump_pptable._entry.1536, !2204, !"_entry", i1 false, i1 false}
!2204 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2800, i32 2}
!2205 = !{ptr @beige_goby_dump_pptable._entry_ptr.1537, !2204, !"_entry_ptr", i1 false, i1 false}
!2206 = !{ptr @beige_goby_dump_pptable._entry.1538, !2207, !"_entry", i1 false, i1 false}
!2207 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2802, i32 2}
!2208 = !{ptr @beige_goby_dump_pptable._entry_ptr.1539, !2207, !"_entry_ptr", i1 false, i1 false}
!2209 = !{ptr @beige_goby_dump_pptable._entry.1540, !2210, !"_entry", i1 false, i1 false}
!2210 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2803, i32 2}
!2211 = !{ptr @beige_goby_dump_pptable._entry_ptr.1541, !2210, !"_entry_ptr", i1 false, i1 false}
!2212 = !{ptr @beige_goby_dump_pptable._entry.1542, !2213, !"_entry", i1 false, i1 false}
!2213 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2804, i32 2}
!2214 = !{ptr @beige_goby_dump_pptable._entry_ptr.1543, !2213, !"_entry_ptr", i1 false, i1 false}
!2215 = !{ptr @beige_goby_dump_pptable._entry.1544, !2216, !"_entry", i1 false, i1 false}
!2216 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2806, i32 2}
!2217 = !{ptr @beige_goby_dump_pptable._entry_ptr.1545, !2216, !"_entry_ptr", i1 false, i1 false}
!2218 = !{ptr @beige_goby_dump_pptable._entry.1546, !2219, !"_entry", i1 false, i1 false}
!2219 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2807, i32 2}
!2220 = !{ptr @beige_goby_dump_pptable._entry_ptr.1547, !2219, !"_entry_ptr", i1 false, i1 false}
!2221 = !{ptr @beige_goby_dump_pptable._entry.1548, !2222, !"_entry", i1 false, i1 false}
!2222 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2808, i32 2}
!2223 = !{ptr @beige_goby_dump_pptable._entry_ptr.1549, !2222, !"_entry_ptr", i1 false, i1 false}
!2224 = !{ptr @beige_goby_dump_pptable._entry.1550, !2225, !"_entry", i1 false, i1 false}
!2225 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2810, i32 2}
!2226 = !{ptr @beige_goby_dump_pptable._entry_ptr.1551, !2225, !"_entry_ptr", i1 false, i1 false}
!2227 = !{ptr @beige_goby_dump_pptable._entry.1552, !2228, !"_entry", i1 false, i1 false}
!2228 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2811, i32 2}
!2229 = !{ptr @beige_goby_dump_pptable._entry_ptr.1553, !2228, !"_entry_ptr", i1 false, i1 false}
!2230 = !{ptr @beige_goby_dump_pptable._entry.1554, !2231, !"_entry", i1 false, i1 false}
!2231 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2813, i32 2}
!2232 = !{ptr @beige_goby_dump_pptable._entry_ptr.1555, !2231, !"_entry_ptr", i1 false, i1 false}
!2233 = !{ptr @beige_goby_dump_pptable._entry.1556, !2234, !"_entry", i1 false, i1 false}
!2234 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2814, i32 2}
!2235 = !{ptr @beige_goby_dump_pptable._entry_ptr.1557, !2234, !"_entry_ptr", i1 false, i1 false}
!2236 = !{ptr @beige_goby_dump_pptable._entry.1558, !2237, !"_entry", i1 false, i1 false}
!2237 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2815, i32 2}
!2238 = !{ptr @beige_goby_dump_pptable._entry_ptr.1559, !2237, !"_entry_ptr", i1 false, i1 false}
!2239 = !{ptr @beige_goby_dump_pptable._entry.1560, !2240, !"_entry", i1 false, i1 false}
!2240 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2817, i32 2}
!2241 = !{ptr @beige_goby_dump_pptable._entry_ptr.1561, !2240, !"_entry_ptr", i1 false, i1 false}
!2242 = !{ptr @beige_goby_dump_pptable._entry.1562, !2243, !"_entry", i1 false, i1 false}
!2243 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2818, i32 2}
!2244 = !{ptr @beige_goby_dump_pptable._entry_ptr.1563, !2243, !"_entry_ptr", i1 false, i1 false}
!2245 = !{ptr @beige_goby_dump_pptable._entry.1564, !2246, !"_entry", i1 false, i1 false}
!2246 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2819, i32 2}
!2247 = !{ptr @beige_goby_dump_pptable._entry_ptr.1565, !2246, !"_entry_ptr", i1 false, i1 false}
!2248 = !{ptr @beige_goby_dump_pptable._entry.1566, !2249, !"_entry", i1 false, i1 false}
!2249 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2820, i32 2}
!2250 = !{ptr @beige_goby_dump_pptable._entry_ptr.1567, !2249, !"_entry_ptr", i1 false, i1 false}
!2251 = !{ptr @beige_goby_dump_pptable._entry.1568, !2252, !"_entry", i1 false, i1 false}
!2252 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2821, i32 2}
!2253 = !{ptr @beige_goby_dump_pptable._entry_ptr.1569, !2252, !"_entry_ptr", i1 false, i1 false}
!2254 = !{ptr @beige_goby_dump_pptable._entry.1570, !2255, !"_entry", i1 false, i1 false}
!2255 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2823, i32 2}
!2256 = !{ptr @beige_goby_dump_pptable._entry_ptr.1571, !2255, !"_entry_ptr", i1 false, i1 false}
!2257 = !{ptr @beige_goby_dump_pptable._entry.1572, !2258, !"_entry", i1 false, i1 false}
!2258 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2824, i32 2}
!2259 = !{ptr @beige_goby_dump_pptable._entry_ptr.1573, !2258, !"_entry_ptr", i1 false, i1 false}
!2260 = !{ptr @beige_goby_dump_pptable._entry.1574, !2261, !"_entry", i1 false, i1 false}
!2261 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2826, i32 2}
!2262 = !{ptr @beige_goby_dump_pptable._entry_ptr.1575, !2261, !"_entry_ptr", i1 false, i1 false}
!2263 = !{ptr @beige_goby_dump_pptable._entry.1576, !2264, !"_entry", i1 false, i1 false}
!2264 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2828, i32 3}
!2265 = !{ptr @beige_goby_dump_pptable._entry_ptr.1577, !2264, !"_entry_ptr", i1 false, i1 false}
!2266 = !{ptr @beige_goby_dump_pptable._entry.1578, !2267, !"_entry", i1 false, i1 false}
!2267 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2829, i32 2}
!2268 = !{ptr @beige_goby_dump_pptable._entry_ptr.1579, !2267, !"_entry_ptr", i1 false, i1 false}
!2269 = !{ptr @beige_goby_dump_pptable._entry.1580, !2270, !"_entry", i1 false, i1 false}
!2270 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2831, i32 3}
!2271 = !{ptr @beige_goby_dump_pptable._entry_ptr.1581, !2270, !"_entry_ptr", i1 false, i1 false}
!2272 = !{ptr @beige_goby_dump_pptable._entry.1582, !2273, !"_entry", i1 false, i1 false}
!2273 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2832, i32 2}
!2274 = !{ptr @beige_goby_dump_pptable._entry_ptr.1583, !2273, !"_entry_ptr", i1 false, i1 false}
!2275 = !{ptr @beige_goby_dump_pptable._entry.1584, !2276, !"_entry", i1 false, i1 false}
!2276 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2834, i32 3}
!2277 = !{ptr @beige_goby_dump_pptable._entry_ptr.1585, !2276, !"_entry_ptr", i1 false, i1 false}
!2278 = !{ptr @beige_goby_dump_pptable._entry.1586, !2279, !"_entry", i1 false, i1 false}
!2279 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2835, i32 2}
!2280 = !{ptr @beige_goby_dump_pptable._entry_ptr.1587, !2279, !"_entry_ptr", i1 false, i1 false}
!2281 = !{ptr @beige_goby_dump_pptable._entry.1588, !2282, !"_entry", i1 false, i1 false}
!2282 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2837, i32 3}
!2283 = !{ptr @beige_goby_dump_pptable._entry_ptr.1589, !2282, !"_entry_ptr", i1 false, i1 false}
!2284 = !{ptr @beige_goby_dump_pptable._entry.1590, !2285, !"_entry", i1 false, i1 false}
!2285 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2839, i32 2}
!2286 = !{ptr @beige_goby_dump_pptable._entry_ptr.1591, !2285, !"_entry_ptr", i1 false, i1 false}
!2287 = !{ptr @beige_goby_dump_pptable._entry.1592, !2288, !"_entry", i1 false, i1 false}
!2288 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2840, i32 2}
!2289 = !{ptr @beige_goby_dump_pptable._entry_ptr.1593, !2288, !"_entry_ptr", i1 false, i1 false}
!2290 = !{ptr @beige_goby_dump_pptable._entry.1594, !2291, !"_entry", i1 false, i1 false}
!2291 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2841, i32 2}
!2292 = !{ptr @beige_goby_dump_pptable._entry_ptr.1595, !2291, !"_entry_ptr", i1 false, i1 false}
!2293 = !{ptr @beige_goby_dump_pptable._entry.1596, !2294, !"_entry", i1 false, i1 false}
!2294 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2842, i32 2}
!2295 = !{ptr @beige_goby_dump_pptable._entry_ptr.1597, !2294, !"_entry_ptr", i1 false, i1 false}
!2296 = !{ptr @beige_goby_dump_pptable._entry.1598, !2297, !"_entry", i1 false, i1 false}
!2297 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2844, i32 2}
!2298 = !{ptr @beige_goby_dump_pptable._entry_ptr.1599, !2297, !"_entry_ptr", i1 false, i1 false}
!2299 = !{ptr @beige_goby_dump_pptable._entry.1600, !2300, !"_entry", i1 false, i1 false}
!2300 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2845, i32 2}
!2301 = !{ptr @beige_goby_dump_pptable._entry_ptr.1601, !2300, !"_entry_ptr", i1 false, i1 false}
!2302 = !{ptr @beige_goby_dump_pptable._entry.1602, !2303, !"_entry", i1 false, i1 false}
!2303 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2846, i32 2}
!2304 = !{ptr @beige_goby_dump_pptable._entry_ptr.1603, !2303, !"_entry_ptr", i1 false, i1 false}
!2305 = !{ptr @beige_goby_dump_pptable._entry.1604, !2306, !"_entry", i1 false, i1 false}
!2306 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2847, i32 2}
!2307 = !{ptr @beige_goby_dump_pptable._entry_ptr.1605, !2306, !"_entry_ptr", i1 false, i1 false}
!2308 = !{ptr @beige_goby_dump_pptable._entry.1606, !2309, !"_entry", i1 false, i1 false}
!2309 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2848, i32 2}
!2310 = !{ptr @beige_goby_dump_pptable._entry_ptr.1607, !2309, !"_entry_ptr", i1 false, i1 false}
!2311 = !{ptr @beige_goby_dump_pptable._entry.1608, !2312, !"_entry", i1 false, i1 false}
!2312 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2849, i32 2}
!2313 = !{ptr @beige_goby_dump_pptable._entry_ptr.1609, !2312, !"_entry_ptr", i1 false, i1 false}
!2314 = !{ptr @beige_goby_dump_pptable._entry.1610, !2315, !"_entry", i1 false, i1 false}
!2315 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2850, i32 2}
!2316 = !{ptr @beige_goby_dump_pptable._entry_ptr.1611, !2315, !"_entry_ptr", i1 false, i1 false}
!2317 = !{ptr @beige_goby_dump_pptable._entry.1612, !2318, !"_entry", i1 false, i1 false}
!2318 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2851, i32 2}
!2319 = !{ptr @beige_goby_dump_pptable._entry_ptr.1613, !2318, !"_entry_ptr", i1 false, i1 false}
!2320 = !{ptr @beige_goby_dump_pptable._entry.1614, !2321, !"_entry", i1 false, i1 false}
!2321 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2852, i32 2}
!2322 = !{ptr @beige_goby_dump_pptable._entry_ptr.1615, !2321, !"_entry_ptr", i1 false, i1 false}
!2323 = !{ptr @beige_goby_dump_pptable._entry.1616, !2324, !"_entry", i1 false, i1 false}
!2324 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2853, i32 2}
!2325 = !{ptr @beige_goby_dump_pptable._entry_ptr.1617, !2324, !"_entry_ptr", i1 false, i1 false}
!2326 = !{ptr @beige_goby_dump_pptable._entry.1618, !2327, !"_entry", i1 false, i1 false}
!2327 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2854, i32 2}
!2328 = !{ptr @beige_goby_dump_pptable._entry_ptr.1619, !2327, !"_entry_ptr", i1 false, i1 false}
!2329 = !{ptr @beige_goby_dump_pptable._entry.1620, !2330, !"_entry", i1 false, i1 false}
!2330 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2856, i32 2}
!2331 = !{ptr @beige_goby_dump_pptable._entry_ptr.1621, !2330, !"_entry_ptr", i1 false, i1 false}
!2332 = !{ptr @beige_goby_dump_pptable._entry.1622, !2333, !"_entry", i1 false, i1 false}
!2333 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2857, i32 2}
!2334 = !{ptr @beige_goby_dump_pptable._entry_ptr.1623, !2333, !"_entry_ptr", i1 false, i1 false}
!2335 = !{ptr @beige_goby_dump_pptable._entry.1624, !2336, !"_entry", i1 false, i1 false}
!2336 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2858, i32 2}
!2337 = !{ptr @beige_goby_dump_pptable._entry_ptr.1625, !2336, !"_entry_ptr", i1 false, i1 false}
!2338 = !{ptr @beige_goby_dump_pptable._entry.1626, !2339, !"_entry", i1 false, i1 false}
!2339 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2859, i32 2}
!2340 = !{ptr @beige_goby_dump_pptable._entry_ptr.1627, !2339, !"_entry_ptr", i1 false, i1 false}
!2341 = !{ptr @beige_goby_dump_pptable._entry.1628, !2342, !"_entry", i1 false, i1 false}
!2342 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2860, i32 2}
!2343 = !{ptr @beige_goby_dump_pptable._entry_ptr.1629, !2342, !"_entry_ptr", i1 false, i1 false}
!2344 = !{ptr @beige_goby_dump_pptable._entry.1630, !2345, !"_entry", i1 false, i1 false}
!2345 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2861, i32 2}
!2346 = !{ptr @beige_goby_dump_pptable._entry_ptr.1631, !2345, !"_entry_ptr", i1 false, i1 false}
!2347 = !{ptr @beige_goby_dump_pptable._entry.1632, !2348, !"_entry", i1 false, i1 false}
!2348 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2862, i32 2}
!2349 = !{ptr @beige_goby_dump_pptable._entry_ptr.1633, !2348, !"_entry_ptr", i1 false, i1 false}
!2350 = !{ptr @beige_goby_dump_pptable._entry.1634, !2351, !"_entry", i1 false, i1 false}
!2351 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 2863, i32 2}
!2352 = !{ptr @beige_goby_dump_pptable._entry_ptr.1635, !2351, !"_entry_ptr", i1 false, i1 false}
!2353 = !{ptr @.str.1636, !2354, !"<string literal>", i1 false, i1 false}
!2354 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 1855, i32 4}
!2355 = !{ptr @.str.1637, !2354, !"<string literal>", i1 false, i1 false}
!2356 = !{ptr @sienna_cichlid_get_power_limit.__UNIQUE_ID_ddebug343, !2354, !"__UNIQUE_ID_ddebug343", i1 false, i1 false}
!2357 = !{ptr @.str.1638, !2358, !"<string literal>", i1 false, i1 false}
!2358 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3605, i32 49}
!2359 = !{ptr @.str.1639, !2360, !"<string literal>", i1 false, i1 false}
!2360 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3610, i32 3}
!2361 = !{ptr @sienna_cichlid_i2c_algo, !2362, !"sienna_cichlid_i2c_algo", i1 false, i1 false}
!2362 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3583, i32 35}
!2363 = !{ptr @sienna_cichlid_i2c_control_quirks, !2364, !"sienna_cichlid_i2c_control_quirks", i1 false, i1 false}
!2364 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3588, i32 40}
!2365 = !{ptr @sienna_cichlid_stb_init.__key, !2366, !"__key", i1 false, i1 false}
!2366 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3869, i32 2}
!2367 = !{ptr @.str.1640, !2366, !"<string literal>", i1 false, i1 false}
!2368 = !{ptr @.str.1641, !2369, !"<string literal>", i1 false, i1 false}
!2369 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 3876, i32 2}
!2370 = !{ptr @.str.1642, !2369, !"<string literal>", i1 false, i1 false}
!2371 = !{ptr @sienna_cichlid_stb_init._entry, !2369, !"_entry", i1 false, i1 false}
!2372 = !{ptr @sienna_cichlid_stb_init._entry_ptr, !2369, !"_entry_ptr", i1 false, i1 false}
!2373 = !{ptr @sienna_cichlid_throttler_map, !2374, !"sienna_cichlid_throttler_map", i1 false, i1 false}
!2374 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 245, i32 22}
!2375 = !{ptr @link_speed, !2376, !"link_speed", i1 false, i1 false}
!2376 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/inc/smu_v11_0.h", i32 67, i32 38}
!2377 = !{ptr @sienna_cichlid_message_map, !2378, !"sienna_cichlid_message_map", i1 false, i1 false}
!2378 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 94, i32 36}
!2379 = !{ptr @sienna_cichlid_clk_map, !2380, !"sienna_cichlid_clk_map", i1 false, i1 false}
!2380 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 153, i32 32}
!2381 = !{ptr @sienna_cichlid_feature_mask_map, !2382, !"sienna_cichlid_feature_mask_map", i1 false, i1 false}
!2382 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 170, i32 32}
!2383 = !{ptr @sienna_cichlid_table_map, !2384, !"sienna_cichlid_table_map", i1 false, i1 false}
!2384 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 216, i32 32}
!2385 = !{ptr @sienna_cichlid_pwr_src_map, !2386, !"sienna_cichlid_pwr_src_map", i1 false, i1 false}
!2386 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 230, i32 32}
!2387 = !{ptr @sienna_cichlid_workload_map, !2388, !"sienna_cichlid_workload_map", i1 false, i1 false}
!2388 = !{!"../drivers/gpu/drm/amd/amdgpu/../pm/swsmu/smu11/sienna_cichlid_ppt.c", i32 235, i32 32}
!2389 = !{i32 1, !"wchar_size", i32 2}
!2390 = !{i32 1, !"min_enum_size", i32 4}
!2391 = !{i32 8, !"branch-target-enforcement", i32 0}
!2392 = !{i32 8, !"sign-return-address", i32 0}
!2393 = !{i32 8, !"sign-return-address-all", i32 0}
!2394 = !{i32 8, !"sign-return-address-with-bkey", i32 0}
!2395 = !{i32 7, !"uwtable", i32 1}
!2396 = !{i32 7, !"frame-pointer", i32 2}
!2397 = !{!"clang version 15.0.0 (git@github.com:linkeLi0421/llvm-project15-IRDumperPass.git 23ab625cb005cd08da083f9b643a7feed9af8abe)"}
!2398 = !{i8 0, i8 2}
!2399 = !{!"auto-init"}
!2400 = !{i32 0, i32 33}
!2401 = !{i64 2148337720, i64 2148337725, i64 2148337738, i64 2148337782, i64 2148337816, i64 2148337837}
