
BME280_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b70  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  08009d40  08009d40  00019d40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a274  0800a274  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a274  0800a274  0001a274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a27c  0800a27c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a27c  0800a27c  0001a27c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a280  0800a280  0001a280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a0  200001e0  0800a464  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000380  0800a464  00020380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dba  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021cc  00000000  00000000  00030fca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00033198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e20  00000000  00000000  00034090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002338f  00000000  00000000  00034eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011446  00000000  00000000  0005823f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d506f  00000000  00000000  00069685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013e6f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005554  00000000  00000000  0013e744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009d28 	.word	0x08009d28

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009d28 	.word	0x08009d28

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9f5 	b.w	80010d4 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9aa 	b.w	80010d4 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468e      	mov	lr, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d14d      	bne.n	8000eae <__udivmoddi4+0xaa>
 8000e12:	428a      	cmp	r2, r1
 8000e14:	4694      	mov	ip, r2
 8000e16:	d969      	bls.n	8000eec <__udivmoddi4+0xe8>
 8000e18:	fab2 f282 	clz	r2, r2
 8000e1c:	b152      	cbz	r2, 8000e34 <__udivmoddi4+0x30>
 8000e1e:	fa01 f302 	lsl.w	r3, r1, r2
 8000e22:	f1c2 0120 	rsb	r1, r2, #32
 8000e26:	fa20 f101 	lsr.w	r1, r0, r1
 8000e2a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2e:	ea41 0e03 	orr.w	lr, r1, r3
 8000e32:	4094      	lsls	r4, r2
 8000e34:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e38:	0c21      	lsrs	r1, r4, #16
 8000e3a:	fbbe f6f8 	udiv	r6, lr, r8
 8000e3e:	fa1f f78c 	uxth.w	r7, ip
 8000e42:	fb08 e316 	mls	r3, r8, r6, lr
 8000e46:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e4a:	fb06 f107 	mul.w	r1, r6, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d90a      	bls.n	8000e68 <__udivmoddi4+0x64>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e5a:	f080 811f 	bcs.w	800109c <__udivmoddi4+0x298>
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	f240 811c 	bls.w	800109c <__udivmoddi4+0x298>
 8000e64:	3e02      	subs	r6, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1a5b      	subs	r3, r3, r1
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e78:	fb00 f707 	mul.w	r7, r0, r7
 8000e7c:	42a7      	cmp	r7, r4
 8000e7e:	d90a      	bls.n	8000e96 <__udivmoddi4+0x92>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	f080 810a 	bcs.w	80010a0 <__udivmoddi4+0x29c>
 8000e8c:	42a7      	cmp	r7, r4
 8000e8e:	f240 8107 	bls.w	80010a0 <__udivmoddi4+0x29c>
 8000e92:	4464      	add	r4, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e9a:	1be4      	subs	r4, r4, r7
 8000e9c:	2600      	movs	r6, #0
 8000e9e:	b11d      	cbz	r5, 8000ea8 <__udivmoddi4+0xa4>
 8000ea0:	40d4      	lsrs	r4, r2
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea8:	4631      	mov	r1, r6
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	428b      	cmp	r3, r1
 8000eb0:	d909      	bls.n	8000ec6 <__udivmoddi4+0xc2>
 8000eb2:	2d00      	cmp	r5, #0
 8000eb4:	f000 80ef 	beq.w	8001096 <__udivmoddi4+0x292>
 8000eb8:	2600      	movs	r6, #0
 8000eba:	e9c5 0100 	strd	r0, r1, [r5]
 8000ebe:	4630      	mov	r0, r6
 8000ec0:	4631      	mov	r1, r6
 8000ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec6:	fab3 f683 	clz	r6, r3
 8000eca:	2e00      	cmp	r6, #0
 8000ecc:	d14a      	bne.n	8000f64 <__udivmoddi4+0x160>
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d302      	bcc.n	8000ed8 <__udivmoddi4+0xd4>
 8000ed2:	4282      	cmp	r2, r0
 8000ed4:	f200 80f9 	bhi.w	80010ca <__udivmoddi4+0x2c6>
 8000ed8:	1a84      	subs	r4, r0, r2
 8000eda:	eb61 0303 	sbc.w	r3, r1, r3
 8000ede:	2001      	movs	r0, #1
 8000ee0:	469e      	mov	lr, r3
 8000ee2:	2d00      	cmp	r5, #0
 8000ee4:	d0e0      	beq.n	8000ea8 <__udivmoddi4+0xa4>
 8000ee6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eea:	e7dd      	b.n	8000ea8 <__udivmoddi4+0xa4>
 8000eec:	b902      	cbnz	r2, 8000ef0 <__udivmoddi4+0xec>
 8000eee:	deff      	udf	#255	; 0xff
 8000ef0:	fab2 f282 	clz	r2, r2
 8000ef4:	2a00      	cmp	r2, #0
 8000ef6:	f040 8092 	bne.w	800101e <__udivmoddi4+0x21a>
 8000efa:	eba1 010c 	sub.w	r1, r1, ip
 8000efe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f02:	fa1f fe8c 	uxth.w	lr, ip
 8000f06:	2601      	movs	r6, #1
 8000f08:	0c20      	lsrs	r0, r4, #16
 8000f0a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000f0e:	fb07 1113 	mls	r1, r7, r3, r1
 8000f12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f16:	fb0e f003 	mul.w	r0, lr, r3
 8000f1a:	4288      	cmp	r0, r1
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x12c>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f26:	d202      	bcs.n	8000f2e <__udivmoddi4+0x12a>
 8000f28:	4288      	cmp	r0, r1
 8000f2a:	f200 80cb 	bhi.w	80010c4 <__udivmoddi4+0x2c0>
 8000f2e:	4643      	mov	r3, r8
 8000f30:	1a09      	subs	r1, r1, r0
 8000f32:	b2a4      	uxth	r4, r4
 8000f34:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f38:	fb07 1110 	mls	r1, r7, r0, r1
 8000f3c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f40:	fb0e fe00 	mul.w	lr, lr, r0
 8000f44:	45a6      	cmp	lr, r4
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x156>
 8000f48:	eb1c 0404 	adds.w	r4, ip, r4
 8000f4c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f50:	d202      	bcs.n	8000f58 <__udivmoddi4+0x154>
 8000f52:	45a6      	cmp	lr, r4
 8000f54:	f200 80bb 	bhi.w	80010ce <__udivmoddi4+0x2ca>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	eba4 040e 	sub.w	r4, r4, lr
 8000f5e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f62:	e79c      	b.n	8000e9e <__udivmoddi4+0x9a>
 8000f64:	f1c6 0720 	rsb	r7, r6, #32
 8000f68:	40b3      	lsls	r3, r6
 8000f6a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f6e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f72:	fa20 f407 	lsr.w	r4, r0, r7
 8000f76:	fa01 f306 	lsl.w	r3, r1, r6
 8000f7a:	431c      	orrs	r4, r3
 8000f7c:	40f9      	lsrs	r1, r7
 8000f7e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f82:	fa00 f306 	lsl.w	r3, r0, r6
 8000f86:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f8a:	0c20      	lsrs	r0, r4, #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fb09 1118 	mls	r1, r9, r8, r1
 8000f94:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f98:	fb08 f00e 	mul.w	r0, r8, lr
 8000f9c:	4288      	cmp	r0, r1
 8000f9e:	fa02 f206 	lsl.w	r2, r2, r6
 8000fa2:	d90b      	bls.n	8000fbc <__udivmoddi4+0x1b8>
 8000fa4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fac:	f080 8088 	bcs.w	80010c0 <__udivmoddi4+0x2bc>
 8000fb0:	4288      	cmp	r0, r1
 8000fb2:	f240 8085 	bls.w	80010c0 <__udivmoddi4+0x2bc>
 8000fb6:	f1a8 0802 	sub.w	r8, r8, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1a09      	subs	r1, r1, r0
 8000fbe:	b2a4      	uxth	r4, r4
 8000fc0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fc4:	fb09 1110 	mls	r1, r9, r0, r1
 8000fc8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fcc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fd0:	458e      	cmp	lr, r1
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x1e2>
 8000fd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fdc:	d26c      	bcs.n	80010b8 <__udivmoddi4+0x2b4>
 8000fde:	458e      	cmp	lr, r1
 8000fe0:	d96a      	bls.n	80010b8 <__udivmoddi4+0x2b4>
 8000fe2:	3802      	subs	r0, #2
 8000fe4:	4461      	add	r1, ip
 8000fe6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fea:	fba0 9402 	umull	r9, r4, r0, r2
 8000fee:	eba1 010e 	sub.w	r1, r1, lr
 8000ff2:	42a1      	cmp	r1, r4
 8000ff4:	46c8      	mov	r8, r9
 8000ff6:	46a6      	mov	lr, r4
 8000ff8:	d356      	bcc.n	80010a8 <__udivmoddi4+0x2a4>
 8000ffa:	d053      	beq.n	80010a4 <__udivmoddi4+0x2a0>
 8000ffc:	b15d      	cbz	r5, 8001016 <__udivmoddi4+0x212>
 8000ffe:	ebb3 0208 	subs.w	r2, r3, r8
 8001002:	eb61 010e 	sbc.w	r1, r1, lr
 8001006:	fa01 f707 	lsl.w	r7, r1, r7
 800100a:	fa22 f306 	lsr.w	r3, r2, r6
 800100e:	40f1      	lsrs	r1, r6
 8001010:	431f      	orrs	r7, r3
 8001012:	e9c5 7100 	strd	r7, r1, [r5]
 8001016:	2600      	movs	r6, #0
 8001018:	4631      	mov	r1, r6
 800101a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800101e:	f1c2 0320 	rsb	r3, r2, #32
 8001022:	40d8      	lsrs	r0, r3
 8001024:	fa0c fc02 	lsl.w	ip, ip, r2
 8001028:	fa21 f303 	lsr.w	r3, r1, r3
 800102c:	4091      	lsls	r1, r2
 800102e:	4301      	orrs	r1, r0
 8001030:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001034:	fa1f fe8c 	uxth.w	lr, ip
 8001038:	fbb3 f0f7 	udiv	r0, r3, r7
 800103c:	fb07 3610 	mls	r6, r7, r0, r3
 8001040:	0c0b      	lsrs	r3, r1, #16
 8001042:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001046:	fb00 f60e 	mul.w	r6, r0, lr
 800104a:	429e      	cmp	r6, r3
 800104c:	fa04 f402 	lsl.w	r4, r4, r2
 8001050:	d908      	bls.n	8001064 <__udivmoddi4+0x260>
 8001052:	eb1c 0303 	adds.w	r3, ip, r3
 8001056:	f100 38ff 	add.w	r8, r0, #4294967295
 800105a:	d22f      	bcs.n	80010bc <__udivmoddi4+0x2b8>
 800105c:	429e      	cmp	r6, r3
 800105e:	d92d      	bls.n	80010bc <__udivmoddi4+0x2b8>
 8001060:	3802      	subs	r0, #2
 8001062:	4463      	add	r3, ip
 8001064:	1b9b      	subs	r3, r3, r6
 8001066:	b289      	uxth	r1, r1
 8001068:	fbb3 f6f7 	udiv	r6, r3, r7
 800106c:	fb07 3316 	mls	r3, r7, r6, r3
 8001070:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001074:	fb06 f30e 	mul.w	r3, r6, lr
 8001078:	428b      	cmp	r3, r1
 800107a:	d908      	bls.n	800108e <__udivmoddi4+0x28a>
 800107c:	eb1c 0101 	adds.w	r1, ip, r1
 8001080:	f106 38ff 	add.w	r8, r6, #4294967295
 8001084:	d216      	bcs.n	80010b4 <__udivmoddi4+0x2b0>
 8001086:	428b      	cmp	r3, r1
 8001088:	d914      	bls.n	80010b4 <__udivmoddi4+0x2b0>
 800108a:	3e02      	subs	r6, #2
 800108c:	4461      	add	r1, ip
 800108e:	1ac9      	subs	r1, r1, r3
 8001090:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001094:	e738      	b.n	8000f08 <__udivmoddi4+0x104>
 8001096:	462e      	mov	r6, r5
 8001098:	4628      	mov	r0, r5
 800109a:	e705      	b.n	8000ea8 <__udivmoddi4+0xa4>
 800109c:	4606      	mov	r6, r0
 800109e:	e6e3      	b.n	8000e68 <__udivmoddi4+0x64>
 80010a0:	4618      	mov	r0, r3
 80010a2:	e6f8      	b.n	8000e96 <__udivmoddi4+0x92>
 80010a4:	454b      	cmp	r3, r9
 80010a6:	d2a9      	bcs.n	8000ffc <__udivmoddi4+0x1f8>
 80010a8:	ebb9 0802 	subs.w	r8, r9, r2
 80010ac:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010b0:	3801      	subs	r0, #1
 80010b2:	e7a3      	b.n	8000ffc <__udivmoddi4+0x1f8>
 80010b4:	4646      	mov	r6, r8
 80010b6:	e7ea      	b.n	800108e <__udivmoddi4+0x28a>
 80010b8:	4620      	mov	r0, r4
 80010ba:	e794      	b.n	8000fe6 <__udivmoddi4+0x1e2>
 80010bc:	4640      	mov	r0, r8
 80010be:	e7d1      	b.n	8001064 <__udivmoddi4+0x260>
 80010c0:	46d0      	mov	r8, sl
 80010c2:	e77b      	b.n	8000fbc <__udivmoddi4+0x1b8>
 80010c4:	3b02      	subs	r3, #2
 80010c6:	4461      	add	r1, ip
 80010c8:	e732      	b.n	8000f30 <__udivmoddi4+0x12c>
 80010ca:	4630      	mov	r0, r6
 80010cc:	e709      	b.n	8000ee2 <__udivmoddi4+0xde>
 80010ce:	4464      	add	r4, ip
 80010d0:	3802      	subs	r0, #2
 80010d2:	e742      	b.n	8000f5a <__udivmoddi4+0x156>

080010d4 <__aeabi_idiv0>:
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <HAL_TIM_PeriodElapsedCallback>:

/*
 * Timer interrupt handling (10ms)
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
	if (htim == &htim9)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4a0a      	ldr	r2, [pc, #40]	; (800110c <HAL_TIM_PeriodElapsedCallback+0x34>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d10b      	bne.n	8001100 <HAL_TIM_PeriodElapsedCallback+0x28>
	{
		g_ui8CounterTimer1++;
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	3301      	adds	r3, #1
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80010f2:	701a      	strb	r2, [r3, #0]
		g_ui8CounterTimer2++;
 80010f4:	4b07      	ldr	r3, [pc, #28]	; (8001114 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2da      	uxtb	r2, r3
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80010fe:	701a      	strb	r2, [r3, #0]
	}
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	20000254 	.word	0x20000254
 8001110:	20000350 	.word	0x20000350
 8001114:	20000351 	.word	0x20000351

08001118 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800111c:	f000 fc00 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001120:	f000 f8a6 	bl	8001270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001124:	f000 f99e 	bl	8001464 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001128:	f000 f902 	bl	8001330 <MX_SPI1_Init>
  MX_TIM9_Init();
 800112c:	f000 f936 	bl	800139c <MX_TIM9_Init>
  MX_USART2_UART_Init();
 8001130:	f000 f96e 	bl	8001410 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  g_eBme280CommStatus = bme280Init(&hspi1, &g_sBme280Device);
 8001134:	4942      	ldr	r1, [pc, #264]	; (8001240 <main+0x128>)
 8001136:	4843      	ldr	r0, [pc, #268]	; (8001244 <main+0x12c>)
 8001138:	f003 f9f6 	bl	8004528 <bme280Init>
 800113c:	4603      	mov	r3, r0
 800113e:	461a      	mov	r2, r3
 8001140:	4b41      	ldr	r3, [pc, #260]	; (8001248 <main+0x130>)
 8001142:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim9);
 8001144:	4841      	ldr	r0, [pc, #260]	; (800124c <main+0x134>)
 8001146:	f002 fa77 	bl	8003638 <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (g_ui8CounterTimer2 >= g_ui8Delay100ms)
 800114a:	4b41      	ldr	r3, [pc, #260]	; (8001250 <main+0x138>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	220a      	movs	r2, #10
 8001150:	4293      	cmp	r3, r2
 8001152:	d31e      	bcc.n	8001192 <main+0x7a>
	  {
		  if (g_eBme280CommStatus == NOK)
 8001154:	4b3c      	ldr	r3, [pc, #240]	; (8001248 <main+0x130>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d108      	bne.n	800116e <main+0x56>
		  {
			  g_eBme280CommStatus = bme280Init(&hspi1, &g_sBme280Device);
 800115c:	4938      	ldr	r1, [pc, #224]	; (8001240 <main+0x128>)
 800115e:	4839      	ldr	r0, [pc, #228]	; (8001244 <main+0x12c>)
 8001160:	f003 f9e2 	bl	8004528 <bme280Init>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	4b37      	ldr	r3, [pc, #220]	; (8001248 <main+0x130>)
 800116a:	701a      	strb	r2, [r3, #0]
 800116c:	e00e      	b.n	800118c <main+0x74>
		  }
		  else if (bme280GetStatus(&hspi1, &g_sBme280Device) == AVAILABLE)
 800116e:	4934      	ldr	r1, [pc, #208]	; (8001240 <main+0x128>)
 8001170:	4834      	ldr	r0, [pc, #208]	; (8001244 <main+0x12c>)
 8001172:	f003 fc5f 	bl	8004a34 <bme280GetStatus>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d107      	bne.n	800118c <main+0x74>
		  {
			  bme280ReadPressure(&hspi1, &g_sBme280Device);
 800117c:	4930      	ldr	r1, [pc, #192]	; (8001240 <main+0x128>)
 800117e:	4831      	ldr	r0, [pc, #196]	; (8001244 <main+0x12c>)
 8001180:	f003 fd56 	bl	8004c30 <bme280ReadPressure>
			  bme280ReadHumidity(&hspi1, &g_sBme280Device);
 8001184:	492e      	ldr	r1, [pc, #184]	; (8001240 <main+0x128>)
 8001186:	482f      	ldr	r0, [pc, #188]	; (8001244 <main+0x12c>)
 8001188:	f004 f884 	bl	8005294 <bme280ReadHumidity>
		  }

		  g_ui8CounterTimer2 = 0;
 800118c:	4b30      	ldr	r3, [pc, #192]	; (8001250 <main+0x138>)
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
	  }

	  if (g_ui8CounterTimer1 >= g_ui8Delay2s)
 8001192:	4b30      	ldr	r3, [pc, #192]	; (8001254 <main+0x13c>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	22c8      	movs	r2, #200	; 0xc8
 8001198:	4293      	cmp	r3, r2
 800119a:	d3d6      	bcc.n	800114a <main+0x32>
	  {
		  sprintf(g_cMessage, "Temperature = %.2f Celsius degree\r\n", (((float) g_sBme280Device.i32Temperature) / 100));
 800119c:	4b28      	ldr	r3, [pc, #160]	; (8001240 <main+0x128>)
 800119e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011a8:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001258 <main+0x140>
 80011ac:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011b0:	ee16 0a90 	vmov	r0, s13
 80011b4:	f7ff f9e8 	bl	8000588 <__aeabi_f2d>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	4927      	ldr	r1, [pc, #156]	; (800125c <main+0x144>)
 80011be:	4828      	ldr	r0, [pc, #160]	; (8001260 <main+0x148>)
 80011c0:	f004 ffc0 	bl	8006144 <siprintf>
		  HAL_UART_Transmit(&huart2, ((uint8_t *) g_cMessage), strlen(g_cMessage), g_ui32TimeoutUart);
 80011c4:	4826      	ldr	r0, [pc, #152]	; (8001260 <main+0x148>)
 80011c6:	f7ff f823 	bl	8000210 <strlen>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	2364      	movs	r3, #100	; 0x64
 80011d0:	4923      	ldr	r1, [pc, #140]	; (8001260 <main+0x148>)
 80011d2:	4824      	ldr	r0, [pc, #144]	; (8001264 <main+0x14c>)
 80011d4:	f002 fe33 	bl	8003e3e <HAL_UART_Transmit>

		  sprintf(g_cMessage, "Pressure    = %"PRIu32" Pascal\r\n", g_sBme280Device.ui32Pressure);
 80011d8:	4b19      	ldr	r3, [pc, #100]	; (8001240 <main+0x128>)
 80011da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011dc:	461a      	mov	r2, r3
 80011de:	4922      	ldr	r1, [pc, #136]	; (8001268 <main+0x150>)
 80011e0:	481f      	ldr	r0, [pc, #124]	; (8001260 <main+0x148>)
 80011e2:	f004 ffaf 	bl	8006144 <siprintf>
		  HAL_UART_Transmit(&huart2, ((uint8_t *) g_cMessage), strlen(g_cMessage), g_ui32TimeoutUart);
 80011e6:	481e      	ldr	r0, [pc, #120]	; (8001260 <main+0x148>)
 80011e8:	f7ff f812 	bl	8000210 <strlen>
 80011ec:	4603      	mov	r3, r0
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	2364      	movs	r3, #100	; 0x64
 80011f2:	491b      	ldr	r1, [pc, #108]	; (8001260 <main+0x148>)
 80011f4:	481b      	ldr	r0, [pc, #108]	; (8001264 <main+0x14c>)
 80011f6:	f002 fe22 	bl	8003e3e <HAL_UART_Transmit>

		  sprintf(g_cMessage, "Humidity    = %.2f%%\r\n\r\n", (((float) g_sBme280Device.ui32Humidity) /10));
 80011fa:	4b11      	ldr	r3, [pc, #68]	; (8001240 <main+0x128>)
 80011fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fe:	ee07 3a90 	vmov	s15, r3
 8001202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001206:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800120a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800120e:	ee16 0a90 	vmov	r0, s13
 8001212:	f7ff f9b9 	bl	8000588 <__aeabi_f2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4914      	ldr	r1, [pc, #80]	; (800126c <main+0x154>)
 800121c:	4810      	ldr	r0, [pc, #64]	; (8001260 <main+0x148>)
 800121e:	f004 ff91 	bl	8006144 <siprintf>
		  HAL_UART_Transmit(&huart2, ((uint8_t *) g_cMessage), strlen(g_cMessage), g_ui32TimeoutUart);
 8001222:	480f      	ldr	r0, [pc, #60]	; (8001260 <main+0x148>)
 8001224:	f7fe fff4 	bl	8000210 <strlen>
 8001228:	4603      	mov	r3, r0
 800122a:	b29a      	uxth	r2, r3
 800122c:	2364      	movs	r3, #100	; 0x64
 800122e:	490c      	ldr	r1, [pc, #48]	; (8001260 <main+0x148>)
 8001230:	480c      	ldr	r0, [pc, #48]	; (8001264 <main+0x14c>)
 8001232:	f002 fe04 	bl	8003e3e <HAL_UART_Transmit>

		  g_ui8CounterTimer1 = 0;
 8001236:	4b07      	ldr	r3, [pc, #28]	; (8001254 <main+0x13c>)
 8001238:	2200      	movs	r2, #0
 800123a:	701a      	strb	r2, [r3, #0]
	  if (g_ui8CounterTimer2 >= g_ui8Delay100ms)
 800123c:	e785      	b.n	800114a <main+0x32>
 800123e:	bf00      	nop
 8001240:	200002e0 	.word	0x200002e0
 8001244:	200001fc 	.word	0x200001fc
 8001248:	20000324 	.word	0x20000324
 800124c:	20000254 	.word	0x20000254
 8001250:	20000351 	.word	0x20000351
 8001254:	20000350 	.word	0x20000350
 8001258:	42c80000 	.word	0x42c80000
 800125c:	08009d40 	.word	0x08009d40
 8001260:	20000328 	.word	0x20000328
 8001264:	2000029c 	.word	0x2000029c
 8001268:	08009d64 	.word	0x08009d64
 800126c:	08009d80 	.word	0x08009d80

08001270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b094      	sub	sp, #80	; 0x50
 8001274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	2234      	movs	r2, #52	; 0x34
 800127c:	2100      	movs	r1, #0
 800127e:	4618      	mov	r0, r3
 8001280:	f004 f8d8 	bl	8005434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001284:	f107 0308 	add.w	r3, r7, #8
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001294:	2300      	movs	r3, #0
 8001296:	607b      	str	r3, [r7, #4]
 8001298:	4b23      	ldr	r3, [pc, #140]	; (8001328 <SystemClock_Config+0xb8>)
 800129a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129c:	4a22      	ldr	r2, [pc, #136]	; (8001328 <SystemClock_Config+0xb8>)
 800129e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012a2:	6413      	str	r3, [r2, #64]	; 0x40
 80012a4:	4b20      	ldr	r3, [pc, #128]	; (8001328 <SystemClock_Config+0xb8>)
 80012a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80012b0:	2300      	movs	r3, #0
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	4b1d      	ldr	r3, [pc, #116]	; (800132c <SystemClock_Config+0xbc>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80012bc:	4a1b      	ldr	r2, [pc, #108]	; (800132c <SystemClock_Config+0xbc>)
 80012be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012c2:	6013      	str	r3, [r2, #0]
 80012c4:	4b19      	ldr	r3, [pc, #100]	; (800132c <SystemClock_Config+0xbc>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012d0:	2302      	movs	r3, #2
 80012d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012d4:	2301      	movs	r3, #1
 80012d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d8:	2310      	movs	r3, #16
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012dc:	2300      	movs	r3, #0
 80012de:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 f911 	bl	800250c <HAL_RCC_OscConfig>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80012f0:	f000 f8fa 	bl	80014e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f4:	230f      	movs	r3, #15
 80012f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001308:	f107 0308 	add.w	r3, r7, #8
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f000 fe38 	bl	8001f84 <HAL_RCC_ClockConfig>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800131a:	f000 f8e5 	bl	80014e8 <Error_Handler>
  }
}
 800131e:	bf00      	nop
 8001320:	3750      	adds	r7, #80	; 0x50
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40023800 	.word	0x40023800
 800132c:	40007000 	.word	0x40007000

08001330 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001334:	4b17      	ldr	r3, [pc, #92]	; (8001394 <MX_SPI1_Init+0x64>)
 8001336:	4a18      	ldr	r2, [pc, #96]	; (8001398 <MX_SPI1_Init+0x68>)
 8001338:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800133a:	4b16      	ldr	r3, [pc, #88]	; (8001394 <MX_SPI1_Init+0x64>)
 800133c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001340:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001342:	4b14      	ldr	r3, [pc, #80]	; (8001394 <MX_SPI1_Init+0x64>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <MX_SPI1_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800134e:	4b11      	ldr	r3, [pc, #68]	; (8001394 <MX_SPI1_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001354:	4b0f      	ldr	r3, [pc, #60]	; (8001394 <MX_SPI1_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <MX_SPI1_Init+0x64>)
 800135c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001360:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001362:	4b0c      	ldr	r3, [pc, #48]	; (8001394 <MX_SPI1_Init+0x64>)
 8001364:	2218      	movs	r2, #24
 8001366:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001368:	4b0a      	ldr	r3, [pc, #40]	; (8001394 <MX_SPI1_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <MX_SPI1_Init+0x64>)
 8001370:	2200      	movs	r2, #0
 8001372:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <MX_SPI1_Init+0x64>)
 8001376:	2200      	movs	r2, #0
 8001378:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <MX_SPI1_Init+0x64>)
 800137c:	220a      	movs	r2, #10
 800137e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001380:	4804      	ldr	r0, [pc, #16]	; (8001394 <MX_SPI1_Init+0x64>)
 8001382:	f001 fb61 	bl	8002a48 <HAL_SPI_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800138c:	f000 f8ac 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001390:	bf00      	nop
 8001392:	bd80      	pop	{r7, pc}
 8001394:	200001fc 	.word	0x200001fc
 8001398:	40013000 	.word	0x40013000

0800139c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80013ae:	4b16      	ldr	r3, [pc, #88]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013b0:	4a16      	ldr	r2, [pc, #88]	; (800140c <MX_TIM9_Init+0x70>)
 80013b2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 16000-1;
 80013b4:	4b14      	ldr	r3, [pc, #80]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013b6:	f643 627f 	movw	r2, #15999	; 0x3e7f
 80013ba:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 10-1;
 80013c2:	4b11      	ldr	r3, [pc, #68]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013c4:	2209      	movs	r2, #9
 80013c6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80013d4:	480c      	ldr	r0, [pc, #48]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013d6:	f002 f8df 	bl	8003598 <HAL_TIM_Base_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80013e0:	f000 f882 	bl	80014e8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013e8:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80013ea:	463b      	mov	r3, r7
 80013ec:	4619      	mov	r1, r3
 80013ee:	4806      	ldr	r0, [pc, #24]	; (8001408 <MX_TIM9_Init+0x6c>)
 80013f0:	f002 fa9a 	bl	8003928 <HAL_TIM_ConfigClockSource>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 80013fa:	f000 f875 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80013fe:	bf00      	nop
 8001400:	3710      	adds	r7, #16
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	20000254 	.word	0x20000254
 800140c:	40014000 	.word	0x40014000

08001410 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <MX_USART2_UART_Init+0x50>)
 8001418:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800141c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001420:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001422:	4b0e      	ldr	r3, [pc, #56]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001428:	4b0c      	ldr	r3, [pc, #48]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800142a:	2200      	movs	r2, #0
 800142c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142e:	4b0b      	ldr	r3, [pc, #44]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001434:	4b09      	ldr	r3, [pc, #36]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001436:	220c      	movs	r2, #12
 8001438:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800143a:	4b08      	ldr	r3, [pc, #32]	; (800145c <MX_USART2_UART_Init+0x4c>)
 800143c:	2200      	movs	r2, #0
 800143e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001442:	2200      	movs	r2, #0
 8001444:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001446:	4805      	ldr	r0, [pc, #20]	; (800145c <MX_USART2_UART_Init+0x4c>)
 8001448:	f002 fcac 	bl	8003da4 <HAL_UART_Init>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001452:	f000 f849 	bl	80014e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000029c 	.word	0x2000029c
 8001460:	40004400 	.word	0x40004400

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b088      	sub	sp, #32
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <MX_GPIO_Init+0x7c>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	4a17      	ldr	r2, [pc, #92]	; (80014e0 <MX_GPIO_Init+0x7c>)
 8001484:	f043 0301 	orr.w	r3, r3, #1
 8001488:	6313      	str	r3, [r2, #48]	; 0x30
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <MX_GPIO_Init+0x7c>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	f003 0301 	and.w	r3, r3, #1
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b11      	ldr	r3, [pc, #68]	; (80014e0 <MX_GPIO_Init+0x7c>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	4a10      	ldr	r2, [pc, #64]	; (80014e0 <MX_GPIO_Init+0x7c>)
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	6313      	str	r3, [r2, #48]	; 0x30
 80014a6:	4b0e      	ldr	r3, [pc, #56]	; (80014e0 <MX_GPIO_Init+0x7c>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2140      	movs	r1, #64	; 0x40
 80014b6:	480b      	ldr	r0, [pc, #44]	; (80014e4 <MX_GPIO_Init+0x80>)
 80014b8:	f000 fd4a 	bl	8001f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI_CS_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80014bc:	2340      	movs	r3, #64	; 0x40
 80014be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c0:	2301      	movs	r3, #1
 80014c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c8:	2300      	movs	r3, #0
 80014ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	4619      	mov	r1, r3
 80014d2:	4804      	ldr	r0, [pc, #16]	; (80014e4 <MX_GPIO_Init+0x80>)
 80014d4:	f000 fba8 	bl	8001c28 <HAL_GPIO_Init>

}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40020400 	.word	0x40020400

080014e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014ec:	b672      	cpsid	i
}
 80014ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <Error_Handler+0x8>
	...

080014f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	607b      	str	r3, [r7, #4]
 80014fe:	4b10      	ldr	r3, [pc, #64]	; (8001540 <HAL_MspInit+0x4c>)
 8001500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001502:	4a0f      	ldr	r2, [pc, #60]	; (8001540 <HAL_MspInit+0x4c>)
 8001504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001508:	6453      	str	r3, [r2, #68]	; 0x44
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <HAL_MspInit+0x4c>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001512:	607b      	str	r3, [r7, #4]
 8001514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	603b      	str	r3, [r7, #0]
 800151a:	4b09      	ldr	r3, [pc, #36]	; (8001540 <HAL_MspInit+0x4c>)
 800151c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151e:	4a08      	ldr	r2, [pc, #32]	; (8001540 <HAL_MspInit+0x4c>)
 8001520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001524:	6413      	str	r3, [r2, #64]	; 0x40
 8001526:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_MspInit+0x4c>)
 8001528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800152a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800

08001544 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b08a      	sub	sp, #40	; 0x28
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a19      	ldr	r2, [pc, #100]	; (80015c8 <HAL_SPI_MspInit+0x84>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d12b      	bne.n	80015be <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	613b      	str	r3, [r7, #16]
 800156a:	4b18      	ldr	r3, [pc, #96]	; (80015cc <HAL_SPI_MspInit+0x88>)
 800156c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156e:	4a17      	ldr	r2, [pc, #92]	; (80015cc <HAL_SPI_MspInit+0x88>)
 8001570:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001574:	6453      	str	r3, [r2, #68]	; 0x44
 8001576:	4b15      	ldr	r3, [pc, #84]	; (80015cc <HAL_SPI_MspInit+0x88>)
 8001578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800157a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800157e:	613b      	str	r3, [r7, #16]
 8001580:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	60fb      	str	r3, [r7, #12]
 8001586:	4b11      	ldr	r3, [pc, #68]	; (80015cc <HAL_SPI_MspInit+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a10      	ldr	r2, [pc, #64]	; (80015cc <HAL_SPI_MspInit+0x88>)
 800158c:	f043 0301 	orr.w	r3, r3, #1
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <HAL_SPI_MspInit+0x88>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800159e:	23e0      	movs	r3, #224	; 0xe0
 80015a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80015ae:	2305      	movs	r3, #5
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015b2:	f107 0314 	add.w	r3, r7, #20
 80015b6:	4619      	mov	r1, r3
 80015b8:	4805      	ldr	r0, [pc, #20]	; (80015d0 <HAL_SPI_MspInit+0x8c>)
 80015ba:	f000 fb35 	bl	8001c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80015be:	bf00      	nop
 80015c0:	3728      	adds	r7, #40	; 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	40013000 	.word	0x40013000
 80015cc:	40023800 	.word	0x40023800
 80015d0:	40020000 	.word	0x40020000

080015d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0e      	ldr	r2, [pc, #56]	; (800161c <HAL_TIM_Base_MspInit+0x48>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d115      	bne.n	8001612 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60fb      	str	r3, [r7, #12]
 80015ea:	4b0d      	ldr	r3, [pc, #52]	; (8001620 <HAL_TIM_Base_MspInit+0x4c>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	4a0c      	ldr	r2, [pc, #48]	; (8001620 <HAL_TIM_Base_MspInit+0x4c>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f4:	6453      	str	r3, [r2, #68]	; 0x44
 80015f6:	4b0a      	ldr	r3, [pc, #40]	; (8001620 <HAL_TIM_Base_MspInit+0x4c>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015fe:	60fb      	str	r3, [r7, #12]
 8001600:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2100      	movs	r1, #0
 8001606:	2018      	movs	r0, #24
 8001608:	f000 fad7 	bl	8001bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800160c:	2018      	movs	r0, #24
 800160e:	f000 faf0 	bl	8001bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001612:	bf00      	nop
 8001614:	3710      	adds	r7, #16
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40014000 	.word	0x40014000
 8001620:	40023800 	.word	0x40023800

08001624 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08a      	sub	sp, #40	; 0x28
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a19      	ldr	r2, [pc, #100]	; (80016a8 <HAL_UART_MspInit+0x84>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d12b      	bne.n	800169e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <HAL_UART_MspInit+0x88>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a17      	ldr	r2, [pc, #92]	; (80016ac <HAL_UART_MspInit+0x88>)
 8001650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b15      	ldr	r3, [pc, #84]	; (80016ac <HAL_UART_MspInit+0x88>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60fb      	str	r3, [r7, #12]
 8001666:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_UART_MspInit+0x88>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a10      	ldr	r2, [pc, #64]	; (80016ac <HAL_UART_MspInit+0x88>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b0e      	ldr	r3, [pc, #56]	; (80016ac <HAL_UART_MspInit+0x88>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800167e:	230c      	movs	r3, #12
 8001680:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001682:	2302      	movs	r3, #2
 8001684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800168e:	2307      	movs	r3, #7
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	4805      	ldr	r0, [pc, #20]	; (80016b0 <HAL_UART_MspInit+0x8c>)
 800169a:	f000 fac5 	bl	8001c28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800169e:	bf00      	nop
 80016a0:	3728      	adds	r7, #40	; 0x28
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	40004400 	.word	0x40004400
 80016ac:	40023800 	.word	0x40023800
 80016b0:	40020000 	.word	0x40020000

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016b8:	e7fe      	b.n	80016b8 <NMI_Handler+0x4>

080016ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ba:	b480      	push	{r7}
 80016bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016be:	e7fe      	b.n	80016be <HardFault_Handler+0x4>

080016c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c4:	e7fe      	b.n	80016c4 <MemManage_Handler+0x4>

080016c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016c6:	b480      	push	{r7}
 80016c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ca:	e7fe      	b.n	80016ca <BusFault_Handler+0x4>

080016cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d0:	e7fe      	b.n	80016d0 <UsageFault_Handler+0x4>

080016d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016d2:	b480      	push	{r7}
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001700:	f000 f960 	bl	80019c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	bd80      	pop	{r7, pc}

08001708 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800170c:	4802      	ldr	r0, [pc, #8]	; (8001718 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800170e:	f002 f803 	bl	8003718 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	20000254 	.word	0x20000254

0800171c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
	return 1;
 8001720:	2301      	movs	r3, #1
}
 8001722:	4618      	mov	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <_kill>:

int _kill(int pid, int sig)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001736:	f003 fe53 	bl	80053e0 <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
	return -1;
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_exit>:

void _exit (int status)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001754:	f04f 31ff 	mov.w	r1, #4294967295
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe7 	bl	800172c <_kill>
	while (1) {}		/* Make sure we hang here */
 800175e:	e7fe      	b.n	800175e <_exit+0x12>

08001760 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b086      	sub	sp, #24
 8001764:	af00      	add	r7, sp, #0
 8001766:	60f8      	str	r0, [r7, #12]
 8001768:	60b9      	str	r1, [r7, #8]
 800176a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	e00a      	b.n	8001788 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001772:	f3af 8000 	nop.w
 8001776:	4601      	mov	r1, r0
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	1c5a      	adds	r2, r3, #1
 800177c:	60ba      	str	r2, [r7, #8]
 800177e:	b2ca      	uxtb	r2, r1
 8001780:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	3301      	adds	r3, #1
 8001786:	617b      	str	r3, [r7, #20]
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	429a      	cmp	r2, r3
 800178e:	dbf0      	blt.n	8001772 <_read+0x12>
	}

return len;
 8001790:	687b      	ldr	r3, [r7, #4]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3718      	adds	r7, #24
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}

0800179a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e009      	b.n	80017c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	60ba      	str	r2, [r7, #8]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	3301      	adds	r3, #1
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697a      	ldr	r2, [r7, #20]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dbf1      	blt.n	80017ac <_write+0x12>
	}
	return len;
 80017c8:	687b      	ldr	r3, [r7, #4]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3718      	adds	r7, #24
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}

080017d2 <_close>:

int _close(int file)
{
 80017d2:	b480      	push	{r7}
 80017d4:	b083      	sub	sp, #12
 80017d6:	af00      	add	r7, sp, #0
 80017d8:	6078      	str	r0, [r7, #4]
	return -1;
 80017da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017de:	4618      	mov	r0, r3
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b480      	push	{r7}
 80017ec:	b083      	sub	sp, #12
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017fa:	605a      	str	r2, [r3, #4]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_isatty>:

int _isatty(int file)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
	return 1;
 8001812:	2301      	movs	r3, #1
}
 8001814:	4618      	mov	r0, r3
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr

08001820 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001820:	b480      	push	{r7}
 8001822:	b085      	sub	sp, #20
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
	return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
	...

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	; (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	; (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	; (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	; (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f003 fdb8 	bl	80053e0 <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	; (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	; (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20020000 	.word	0x20020000
 800189c:	00000400 	.word	0x00000400
 80018a0:	20000354 	.word	0x20000354
 80018a4:	20000380 	.word	0x20000380

080018a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	; (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	; (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001904 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018d0:	480d      	ldr	r0, [pc, #52]	; (8001908 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018d2:	490e      	ldr	r1, [pc, #56]	; (800190c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d8:	e002      	b.n	80018e0 <LoopCopyDataInit>

080018da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018de:	3304      	adds	r3, #4

080018e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e4:	d3f9      	bcc.n	80018da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e6:	4a0b      	ldr	r2, [pc, #44]	; (8001914 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018e8:	4c0b      	ldr	r4, [pc, #44]	; (8001918 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018ec:	e001      	b.n	80018f2 <LoopFillZerobss>

080018ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f0:	3204      	adds	r2, #4

080018f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f4:	d3fb      	bcc.n	80018ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018f6:	f7ff ffd7 	bl	80018a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018fa:	f003 fd77 	bl	80053ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018fe:	f7ff fc0b 	bl	8001118 <main>
  bx  lr    
 8001902:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001904:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001910:	0800a284 	.word	0x0800a284
  ldr r2, =_sbss
 8001914:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001918:	20000380 	.word	0x20000380

0800191c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC_IRQHandler>
	...

08001920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001924:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <HAL_Init+0x40>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a0d      	ldr	r2, [pc, #52]	; (8001960 <HAL_Init+0x40>)
 800192a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800192e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001930:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_Init+0x40>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a0a      	ldr	r2, [pc, #40]	; (8001960 <HAL_Init+0x40>)
 8001936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800193a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800193c:	4b08      	ldr	r3, [pc, #32]	; (8001960 <HAL_Init+0x40>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <HAL_Init+0x40>)
 8001942:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001946:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001948:	2003      	movs	r0, #3
 800194a:	f000 f92b 	bl	8001ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800194e:	200f      	movs	r0, #15
 8001950:	f000 f808 	bl	8001964 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001954:	f7ff fdce 	bl	80014f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001958:	2300      	movs	r3, #0
}
 800195a:	4618      	mov	r0, r3
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40023c00 	.word	0x40023c00

08001964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800196c:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_InitTick+0x54>)
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	4b12      	ldr	r3, [pc, #72]	; (80019bc <HAL_InitTick+0x58>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800197a:	fbb3 f3f1 	udiv	r3, r3, r1
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f000 f943 	bl	8001c0e <HAL_SYSTICK_Config>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e00e      	b.n	80019b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2b0f      	cmp	r3, #15
 8001996:	d80a      	bhi.n	80019ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001998:	2200      	movs	r2, #0
 800199a:	6879      	ldr	r1, [r7, #4]
 800199c:	f04f 30ff 	mov.w	r0, #4294967295
 80019a0:	f000 f90b 	bl	8001bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019a4:	4a06      	ldr	r2, [pc, #24]	; (80019c0 <HAL_InitTick+0x5c>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e000      	b.n	80019b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000008 	.word	0x20000008
 80019c0:	20000004 	.word	0x20000004

080019c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019c8:	4b06      	ldr	r3, [pc, #24]	; (80019e4 <HAL_IncTick+0x20>)
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <HAL_IncTick+0x24>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4413      	add	r3, r2
 80019d4:	4a04      	ldr	r2, [pc, #16]	; (80019e8 <HAL_IncTick+0x24>)
 80019d6:	6013      	str	r3, [r2, #0]
}
 80019d8:	bf00      	nop
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000008 	.word	0x20000008
 80019e8:	20000358 	.word	0x20000358

080019ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return uwTick;
 80019f0:	4b03      	ldr	r3, [pc, #12]	; (8001a00 <HAL_GetTick+0x14>)
 80019f2:	681b      	ldr	r3, [r3, #0]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	20000358 	.word	0x20000358

08001a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a1a:	68ba      	ldr	r2, [r7, #8]
 8001a1c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a20:	4013      	ands	r3, r2
 8001a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a2c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a36:	4a04      	ldr	r2, [pc, #16]	; (8001a48 <__NVIC_SetPriorityGrouping+0x44>)
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	60d3      	str	r3, [r2, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a50:	4b04      	ldr	r3, [pc, #16]	; (8001a64 <__NVIC_GetPriorityGrouping+0x18>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	f003 0307 	and.w	r3, r3, #7
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	db0b      	blt.n	8001a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	f003 021f 	and.w	r2, r3, #31
 8001a80:	4907      	ldr	r1, [pc, #28]	; (8001aa0 <__NVIC_EnableIRQ+0x38>)
 8001a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	2001      	movs	r0, #1
 8001a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a92:	bf00      	nop
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	e000e100 	.word	0xe000e100

08001aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6039      	str	r1, [r7, #0]
 8001aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db0a      	blt.n	8001ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	490c      	ldr	r1, [pc, #48]	; (8001af0 <__NVIC_SetPriority+0x4c>)
 8001abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac2:	0112      	lsls	r2, r2, #4
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	440b      	add	r3, r1
 8001ac8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001acc:	e00a      	b.n	8001ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	b2da      	uxtb	r2, r3
 8001ad2:	4908      	ldr	r1, [pc, #32]	; (8001af4 <__NVIC_SetPriority+0x50>)
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	3b04      	subs	r3, #4
 8001adc:	0112      	lsls	r2, r2, #4
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	761a      	strb	r2, [r3, #24]
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	e000e100 	.word	0xe000e100
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b089      	sub	sp, #36	; 0x24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f003 0307 	and.w	r3, r3, #7
 8001b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b0c:	69fb      	ldr	r3, [r7, #28]
 8001b0e:	f1c3 0307 	rsb	r3, r3, #7
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	bf28      	it	cs
 8001b16:	2304      	movcs	r3, #4
 8001b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	2b06      	cmp	r3, #6
 8001b20:	d902      	bls.n	8001b28 <NVIC_EncodePriority+0x30>
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	3b03      	subs	r3, #3
 8001b26:	e000      	b.n	8001b2a <NVIC_EncodePriority+0x32>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	fa02 f303 	lsl.w	r3, r2, r3
 8001b36:	43da      	mvns	r2, r3
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b40:	f04f 31ff 	mov.w	r1, #4294967295
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	43d9      	mvns	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	4313      	orrs	r3, r2
         );
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3724      	adds	r7, #36	; 0x24
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
	...

08001b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b70:	d301      	bcc.n	8001b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b72:	2301      	movs	r3, #1
 8001b74:	e00f      	b.n	8001b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b76:	4a0a      	ldr	r2, [pc, #40]	; (8001ba0 <SysTick_Config+0x40>)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b7e:	210f      	movs	r1, #15
 8001b80:	f04f 30ff 	mov.w	r0, #4294967295
 8001b84:	f7ff ff8e 	bl	8001aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b88:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <SysTick_Config+0x40>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b8e:	4b04      	ldr	r3, [pc, #16]	; (8001ba0 <SysTick_Config+0x40>)
 8001b90:	2207      	movs	r2, #7
 8001b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	e000e010 	.word	0xe000e010

08001ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ff29 	bl	8001a04 <__NVIC_SetPriorityGrouping>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b086      	sub	sp, #24
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	60b9      	str	r1, [r7, #8]
 8001bc4:	607a      	str	r2, [r7, #4]
 8001bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bcc:	f7ff ff3e 	bl	8001a4c <__NVIC_GetPriorityGrouping>
 8001bd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	68b9      	ldr	r1, [r7, #8]
 8001bd6:	6978      	ldr	r0, [r7, #20]
 8001bd8:	f7ff ff8e 	bl	8001af8 <NVIC_EncodePriority>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001be2:	4611      	mov	r1, r2
 8001be4:	4618      	mov	r0, r3
 8001be6:	f7ff ff5d 	bl	8001aa4 <__NVIC_SetPriority>
}
 8001bea:	bf00      	nop
 8001bec:	3718      	adds	r7, #24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bf2:	b580      	push	{r7, lr}
 8001bf4:	b082      	sub	sp, #8
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ff31 	bl	8001a68 <__NVIC_EnableIRQ>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff ffa2 	bl	8001b60 <SysTick_Config>
 8001c1c:	4603      	mov	r3, r0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b089      	sub	sp, #36	; 0x24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c32:	2300      	movs	r3, #0
 8001c34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61fb      	str	r3, [r7, #28]
 8001c42:	e165      	b.n	8001f10 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c44:	2201      	movs	r2, #1
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	4013      	ands	r3, r2
 8001c56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c58:	693a      	ldr	r2, [r7, #16]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	f040 8154 	bne.w	8001f0a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d005      	beq.n	8001c7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d130      	bne.n	8001cdc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	005b      	lsls	r3, r3, #1
 8001c84:	2203      	movs	r2, #3
 8001c86:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8a:	43db      	mvns	r3, r3
 8001c8c:	69ba      	ldr	r2, [r7, #24]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	68da      	ldr	r2, [r3, #12]
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	69ba      	ldr	r2, [r7, #24]
 8001ca8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69ba      	ldr	r2, [r7, #24]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	091b      	lsrs	r3, r3, #4
 8001cc6:	f003 0201 	and.w	r2, r3, #1
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69ba      	ldr	r2, [r7, #24]
 8001cda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	d017      	beq.n	8001d18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	69ba      	ldr	r2, [r7, #24]
 8001d16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d123      	bne.n	8001d6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	08da      	lsrs	r2, r3, #3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3208      	adds	r2, #8
 8001d2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	f003 0307 	and.w	r3, r3, #7
 8001d38:	009b      	lsls	r3, r3, #2
 8001d3a:	220f      	movs	r2, #15
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	69ba      	ldr	r2, [r7, #24]
 8001d44:	4013      	ands	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	691a      	ldr	r2, [r3, #16]
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	f003 0307 	and.w	r3, r3, #7
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	69ba      	ldr	r2, [r7, #24]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	08da      	lsrs	r2, r3, #3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3208      	adds	r2, #8
 8001d66:	69b9      	ldr	r1, [r7, #24]
 8001d68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d72:	69fb      	ldr	r3, [r7, #28]
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	2203      	movs	r2, #3
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 0203 	and.w	r2, r3, #3
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	f000 80ae 	beq.w	8001f0a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
 8001db2:	4b5d      	ldr	r3, [pc, #372]	; (8001f28 <HAL_GPIO_Init+0x300>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db6:	4a5c      	ldr	r2, [pc, #368]	; (8001f28 <HAL_GPIO_Init+0x300>)
 8001db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dbc:	6453      	str	r3, [r2, #68]	; 0x44
 8001dbe:	4b5a      	ldr	r3, [pc, #360]	; (8001f28 <HAL_GPIO_Init+0x300>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dca:	4a58      	ldr	r2, [pc, #352]	; (8001f2c <HAL_GPIO_Init+0x304>)
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	089b      	lsrs	r3, r3, #2
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	220f      	movs	r2, #15
 8001de2:	fa02 f303 	lsl.w	r3, r2, r3
 8001de6:	43db      	mvns	r3, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4013      	ands	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	4a4f      	ldr	r2, [pc, #316]	; (8001f30 <HAL_GPIO_Init+0x308>)
 8001df2:	4293      	cmp	r3, r2
 8001df4:	d025      	beq.n	8001e42 <HAL_GPIO_Init+0x21a>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	4a4e      	ldr	r2, [pc, #312]	; (8001f34 <HAL_GPIO_Init+0x30c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d01f      	beq.n	8001e3e <HAL_GPIO_Init+0x216>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	4a4d      	ldr	r2, [pc, #308]	; (8001f38 <HAL_GPIO_Init+0x310>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d019      	beq.n	8001e3a <HAL_GPIO_Init+0x212>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a4c      	ldr	r2, [pc, #304]	; (8001f3c <HAL_GPIO_Init+0x314>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d013      	beq.n	8001e36 <HAL_GPIO_Init+0x20e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a4b      	ldr	r2, [pc, #300]	; (8001f40 <HAL_GPIO_Init+0x318>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d00d      	beq.n	8001e32 <HAL_GPIO_Init+0x20a>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a4a      	ldr	r2, [pc, #296]	; (8001f44 <HAL_GPIO_Init+0x31c>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d007      	beq.n	8001e2e <HAL_GPIO_Init+0x206>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a49      	ldr	r2, [pc, #292]	; (8001f48 <HAL_GPIO_Init+0x320>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d101      	bne.n	8001e2a <HAL_GPIO_Init+0x202>
 8001e26:	2306      	movs	r3, #6
 8001e28:	e00c      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e2a:	2307      	movs	r3, #7
 8001e2c:	e00a      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e2e:	2305      	movs	r3, #5
 8001e30:	e008      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e32:	2304      	movs	r3, #4
 8001e34:	e006      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e36:	2303      	movs	r3, #3
 8001e38:	e004      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	e002      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e000      	b.n	8001e44 <HAL_GPIO_Init+0x21c>
 8001e42:	2300      	movs	r3, #0
 8001e44:	69fa      	ldr	r2, [r7, #28]
 8001e46:	f002 0203 	and.w	r2, r2, #3
 8001e4a:	0092      	lsls	r2, r2, #2
 8001e4c:	4093      	lsls	r3, r2
 8001e4e:	69ba      	ldr	r2, [r7, #24]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e54:	4935      	ldr	r1, [pc, #212]	; (8001f2c <HAL_GPIO_Init+0x304>)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	089b      	lsrs	r3, r3, #2
 8001e5a:	3302      	adds	r3, #2
 8001e5c:	69ba      	ldr	r2, [r7, #24]
 8001e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e62:	4b3a      	ldr	r3, [pc, #232]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e68:	693b      	ldr	r3, [r7, #16]
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e86:	4a31      	ldr	r2, [pc, #196]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001e88:	69bb      	ldr	r3, [r7, #24]
 8001e8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e8c:	4b2f      	ldr	r3, [pc, #188]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001eb0:	4a26      	ldr	r2, [pc, #152]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001eb6:	4b25      	ldr	r3, [pc, #148]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001eda:	4a1c      	ldr	r2, [pc, #112]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001edc:	69bb      	ldr	r3, [r7, #24]
 8001ede:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ee0:	4b1a      	ldr	r3, [pc, #104]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	43db      	mvns	r3, r3
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	4013      	ands	r3, r2
 8001eee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d003      	beq.n	8001f04 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f04:	4a11      	ldr	r2, [pc, #68]	; (8001f4c <HAL_GPIO_Init+0x324>)
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	61fb      	str	r3, [r7, #28]
 8001f10:	69fb      	ldr	r3, [r7, #28]
 8001f12:	2b0f      	cmp	r3, #15
 8001f14:	f67f ae96 	bls.w	8001c44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f18:	bf00      	nop
 8001f1a:	bf00      	nop
 8001f1c:	3724      	adds	r7, #36	; 0x24
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40013800 	.word	0x40013800
 8001f30:	40020000 	.word	0x40020000
 8001f34:	40020400 	.word	0x40020400
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	40020c00 	.word	0x40020c00
 8001f40:	40021000 	.word	0x40021000
 8001f44:	40021400 	.word	0x40021400
 8001f48:	40021800 	.word	0x40021800
 8001f4c:	40013c00 	.word	0x40013c00

08001f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	807b      	strh	r3, [r7, #2]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f60:	787b      	ldrb	r3, [r7, #1]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d003      	beq.n	8001f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f66:	887a      	ldrh	r2, [r7, #2]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f6c:	e003      	b.n	8001f76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f6e:	887b      	ldrh	r3, [r7, #2]
 8001f70:	041a      	lsls	r2, r3, #16
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	619a      	str	r2, [r3, #24]
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
	...

08001f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d101      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e0cc      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f98:	4b68      	ldr	r3, [pc, #416]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 030f 	and.w	r3, r3, #15
 8001fa0:	683a      	ldr	r2, [r7, #0]
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d90c      	bls.n	8001fc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa6:	4b65      	ldr	r3, [pc, #404]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	b2d2      	uxtb	r2, r2
 8001fac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fae:	4b63      	ldr	r3, [pc, #396]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d001      	beq.n	8001fc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	e0b8      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d020      	beq.n	800200e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d005      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fd8:	4b59      	ldr	r3, [pc, #356]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4a58      	ldr	r2, [pc, #352]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8001fde:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001fe2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0308 	and.w	r3, r3, #8
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d005      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ff0:	4b53      	ldr	r3, [pc, #332]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	4a52      	ldr	r2, [pc, #328]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8001ff6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001ffa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ffc:	4b50      	ldr	r3, [pc, #320]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	494d      	ldr	r1, [pc, #308]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 800200a:	4313      	orrs	r3, r2
 800200c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d044      	beq.n	80020a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d107      	bne.n	8002032 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002022:	4b47      	ldr	r3, [pc, #284]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d119      	bne.n	8002062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800202e:	2301      	movs	r3, #1
 8002030:	e07f      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b02      	cmp	r3, #2
 8002038:	d003      	beq.n	8002042 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800203e:	2b03      	cmp	r3, #3
 8002040:	d107      	bne.n	8002052 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002042:	4b3f      	ldr	r3, [pc, #252]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800204a:	2b00      	cmp	r3, #0
 800204c:	d109      	bne.n	8002062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e06f      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002052:	4b3b      	ldr	r3, [pc, #236]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e067      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002062:	4b37      	ldr	r3, [pc, #220]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	f023 0203 	bic.w	r2, r3, #3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	4934      	ldr	r1, [pc, #208]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002070:	4313      	orrs	r3, r2
 8002072:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002074:	f7ff fcba 	bl	80019ec <HAL_GetTick>
 8002078:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207a:	e00a      	b.n	8002092 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800207c:	f7ff fcb6 	bl	80019ec <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	f241 3288 	movw	r2, #5000	; 0x1388
 800208a:	4293      	cmp	r3, r2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e04f      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002092:	4b2b      	ldr	r3, [pc, #172]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 020c 	and.w	r2, r3, #12
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d1eb      	bne.n	800207c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020a4:	4b25      	ldr	r3, [pc, #148]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 030f 	and.w	r3, r3, #15
 80020ac:	683a      	ldr	r2, [r7, #0]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d20c      	bcs.n	80020cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020b2:	4b22      	ldr	r3, [pc, #136]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	b2d2      	uxtb	r2, r2
 80020b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ba:	4b20      	ldr	r3, [pc, #128]	; (800213c <HAL_RCC_ClockConfig+0x1b8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 030f 	and.w	r3, r3, #15
 80020c2:	683a      	ldr	r2, [r7, #0]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d001      	beq.n	80020cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	e032      	b.n	8002132 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f003 0304 	and.w	r3, r3, #4
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d008      	beq.n	80020ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4916      	ldr	r1, [pc, #88]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 80020e6:	4313      	orrs	r3, r2
 80020e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f003 0308 	and.w	r3, r3, #8
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d009      	beq.n	800210a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020f6:	4b12      	ldr	r3, [pc, #72]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	490e      	ldr	r1, [pc, #56]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002106:	4313      	orrs	r3, r2
 8002108:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800210a:	f000 f855 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 800210e:	4602      	mov	r2, r0
 8002110:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <HAL_RCC_ClockConfig+0x1bc>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	091b      	lsrs	r3, r3, #4
 8002116:	f003 030f 	and.w	r3, r3, #15
 800211a:	490a      	ldr	r1, [pc, #40]	; (8002144 <HAL_RCC_ClockConfig+0x1c0>)
 800211c:	5ccb      	ldrb	r3, [r1, r3]
 800211e:	fa22 f303 	lsr.w	r3, r2, r3
 8002122:	4a09      	ldr	r2, [pc, #36]	; (8002148 <HAL_RCC_ClockConfig+0x1c4>)
 8002124:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002126:	4b09      	ldr	r3, [pc, #36]	; (800214c <HAL_RCC_ClockConfig+0x1c8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4618      	mov	r0, r3
 800212c:	f7ff fc1a 	bl	8001964 <HAL_InitTick>

  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40023c00 	.word	0x40023c00
 8002140:	40023800 	.word	0x40023800
 8002144:	08009db4 	.word	0x08009db4
 8002148:	20000000 	.word	0x20000000
 800214c:	20000004 	.word	0x20000004

08002150 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002154:	4b03      	ldr	r3, [pc, #12]	; (8002164 <HAL_RCC_GetHCLKFreq+0x14>)
 8002156:	681b      	ldr	r3, [r3, #0]
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	20000000 	.word	0x20000000

08002168 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800216c:	f7ff fff0 	bl	8002150 <HAL_RCC_GetHCLKFreq>
 8002170:	4602      	mov	r2, r0
 8002172:	4b05      	ldr	r3, [pc, #20]	; (8002188 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	0a9b      	lsrs	r3, r3, #10
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	4903      	ldr	r1, [pc, #12]	; (800218c <HAL_RCC_GetPCLK1Freq+0x24>)
 800217e:	5ccb      	ldrb	r3, [r1, r3]
 8002180:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002184:	4618      	mov	r0, r3
 8002186:	bd80      	pop	{r7, pc}
 8002188:	40023800 	.word	0x40023800
 800218c:	08009dc4 	.word	0x08009dc4

08002190 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002194:	f7ff ffdc 	bl	8002150 <HAL_RCC_GetHCLKFreq>
 8002198:	4602      	mov	r2, r0
 800219a:	4b05      	ldr	r3, [pc, #20]	; (80021b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	0b5b      	lsrs	r3, r3, #13
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	4903      	ldr	r1, [pc, #12]	; (80021b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021a6:	5ccb      	ldrb	r3, [r1, r3]
 80021a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40023800 	.word	0x40023800
 80021b4:	08009dc4 	.word	0x08009dc4

080021b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021bc:	b0a6      	sub	sp, #152	; 0x98
 80021be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80021d2:	2300      	movs	r3, #0
 80021d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80021d8:	2300      	movs	r3, #0
 80021da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021de:	4bc8      	ldr	r3, [pc, #800]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f003 030c 	and.w	r3, r3, #12
 80021e6:	2b0c      	cmp	r3, #12
 80021e8:	f200 817e 	bhi.w	80024e8 <HAL_RCC_GetSysClockFreq+0x330>
 80021ec:	a201      	add	r2, pc, #4	; (adr r2, 80021f4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80021ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021f2:	bf00      	nop
 80021f4:	08002229 	.word	0x08002229
 80021f8:	080024e9 	.word	0x080024e9
 80021fc:	080024e9 	.word	0x080024e9
 8002200:	080024e9 	.word	0x080024e9
 8002204:	08002231 	.word	0x08002231
 8002208:	080024e9 	.word	0x080024e9
 800220c:	080024e9 	.word	0x080024e9
 8002210:	080024e9 	.word	0x080024e9
 8002214:	08002239 	.word	0x08002239
 8002218:	080024e9 	.word	0x080024e9
 800221c:	080024e9 	.word	0x080024e9
 8002220:	080024e9 	.word	0x080024e9
 8002224:	080023a3 	.word	0x080023a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002228:	4bb6      	ldr	r3, [pc, #728]	; (8002504 <HAL_RCC_GetSysClockFreq+0x34c>)
 800222a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800222e:	e15f      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002230:	4bb5      	ldr	r3, [pc, #724]	; (8002508 <HAL_RCC_GetSysClockFreq+0x350>)
 8002232:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002236:	e15b      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002238:	4bb1      	ldr	r3, [pc, #708]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002240:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002244:	4bae      	ldr	r3, [pc, #696]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d031      	beq.n	80022b4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002250:	4bab      	ldr	r3, [pc, #684]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	099b      	lsrs	r3, r3, #6
 8002256:	2200      	movs	r2, #0
 8002258:	66bb      	str	r3, [r7, #104]	; 0x68
 800225a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800225c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800225e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002262:	663b      	str	r3, [r7, #96]	; 0x60
 8002264:	2300      	movs	r3, #0
 8002266:	667b      	str	r3, [r7, #100]	; 0x64
 8002268:	4ba7      	ldr	r3, [pc, #668]	; (8002508 <HAL_RCC_GetSysClockFreq+0x350>)
 800226a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800226e:	462a      	mov	r2, r5
 8002270:	fb03 f202 	mul.w	r2, r3, r2
 8002274:	2300      	movs	r3, #0
 8002276:	4621      	mov	r1, r4
 8002278:	fb01 f303 	mul.w	r3, r1, r3
 800227c:	4413      	add	r3, r2
 800227e:	4aa2      	ldr	r2, [pc, #648]	; (8002508 <HAL_RCC_GetSysClockFreq+0x350>)
 8002280:	4621      	mov	r1, r4
 8002282:	fba1 1202 	umull	r1, r2, r1, r2
 8002286:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002288:	460a      	mov	r2, r1
 800228a:	67ba      	str	r2, [r7, #120]	; 0x78
 800228c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800228e:	4413      	add	r3, r2
 8002290:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002292:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002296:	2200      	movs	r2, #0
 8002298:	65bb      	str	r3, [r7, #88]	; 0x58
 800229a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800229c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80022a0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80022a4:	f7fe fd60 	bl	8000d68 <__aeabi_uldivmod>
 80022a8:	4602      	mov	r2, r0
 80022aa:	460b      	mov	r3, r1
 80022ac:	4613      	mov	r3, r2
 80022ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80022b2:	e064      	b.n	800237e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022b4:	4b92      	ldr	r3, [pc, #584]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	099b      	lsrs	r3, r3, #6
 80022ba:	2200      	movs	r2, #0
 80022bc:	653b      	str	r3, [r7, #80]	; 0x50
 80022be:	657a      	str	r2, [r7, #84]	; 0x54
 80022c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80022c8:	2300      	movs	r3, #0
 80022ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022cc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80022d0:	4622      	mov	r2, r4
 80022d2:	462b      	mov	r3, r5
 80022d4:	f04f 0000 	mov.w	r0, #0
 80022d8:	f04f 0100 	mov.w	r1, #0
 80022dc:	0159      	lsls	r1, r3, #5
 80022de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022e2:	0150      	lsls	r0, r2, #5
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	4621      	mov	r1, r4
 80022ea:	1a51      	subs	r1, r2, r1
 80022ec:	6139      	str	r1, [r7, #16]
 80022ee:	4629      	mov	r1, r5
 80022f0:	eb63 0301 	sbc.w	r3, r3, r1
 80022f4:	617b      	str	r3, [r7, #20]
 80022f6:	f04f 0200 	mov.w	r2, #0
 80022fa:	f04f 0300 	mov.w	r3, #0
 80022fe:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002302:	4659      	mov	r1, fp
 8002304:	018b      	lsls	r3, r1, #6
 8002306:	4651      	mov	r1, sl
 8002308:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800230c:	4651      	mov	r1, sl
 800230e:	018a      	lsls	r2, r1, #6
 8002310:	4651      	mov	r1, sl
 8002312:	ebb2 0801 	subs.w	r8, r2, r1
 8002316:	4659      	mov	r1, fp
 8002318:	eb63 0901 	sbc.w	r9, r3, r1
 800231c:	f04f 0200 	mov.w	r2, #0
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002328:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800232c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002330:	4690      	mov	r8, r2
 8002332:	4699      	mov	r9, r3
 8002334:	4623      	mov	r3, r4
 8002336:	eb18 0303 	adds.w	r3, r8, r3
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	462b      	mov	r3, r5
 800233e:	eb49 0303 	adc.w	r3, r9, r3
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002350:	4629      	mov	r1, r5
 8002352:	028b      	lsls	r3, r1, #10
 8002354:	4621      	mov	r1, r4
 8002356:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800235a:	4621      	mov	r1, r4
 800235c:	028a      	lsls	r2, r1, #10
 800235e:	4610      	mov	r0, r2
 8002360:	4619      	mov	r1, r3
 8002362:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002366:	2200      	movs	r2, #0
 8002368:	643b      	str	r3, [r7, #64]	; 0x40
 800236a:	647a      	str	r2, [r7, #68]	; 0x44
 800236c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002370:	f7fe fcfa 	bl	8000d68 <__aeabi_uldivmod>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4613      	mov	r3, r2
 800237a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800237e:	4b60      	ldr	r3, [pc, #384]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	0c1b      	lsrs	r3, r3, #16
 8002384:	f003 0303 	and.w	r3, r3, #3
 8002388:	3301      	adds	r3, #1
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8002390:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002394:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002398:	fbb2 f3f3 	udiv	r3, r2, r3
 800239c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80023a0:	e0a6      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023a2:	4b57      	ldr	r3, [pc, #348]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023ae:	4b54      	ldr	r3, [pc, #336]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80023b0:	685b      	ldr	r3, [r3, #4]
 80023b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d02a      	beq.n	8002410 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023ba:	4b51      	ldr	r3, [pc, #324]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	099b      	lsrs	r3, r3, #6
 80023c0:	2200      	movs	r2, #0
 80023c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80023c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80023c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023c8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80023cc:	2100      	movs	r1, #0
 80023ce:	4b4e      	ldr	r3, [pc, #312]	; (8002508 <HAL_RCC_GetSysClockFreq+0x350>)
 80023d0:	fb03 f201 	mul.w	r2, r3, r1
 80023d4:	2300      	movs	r3, #0
 80023d6:	fb00 f303 	mul.w	r3, r0, r3
 80023da:	4413      	add	r3, r2
 80023dc:	4a4a      	ldr	r2, [pc, #296]	; (8002508 <HAL_RCC_GetSysClockFreq+0x350>)
 80023de:	fba0 1202 	umull	r1, r2, r0, r2
 80023e2:	677a      	str	r2, [r7, #116]	; 0x74
 80023e4:	460a      	mov	r2, r1
 80023e6:	673a      	str	r2, [r7, #112]	; 0x70
 80023e8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80023ea:	4413      	add	r3, r2
 80023ec:	677b      	str	r3, [r7, #116]	; 0x74
 80023ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023f2:	2200      	movs	r2, #0
 80023f4:	633b      	str	r3, [r7, #48]	; 0x30
 80023f6:	637a      	str	r2, [r7, #52]	; 0x34
 80023f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80023fc:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002400:	f7fe fcb2 	bl	8000d68 <__aeabi_uldivmod>
 8002404:	4602      	mov	r2, r0
 8002406:	460b      	mov	r3, r1
 8002408:	4613      	mov	r3, r2
 800240a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800240e:	e05b      	b.n	80024c8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002410:	4b3b      	ldr	r3, [pc, #236]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	099b      	lsrs	r3, r3, #6
 8002416:	2200      	movs	r2, #0
 8002418:	62bb      	str	r3, [r7, #40]	; 0x28
 800241a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800241c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800241e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002422:	623b      	str	r3, [r7, #32]
 8002424:	2300      	movs	r3, #0
 8002426:	627b      	str	r3, [r7, #36]	; 0x24
 8002428:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800242c:	4642      	mov	r2, r8
 800242e:	464b      	mov	r3, r9
 8002430:	f04f 0000 	mov.w	r0, #0
 8002434:	f04f 0100 	mov.w	r1, #0
 8002438:	0159      	lsls	r1, r3, #5
 800243a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800243e:	0150      	lsls	r0, r2, #5
 8002440:	4602      	mov	r2, r0
 8002442:	460b      	mov	r3, r1
 8002444:	4641      	mov	r1, r8
 8002446:	ebb2 0a01 	subs.w	sl, r2, r1
 800244a:	4649      	mov	r1, r9
 800244c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	f04f 0300 	mov.w	r3, #0
 8002458:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800245c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002460:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002464:	ebb2 040a 	subs.w	r4, r2, sl
 8002468:	eb63 050b 	sbc.w	r5, r3, fp
 800246c:	f04f 0200 	mov.w	r2, #0
 8002470:	f04f 0300 	mov.w	r3, #0
 8002474:	00eb      	lsls	r3, r5, #3
 8002476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800247a:	00e2      	lsls	r2, r4, #3
 800247c:	4614      	mov	r4, r2
 800247e:	461d      	mov	r5, r3
 8002480:	4643      	mov	r3, r8
 8002482:	18e3      	adds	r3, r4, r3
 8002484:	603b      	str	r3, [r7, #0]
 8002486:	464b      	mov	r3, r9
 8002488:	eb45 0303 	adc.w	r3, r5, r3
 800248c:	607b      	str	r3, [r7, #4]
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	f04f 0300 	mov.w	r3, #0
 8002496:	e9d7 4500 	ldrd	r4, r5, [r7]
 800249a:	4629      	mov	r1, r5
 800249c:	028b      	lsls	r3, r1, #10
 800249e:	4621      	mov	r1, r4
 80024a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80024a4:	4621      	mov	r1, r4
 80024a6:	028a      	lsls	r2, r1, #10
 80024a8:	4610      	mov	r0, r2
 80024aa:	4619      	mov	r1, r3
 80024ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80024b0:	2200      	movs	r2, #0
 80024b2:	61bb      	str	r3, [r7, #24]
 80024b4:	61fa      	str	r2, [r7, #28]
 80024b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ba:	f7fe fc55 	bl	8000d68 <__aeabi_uldivmod>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4613      	mov	r3, r2
 80024c4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80024c8:	4b0d      	ldr	r3, [pc, #52]	; (8002500 <HAL_RCC_GetSysClockFreq+0x348>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	0f1b      	lsrs	r3, r3, #28
 80024ce:	f003 0307 	and.w	r3, r3, #7
 80024d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80024d6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80024da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024de:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80024e6:	e003      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_RCC_GetSysClockFreq+0x34c>)
 80024ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80024ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3798      	adds	r7, #152	; 0x98
 80024f8:	46bd      	mov	sp, r7
 80024fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024fe:	bf00      	nop
 8002500:	40023800 	.word	0x40023800
 8002504:	00f42400 	.word	0x00f42400
 8002508:	017d7840 	.word	0x017d7840

0800250c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b086      	sub	sp, #24
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d101      	bne.n	800251e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e28d      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b00      	cmp	r3, #0
 8002528:	f000 8083 	beq.w	8002632 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800252c:	4b94      	ldr	r3, [pc, #592]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 030c 	and.w	r3, r3, #12
 8002534:	2b04      	cmp	r3, #4
 8002536:	d019      	beq.n	800256c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002538:	4b91      	ldr	r3, [pc, #580]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002540:	2b08      	cmp	r3, #8
 8002542:	d106      	bne.n	8002552 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002544:	4b8e      	ldr	r3, [pc, #568]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800254c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002550:	d00c      	beq.n	800256c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002552:	4b8b      	ldr	r3, [pc, #556]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002554:	689b      	ldr	r3, [r3, #8]
 8002556:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800255a:	2b0c      	cmp	r3, #12
 800255c:	d112      	bne.n	8002584 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800255e:	4b88      	ldr	r3, [pc, #544]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002566:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800256a:	d10b      	bne.n	8002584 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800256c:	4b84      	ldr	r3, [pc, #528]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d05b      	beq.n	8002630 <HAL_RCC_OscConfig+0x124>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d157      	bne.n	8002630 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002580:	2301      	movs	r3, #1
 8002582:	e25a      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800258c:	d106      	bne.n	800259c <HAL_RCC_OscConfig+0x90>
 800258e:	4b7c      	ldr	r3, [pc, #496]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a7b      	ldr	r2, [pc, #492]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002594:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	e01d      	b.n	80025d8 <HAL_RCC_OscConfig+0xcc>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80025a4:	d10c      	bne.n	80025c0 <HAL_RCC_OscConfig+0xb4>
 80025a6:	4b76      	ldr	r3, [pc, #472]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a75      	ldr	r2, [pc, #468]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025b0:	6013      	str	r3, [r2, #0]
 80025b2:	4b73      	ldr	r3, [pc, #460]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a72      	ldr	r2, [pc, #456]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	e00b      	b.n	80025d8 <HAL_RCC_OscConfig+0xcc>
 80025c0:	4b6f      	ldr	r3, [pc, #444]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	4b6c      	ldr	r3, [pc, #432]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a6b      	ldr	r2, [pc, #428]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d013      	beq.n	8002608 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025e0:	f7ff fa04 	bl	80019ec <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025e8:	f7ff fa00 	bl	80019ec <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b64      	cmp	r3, #100	; 0x64
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e21f      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025fa:	4b61      	ldr	r3, [pc, #388]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0f0      	beq.n	80025e8 <HAL_RCC_OscConfig+0xdc>
 8002606:	e014      	b.n	8002632 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002608:	f7ff f9f0 	bl	80019ec <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002610:	f7ff f9ec 	bl	80019ec <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b64      	cmp	r3, #100	; 0x64
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e20b      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002622:	4b57      	ldr	r3, [pc, #348]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x104>
 800262e:	e000      	b.n	8002632 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d06f      	beq.n	800271e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800263e:	4b50      	ldr	r3, [pc, #320]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 030c 	and.w	r3, r3, #12
 8002646:	2b00      	cmp	r3, #0
 8002648:	d017      	beq.n	800267a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800264a:	4b4d      	ldr	r3, [pc, #308]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002652:	2b08      	cmp	r3, #8
 8002654:	d105      	bne.n	8002662 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002656:	4b4a      	ldr	r3, [pc, #296]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00b      	beq.n	800267a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002662:	4b47      	ldr	r3, [pc, #284]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800266a:	2b0c      	cmp	r3, #12
 800266c:	d11c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800266e:	4b44      	ldr	r3, [pc, #272]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d116      	bne.n	80026a8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267a:	4b41      	ldr	r3, [pc, #260]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0302 	and.w	r3, r3, #2
 8002682:	2b00      	cmp	r3, #0
 8002684:	d005      	beq.n	8002692 <HAL_RCC_OscConfig+0x186>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	68db      	ldr	r3, [r3, #12]
 800268a:	2b01      	cmp	r3, #1
 800268c:	d001      	beq.n	8002692 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e1d3      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002692:	4b3b      	ldr	r3, [pc, #236]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	691b      	ldr	r3, [r3, #16]
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	4937      	ldr	r1, [pc, #220]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026a6:	e03a      	b.n	800271e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d020      	beq.n	80026f2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026b0:	4b34      	ldr	r3, [pc, #208]	; (8002784 <HAL_RCC_OscConfig+0x278>)
 80026b2:	2201      	movs	r2, #1
 80026b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b6:	f7ff f999 	bl	80019ec <HAL_GetTick>
 80026ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026bc:	e008      	b.n	80026d0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026be:	f7ff f995 	bl	80019ec <HAL_GetTick>
 80026c2:	4602      	mov	r2, r0
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d901      	bls.n	80026d0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	e1b4      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026d0:	4b2b      	ldr	r3, [pc, #172]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d0f0      	beq.n	80026be <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026dc:	4b28      	ldr	r3, [pc, #160]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	691b      	ldr	r3, [r3, #16]
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	4925      	ldr	r1, [pc, #148]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	600b      	str	r3, [r1, #0]
 80026f0:	e015      	b.n	800271e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026f2:	4b24      	ldr	r3, [pc, #144]	; (8002784 <HAL_RCC_OscConfig+0x278>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026f8:	f7ff f978 	bl	80019ec <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002700:	f7ff f974 	bl	80019ec <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e193      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002712:	4b1b      	ldr	r3, [pc, #108]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1f0      	bne.n	8002700 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0308 	and.w	r3, r3, #8
 8002726:	2b00      	cmp	r3, #0
 8002728:	d036      	beq.n	8002798 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d016      	beq.n	8002760 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002732:	4b15      	ldr	r3, [pc, #84]	; (8002788 <HAL_RCC_OscConfig+0x27c>)
 8002734:	2201      	movs	r2, #1
 8002736:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002738:	f7ff f958 	bl	80019ec <HAL_GetTick>
 800273c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800273e:	e008      	b.n	8002752 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002740:	f7ff f954 	bl	80019ec <HAL_GetTick>
 8002744:	4602      	mov	r2, r0
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	2b02      	cmp	r3, #2
 800274c:	d901      	bls.n	8002752 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800274e:	2303      	movs	r3, #3
 8002750:	e173      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002752:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <HAL_RCC_OscConfig+0x274>)
 8002754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d0f0      	beq.n	8002740 <HAL_RCC_OscConfig+0x234>
 800275e:	e01b      	b.n	8002798 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002760:	4b09      	ldr	r3, [pc, #36]	; (8002788 <HAL_RCC_OscConfig+0x27c>)
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002766:	f7ff f941 	bl	80019ec <HAL_GetTick>
 800276a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276c:	e00e      	b.n	800278c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800276e:	f7ff f93d 	bl	80019ec <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d907      	bls.n	800278c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e15c      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
 8002780:	40023800 	.word	0x40023800
 8002784:	42470000 	.word	0x42470000
 8002788:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800278c:	4b8a      	ldr	r3, [pc, #552]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800278e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1ea      	bne.n	800276e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8097 	beq.w	80028d4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a6:	2300      	movs	r3, #0
 80027a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027aa:	4b83      	ldr	r3, [pc, #524]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10f      	bne.n	80027d6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	60bb      	str	r3, [r7, #8]
 80027ba:	4b7f      	ldr	r3, [pc, #508]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	4a7e      	ldr	r2, [pc, #504]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80027c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027c4:	6413      	str	r3, [r2, #64]	; 0x40
 80027c6:	4b7c      	ldr	r3, [pc, #496]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027ce:	60bb      	str	r3, [r7, #8]
 80027d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027d2:	2301      	movs	r3, #1
 80027d4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d6:	4b79      	ldr	r3, [pc, #484]	; (80029bc <HAL_RCC_OscConfig+0x4b0>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d118      	bne.n	8002814 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027e2:	4b76      	ldr	r3, [pc, #472]	; (80029bc <HAL_RCC_OscConfig+0x4b0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a75      	ldr	r2, [pc, #468]	; (80029bc <HAL_RCC_OscConfig+0x4b0>)
 80027e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ee:	f7ff f8fd 	bl	80019ec <HAL_GetTick>
 80027f2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f4:	e008      	b.n	8002808 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f6:	f7ff f8f9 	bl	80019ec <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	693b      	ldr	r3, [r7, #16]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d901      	bls.n	8002808 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002804:	2303      	movs	r3, #3
 8002806:	e118      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002808:	4b6c      	ldr	r3, [pc, #432]	; (80029bc <HAL_RCC_OscConfig+0x4b0>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0f0      	beq.n	80027f6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d106      	bne.n	800282a <HAL_RCC_OscConfig+0x31e>
 800281c:	4b66      	ldr	r3, [pc, #408]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800281e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002820:	4a65      	ldr	r2, [pc, #404]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	6713      	str	r3, [r2, #112]	; 0x70
 8002828:	e01c      	b.n	8002864 <HAL_RCC_OscConfig+0x358>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2b05      	cmp	r3, #5
 8002830:	d10c      	bne.n	800284c <HAL_RCC_OscConfig+0x340>
 8002832:	4b61      	ldr	r3, [pc, #388]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002836:	4a60      	ldr	r2, [pc, #384]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002838:	f043 0304 	orr.w	r3, r3, #4
 800283c:	6713      	str	r3, [r2, #112]	; 0x70
 800283e:	4b5e      	ldr	r3, [pc, #376]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002842:	4a5d      	ldr	r2, [pc, #372]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6713      	str	r3, [r2, #112]	; 0x70
 800284a:	e00b      	b.n	8002864 <HAL_RCC_OscConfig+0x358>
 800284c:	4b5a      	ldr	r3, [pc, #360]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002850:	4a59      	ldr	r2, [pc, #356]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002852:	f023 0301 	bic.w	r3, r3, #1
 8002856:	6713      	str	r3, [r2, #112]	; 0x70
 8002858:	4b57      	ldr	r3, [pc, #348]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800285a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285c:	4a56      	ldr	r2, [pc, #344]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800285e:	f023 0304 	bic.w	r3, r3, #4
 8002862:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d015      	beq.n	8002898 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286c:	f7ff f8be 	bl	80019ec <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002872:	e00a      	b.n	800288a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002874:	f7ff f8ba 	bl	80019ec <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002882:	4293      	cmp	r3, r2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e0d7      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800288a:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800288c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0ee      	beq.n	8002874 <HAL_RCC_OscConfig+0x368>
 8002896:	e014      	b.n	80028c2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002898:	f7ff f8a8 	bl	80019ec <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800289e:	e00a      	b.n	80028b6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028a0:	f7ff f8a4 	bl	80019ec <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e0c1      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028b6:	4b40      	ldr	r3, [pc, #256]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80028b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1ee      	bne.n	80028a0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d105      	bne.n	80028d4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028c8:	4b3b      	ldr	r3, [pc, #236]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	4a3a      	ldr	r2, [pc, #232]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80028ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028d2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	f000 80ad 	beq.w	8002a38 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028de:	4b36      	ldr	r3, [pc, #216]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d060      	beq.n	80029ac <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	699b      	ldr	r3, [r3, #24]
 80028ee:	2b02      	cmp	r3, #2
 80028f0:	d145      	bne.n	800297e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028f2:	4b33      	ldr	r3, [pc, #204]	; (80029c0 <HAL_RCC_OscConfig+0x4b4>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f8:	f7ff f878 	bl	80019ec <HAL_GetTick>
 80028fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fe:	e008      	b.n	8002912 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002900:	f7ff f874 	bl	80019ec <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	2b02      	cmp	r3, #2
 800290c:	d901      	bls.n	8002912 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e093      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002912:	4b29      	ldr	r3, [pc, #164]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800291a:	2b00      	cmp	r3, #0
 800291c:	d1f0      	bne.n	8002900 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	69da      	ldr	r2, [r3, #28]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	431a      	orrs	r2, r3
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	019b      	lsls	r3, r3, #6
 800292e:	431a      	orrs	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	085b      	lsrs	r3, r3, #1
 8002936:	3b01      	subs	r3, #1
 8002938:	041b      	lsls	r3, r3, #16
 800293a:	431a      	orrs	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002940:	061b      	lsls	r3, r3, #24
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	071b      	lsls	r3, r3, #28
 800294a:	491b      	ldr	r1, [pc, #108]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 800294c:	4313      	orrs	r3, r2
 800294e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002950:	4b1b      	ldr	r3, [pc, #108]	; (80029c0 <HAL_RCC_OscConfig+0x4b4>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002956:	f7ff f849 	bl	80019ec <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800295e:	f7ff f845 	bl	80019ec <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e064      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x452>
 800297c:	e05c      	b.n	8002a38 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <HAL_RCC_OscConfig+0x4b4>)
 8002980:	2200      	movs	r2, #0
 8002982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002984:	f7ff f832 	bl	80019ec <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800298c:	f7ff f82e 	bl	80019ec <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e04d      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800299e:	4b06      	ldr	r3, [pc, #24]	; (80029b8 <HAL_RCC_OscConfig+0x4ac>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d1f0      	bne.n	800298c <HAL_RCC_OscConfig+0x480>
 80029aa:	e045      	b.n	8002a38 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d107      	bne.n	80029c4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e040      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
 80029b8:	40023800 	.word	0x40023800
 80029bc:	40007000 	.word	0x40007000
 80029c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80029c4:	4b1f      	ldr	r3, [pc, #124]	; (8002a44 <HAL_RCC_OscConfig+0x538>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d030      	beq.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d129      	bne.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d122      	bne.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029f4:	4013      	ands	r3, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d119      	bne.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0a:	085b      	lsrs	r3, r3, #1
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d10f      	bne.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a1e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a20:	429a      	cmp	r2, r3
 8002a22:	d107      	bne.n	8002a34 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d001      	beq.n	8002a38 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800

08002a48 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b082      	sub	sp, #8
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e07b      	b.n	8002b52 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d108      	bne.n	8002a74 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002a6a:	d009      	beq.n	8002a80 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	61da      	str	r2, [r3, #28]
 8002a72:	e005      	b.n	8002a80 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d106      	bne.n	8002aa0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a9a:	6878      	ldr	r0, [r7, #4]
 8002a9c:	f7fe fd52 	bl	8001544 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ab6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002ac8:	431a      	orrs	r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	431a      	orrs	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002af0:	431a      	orrs	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a1b      	ldr	r3, [r3, #32]
 8002b00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b04:	ea42 0103 	orr.w	r1, r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	699b      	ldr	r3, [r3, #24]
 8002b1c:	0c1b      	lsrs	r3, r3, #16
 8002b1e:	f003 0104 	and.w	r1, r3, #4
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b26:	f003 0210 	and.w	r2, r3, #16
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	430a      	orrs	r2, r1
 8002b30:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	69da      	ldr	r2, [r3, #28]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b40:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2200      	movs	r2, #0
 8002b46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002b50:	2300      	movs	r3, #0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	b088      	sub	sp, #32
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	60f8      	str	r0, [r7, #12]
 8002b62:	60b9      	str	r1, [r7, #8]
 8002b64:	603b      	str	r3, [r7, #0]
 8002b66:	4613      	mov	r3, r2
 8002b68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d101      	bne.n	8002b7c <HAL_SPI_Transmit+0x22>
 8002b78:	2302      	movs	r3, #2
 8002b7a:	e126      	b.n	8002dca <HAL_SPI_Transmit+0x270>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b84:	f7fe ff32 	bl	80019ec <HAL_GetTick>
 8002b88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002b8a:	88fb      	ldrh	r3, [r7, #6]
 8002b8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d002      	beq.n	8002ba0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002b9e:	e10b      	b.n	8002db8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_SPI_Transmit+0x52>
 8002ba6:	88fb      	ldrh	r3, [r7, #6]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d102      	bne.n	8002bb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002bb0:	e102      	b.n	8002db8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2203      	movs	r2, #3
 8002bb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	88fa      	ldrh	r2, [r7, #6]
 8002bca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	88fa      	ldrh	r2, [r7, #6]
 8002bd0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2200      	movs	r2, #0
 8002be8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2200      	movs	r2, #0
 8002bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bf8:	d10f      	bne.n	8002c1a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c24:	2b40      	cmp	r3, #64	; 0x40
 8002c26:	d007      	beq.n	8002c38 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c40:	d14b      	bne.n	8002cda <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d002      	beq.n	8002c50 <HAL_SPI_Transmit+0xf6>
 8002c4a:	8afb      	ldrh	r3, [r7, #22]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d13e      	bne.n	8002cce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c54:	881a      	ldrh	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c60:	1c9a      	adds	r2, r3, #2
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c74:	e02b      	b.n	8002cce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 0302 	and.w	r3, r3, #2
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d112      	bne.n	8002caa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c88:	881a      	ldrh	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	1c9a      	adds	r2, r3, #2
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	3b01      	subs	r3, #1
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	86da      	strh	r2, [r3, #54]	; 0x36
 8002ca8:	e011      	b.n	8002cce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002caa:	f7fe fe9f 	bl	80019ec <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d803      	bhi.n	8002cc2 <HAL_SPI_Transmit+0x168>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc0:	d102      	bne.n	8002cc8 <HAL_SPI_Transmit+0x16e>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d102      	bne.n	8002cce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002ccc:	e074      	b.n	8002db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d1ce      	bne.n	8002c76 <HAL_SPI_Transmit+0x11c>
 8002cd8:	e04c      	b.n	8002d74 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d002      	beq.n	8002ce8 <HAL_SPI_Transmit+0x18e>
 8002ce2:	8afb      	ldrh	r3, [r7, #22]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d140      	bne.n	8002d6a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	330c      	adds	r3, #12
 8002cf2:	7812      	ldrb	r2, [r2, #0]
 8002cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	3b01      	subs	r3, #1
 8002d08:	b29a      	uxth	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d0e:	e02c      	b.n	8002d6a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	689b      	ldr	r3, [r3, #8]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d113      	bne.n	8002d46 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	330c      	adds	r3, #12
 8002d28:	7812      	ldrb	r2, [r2, #0]
 8002d2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d30:	1c5a      	adds	r2, r3, #1
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	3b01      	subs	r3, #1
 8002d3e:	b29a      	uxth	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	86da      	strh	r2, [r3, #54]	; 0x36
 8002d44:	e011      	b.n	8002d6a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d46:	f7fe fe51 	bl	80019ec <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d803      	bhi.n	8002d5e <HAL_SPI_Transmit+0x204>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d5c:	d102      	bne.n	8002d64 <HAL_SPI_Transmit+0x20a>
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d102      	bne.n	8002d6a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002d68:	e026      	b.n	8002db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d1cd      	bne.n	8002d10 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	6839      	ldr	r1, [r7, #0]
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f000 fbcb 	bl	8003514 <SPI_EndRxTxTransaction>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d002      	beq.n	8002d8a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	2220      	movs	r2, #32
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d10a      	bne.n	8002da8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	613b      	str	r3, [r7, #16]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d002      	beq.n	8002db6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	77fb      	strb	r3, [r7, #31]
 8002db4:	e000      	b.n	8002db8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8002db6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002dc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3720      	adds	r7, #32
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b088      	sub	sp, #32
 8002dd6:	af02      	add	r7, sp, #8
 8002dd8:	60f8      	str	r0, [r7, #12]
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	603b      	str	r3, [r7, #0]
 8002dde:	4613      	mov	r3, r2
 8002de0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002de2:	2300      	movs	r3, #0
 8002de4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002dee:	d112      	bne.n	8002e16 <HAL_SPI_Receive+0x44>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d10e      	bne.n	8002e16 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2204      	movs	r2, #4
 8002dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002e00:	88fa      	ldrh	r2, [r7, #6]
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	4613      	mov	r3, r2
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	68b9      	ldr	r1, [r7, #8]
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f000 f8f1 	bl	8002ff4 <HAL_SPI_TransmitReceive>
 8002e12:	4603      	mov	r3, r0
 8002e14:	e0ea      	b.n	8002fec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d101      	bne.n	8002e24 <HAL_SPI_Receive+0x52>
 8002e20:	2302      	movs	r3, #2
 8002e22:	e0e3      	b.n	8002fec <HAL_SPI_Receive+0x21a>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2201      	movs	r2, #1
 8002e28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e2c:	f7fe fdde 	bl	80019ec <HAL_GetTick>
 8002e30:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d002      	beq.n	8002e44 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e42:	e0ca      	b.n	8002fda <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d002      	beq.n	8002e50 <HAL_SPI_Receive+0x7e>
 8002e4a:	88fb      	ldrh	r3, [r7, #6]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d102      	bne.n	8002e56 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e54:	e0c1      	b.n	8002fda <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2204      	movs	r2, #4
 8002e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2200      	movs	r2, #0
 8002e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	68ba      	ldr	r2, [r7, #8]
 8002e68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	88fa      	ldrh	r2, [r7, #6]
 8002e6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	88fa      	ldrh	r2, [r7, #6]
 8002e74:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e9c:	d10f      	bne.n	8002ebe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002eac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002ebc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec8:	2b40      	cmp	r3, #64	; 0x40
 8002eca:	d007      	beq.n	8002edc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002eda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d162      	bne.n	8002faa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002ee4:	e02e      	b.n	8002f44 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689b      	ldr	r3, [r3, #8]
 8002eec:	f003 0301 	and.w	r3, r3, #1
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d115      	bne.n	8002f20 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f103 020c 	add.w	r2, r3, #12
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f0a:	1c5a      	adds	r2, r3, #1
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f14:	b29b      	uxth	r3, r3
 8002f16:	3b01      	subs	r3, #1
 8002f18:	b29a      	uxth	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f1e:	e011      	b.n	8002f44 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f20:	f7fe fd64 	bl	80019ec <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	683a      	ldr	r2, [r7, #0]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d803      	bhi.n	8002f38 <HAL_SPI_Receive+0x166>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f36:	d102      	bne.n	8002f3e <HAL_SPI_Receive+0x16c>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d102      	bne.n	8002f44 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002f42:	e04a      	b.n	8002fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d1cb      	bne.n	8002ee6 <HAL_SPI_Receive+0x114>
 8002f4e:	e031      	b.n	8002fb4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 0301 	and.w	r3, r3, #1
 8002f5a:	2b01      	cmp	r3, #1
 8002f5c:	d113      	bne.n	8002f86 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	68da      	ldr	r2, [r3, #12]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f68:	b292      	uxth	r2, r2
 8002f6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f70:	1c9a      	adds	r2, r3, #2
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002f84:	e011      	b.n	8002faa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f86:	f7fe fd31 	bl	80019ec <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	429a      	cmp	r2, r3
 8002f94:	d803      	bhi.n	8002f9e <HAL_SPI_Receive+0x1cc>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f9c:	d102      	bne.n	8002fa4 <HAL_SPI_Receive+0x1d2>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d102      	bne.n	8002faa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002fa8:	e017      	b.n	8002fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1cd      	bne.n	8002f50 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	6839      	ldr	r1, [r7, #0]
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f000 fa45 	bl	8003448 <SPI_EndRxTransaction>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d002      	beq.n	8002fca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d002      	beq.n	8002fd8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	75fb      	strb	r3, [r7, #23]
 8002fd6:	e000      	b.n	8002fda <HAL_SPI_Receive+0x208>
  }

error :
 8002fd8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3718      	adds	r7, #24
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08c      	sub	sp, #48	; 0x30
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003002:	2301      	movs	r3, #1
 8003004:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003006:	2300      	movs	r3, #0
 8003008:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003012:	2b01      	cmp	r3, #1
 8003014:	d101      	bne.n	800301a <HAL_SPI_TransmitReceive+0x26>
 8003016:	2302      	movs	r3, #2
 8003018:	e18a      	b.n	8003330 <HAL_SPI_TransmitReceive+0x33c>
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2201      	movs	r2, #1
 800301e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003022:	f7fe fce3 	bl	80019ec <HAL_GetTick>
 8003026:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800302e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003038:	887b      	ldrh	r3, [r7, #2]
 800303a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800303c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003040:	2b01      	cmp	r3, #1
 8003042:	d00f      	beq.n	8003064 <HAL_SPI_TransmitReceive+0x70>
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800304a:	d107      	bne.n	800305c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d103      	bne.n	800305c <HAL_SPI_TransmitReceive+0x68>
 8003054:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003058:	2b04      	cmp	r3, #4
 800305a:	d003      	beq.n	8003064 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800305c:	2302      	movs	r3, #2
 800305e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003062:	e15b      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d005      	beq.n	8003076 <HAL_SPI_TransmitReceive+0x82>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d002      	beq.n	8003076 <HAL_SPI_TransmitReceive+0x82>
 8003070:	887b      	ldrh	r3, [r7, #2]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d103      	bne.n	800307e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800307c:	e14e      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b04      	cmp	r3, #4
 8003088:	d003      	beq.n	8003092 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	2205      	movs	r2, #5
 800308e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2200      	movs	r2, #0
 8003096:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	887a      	ldrh	r2, [r7, #2]
 80030a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	887a      	ldrh	r2, [r7, #2]
 80030a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	68ba      	ldr	r2, [r7, #8]
 80030ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	887a      	ldrh	r2, [r7, #2]
 80030b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	887a      	ldrh	r2, [r7, #2]
 80030ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	2200      	movs	r2, #0
 80030c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	2200      	movs	r2, #0
 80030c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030d2:	2b40      	cmp	r3, #64	; 0x40
 80030d4:	d007      	beq.n	80030e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	68db      	ldr	r3, [r3, #12]
 80030ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030ee:	d178      	bne.n	80031e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <HAL_SPI_TransmitReceive+0x10a>
 80030f8:	8b7b      	ldrh	r3, [r7, #26]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d166      	bne.n	80031cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003102:	881a      	ldrh	r2, [r3, #0]
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310e:	1c9a      	adds	r2, r3, #2
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003118:	b29b      	uxth	r3, r3
 800311a:	3b01      	subs	r3, #1
 800311c:	b29a      	uxth	r2, r3
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003122:	e053      	b.n	80031cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b02      	cmp	r3, #2
 8003130:	d11b      	bne.n	800316a <HAL_SPI_TransmitReceive+0x176>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003136:	b29b      	uxth	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d016      	beq.n	800316a <HAL_SPI_TransmitReceive+0x176>
 800313c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313e:	2b01      	cmp	r3, #1
 8003140:	d113      	bne.n	800316a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	881a      	ldrh	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003152:	1c9a      	adds	r2, r3, #2
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800315c:	b29b      	uxth	r3, r3
 800315e:	3b01      	subs	r3, #1
 8003160:	b29a      	uxth	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003166:	2300      	movs	r3, #0
 8003168:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b01      	cmp	r3, #1
 8003176:	d119      	bne.n	80031ac <HAL_SPI_TransmitReceive+0x1b8>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d014      	beq.n	80031ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800318c:	b292      	uxth	r2, r2
 800318e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003194:	1c9a      	adds	r2, r3, #2
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80031a8:	2301      	movs	r3, #1
 80031aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80031ac:	f7fe fc1e 	bl	80019ec <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d807      	bhi.n	80031cc <HAL_SPI_TransmitReceive+0x1d8>
 80031bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c2:	d003      	beq.n	80031cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80031ca:	e0a7      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d1a6      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x130>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031da:	b29b      	uxth	r3, r3
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d1a1      	bne.n	8003124 <HAL_SPI_TransmitReceive+0x130>
 80031e0:	e07c      	b.n	80032dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d002      	beq.n	80031f0 <HAL_SPI_TransmitReceive+0x1fc>
 80031ea:	8b7b      	ldrh	r3, [r7, #26]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d16b      	bne.n	80032c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	330c      	adds	r3, #12
 80031fa:	7812      	ldrb	r2, [r2, #0]
 80031fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	1c5a      	adds	r2, r3, #1
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800320c:	b29b      	uxth	r3, r3
 800320e:	3b01      	subs	r3, #1
 8003210:	b29a      	uxth	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003216:	e057      	b.n	80032c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 0302 	and.w	r3, r3, #2
 8003222:	2b02      	cmp	r3, #2
 8003224:	d11c      	bne.n	8003260 <HAL_SPI_TransmitReceive+0x26c>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800322a:	b29b      	uxth	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	d017      	beq.n	8003260 <HAL_SPI_TransmitReceive+0x26c>
 8003230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003232:	2b01      	cmp	r3, #1
 8003234:	d114      	bne.n	8003260 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	330c      	adds	r3, #12
 8003240:	7812      	ldrb	r2, [r2, #0]
 8003242:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003252:	b29b      	uxth	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	b29a      	uxth	r2, r3
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800325c:	2300      	movs	r3, #0
 800325e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 0301 	and.w	r3, r3, #1
 800326a:	2b01      	cmp	r3, #1
 800326c:	d119      	bne.n	80032a2 <HAL_SPI_TransmitReceive+0x2ae>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003272:	b29b      	uxth	r3, r3
 8003274:	2b00      	cmp	r3, #0
 8003276:	d014      	beq.n	80032a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003282:	b2d2      	uxtb	r2, r2
 8003284:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800328a:	1c5a      	adds	r2, r3, #1
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800329e:	2301      	movs	r3, #1
 80032a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80032a2:	f7fe fba3 	bl	80019ec <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d803      	bhi.n	80032ba <HAL_SPI_TransmitReceive+0x2c6>
 80032b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b8:	d102      	bne.n	80032c0 <HAL_SPI_TransmitReceive+0x2cc>
 80032ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d103      	bne.n	80032c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80032c6:	e029      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1a2      	bne.n	8003218 <HAL_SPI_TransmitReceive+0x224>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d19d      	bne.n	8003218 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 f917 	bl	8003514 <SPI_EndRxTxTransaction>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d006      	beq.n	80032fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2220      	movs	r2, #32
 80032f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032f8:	e010      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d10b      	bne.n	800331a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003302:	2300      	movs	r3, #0
 8003304:	617b      	str	r3, [r7, #20]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	617b      	str	r3, [r7, #20]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	617b      	str	r3, [r7, #20]
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	e000      	b.n	800331c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800331a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2201      	movs	r2, #1
 8003320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800332c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003330:	4618      	mov	r0, r3
 8003332:	3730      	adds	r7, #48	; 0x30
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b088      	sub	sp, #32
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	603b      	str	r3, [r7, #0]
 8003344:	4613      	mov	r3, r2
 8003346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003348:	f7fe fb50 	bl	80019ec <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	4413      	add	r3, r2
 8003356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003358:	f7fe fb48 	bl	80019ec <HAL_GetTick>
 800335c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800335e:	4b39      	ldr	r3, [pc, #228]	; (8003444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	015b      	lsls	r3, r3, #5
 8003364:	0d1b      	lsrs	r3, r3, #20
 8003366:	69fa      	ldr	r2, [r7, #28]
 8003368:	fb02 f303 	mul.w	r3, r2, r3
 800336c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800336e:	e054      	b.n	800341a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003376:	d050      	beq.n	800341a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003378:	f7fe fb38 	bl	80019ec <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	69fa      	ldr	r2, [r7, #28]
 8003384:	429a      	cmp	r2, r3
 8003386:	d902      	bls.n	800338e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d13d      	bne.n	800340a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800339c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033a6:	d111      	bne.n	80033cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033b0:	d004      	beq.n	80033bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033ba:	d107      	bne.n	80033cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033d4:	d10f      	bne.n	80033f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80033f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e017      	b.n	800343a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	3b01      	subs	r3, #1
 8003418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689a      	ldr	r2, [r3, #8]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	4013      	ands	r3, r2
 8003424:	68ba      	ldr	r2, [r7, #8]
 8003426:	429a      	cmp	r2, r3
 8003428:	bf0c      	ite	eq
 800342a:	2301      	moveq	r3, #1
 800342c:	2300      	movne	r3, #0
 800342e:	b2db      	uxtb	r3, r3
 8003430:	461a      	mov	r2, r3
 8003432:	79fb      	ldrb	r3, [r7, #7]
 8003434:	429a      	cmp	r2, r3
 8003436:	d19b      	bne.n	8003370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	3720      	adds	r7, #32
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20000000 	.word	0x20000000

08003448 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af02      	add	r7, sp, #8
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800345c:	d111      	bne.n	8003482 <SPI_EndRxTransaction+0x3a>
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003466:	d004      	beq.n	8003472 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003470:	d107      	bne.n	8003482 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003480:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800348a:	d12a      	bne.n	80034e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003494:	d012      	beq.n	80034bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	9300      	str	r3, [sp, #0]
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	2200      	movs	r2, #0
 800349e:	2180      	movs	r1, #128	; 0x80
 80034a0:	68f8      	ldr	r0, [r7, #12]
 80034a2:	f7ff ff49 	bl	8003338 <SPI_WaitFlagStateUntilTimeout>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d02d      	beq.n	8003508 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b0:	f043 0220 	orr.w	r2, r3, #32
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e026      	b.n	800350a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2200      	movs	r2, #0
 80034c4:	2101      	movs	r1, #1
 80034c6:	68f8      	ldr	r0, [r7, #12]
 80034c8:	f7ff ff36 	bl	8003338 <SPI_WaitFlagStateUntilTimeout>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d01a      	beq.n	8003508 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d6:	f043 0220 	orr.w	r2, r3, #32
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e013      	b.n	800350a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2200      	movs	r2, #0
 80034ea:	2101      	movs	r1, #1
 80034ec:	68f8      	ldr	r0, [r7, #12]
 80034ee:	f7ff ff23 	bl	8003338 <SPI_WaitFlagStateUntilTimeout>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d007      	beq.n	8003508 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fc:	f043 0220 	orr.w	r2, r3, #32
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003504:	2303      	movs	r3, #3
 8003506:	e000      	b.n	800350a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
	...

08003514 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b088      	sub	sp, #32
 8003518:	af02      	add	r7, sp, #8
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003520:	4b1b      	ldr	r3, [pc, #108]	; (8003590 <SPI_EndRxTxTransaction+0x7c>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a1b      	ldr	r2, [pc, #108]	; (8003594 <SPI_EndRxTxTransaction+0x80>)
 8003526:	fba2 2303 	umull	r2, r3, r2, r3
 800352a:	0d5b      	lsrs	r3, r3, #21
 800352c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003530:	fb02 f303 	mul.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800353e:	d112      	bne.n	8003566 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	2200      	movs	r2, #0
 8003548:	2180      	movs	r1, #128	; 0x80
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f7ff fef4 	bl	8003338 <SPI_WaitFlagStateUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d016      	beq.n	8003584 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800355a:	f043 0220 	orr.w	r2, r3, #32
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e00f      	b.n	8003586 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d00a      	beq.n	8003582 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	3b01      	subs	r3, #1
 8003570:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357c:	2b80      	cmp	r3, #128	; 0x80
 800357e:	d0f2      	beq.n	8003566 <SPI_EndRxTxTransaction+0x52>
 8003580:	e000      	b.n	8003584 <SPI_EndRxTxTransaction+0x70>
        break;
 8003582:	bf00      	nop
  }

  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3718      	adds	r7, #24
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20000000 	.word	0x20000000
 8003594:	165e9f81 	.word	0x165e9f81

08003598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e041      	b.n	800362e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d106      	bne.n	80035c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fe f808 	bl	80015d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2202      	movs	r2, #2
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	3304      	adds	r3, #4
 80035d4:	4619      	mov	r1, r3
 80035d6:	4610      	mov	r0, r2
 80035d8:	f000 fa96 	bl	8003b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2201      	movs	r2, #1
 80035f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2201      	movs	r2, #1
 80035f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2201      	movs	r2, #1
 8003600:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2201      	movs	r2, #1
 8003608:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2201      	movs	r2, #1
 8003610:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2201      	movs	r2, #1
 8003628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3708      	adds	r7, #8
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
	...

08003638 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003638:	b480      	push	{r7}
 800363a:	b085      	sub	sp, #20
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003646:	b2db      	uxtb	r3, r3
 8003648:	2b01      	cmp	r3, #1
 800364a:	d001      	beq.n	8003650 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e04e      	b.n	80036ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2202      	movs	r2, #2
 8003654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f042 0201 	orr.w	r2, r2, #1
 8003666:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a23      	ldr	r2, [pc, #140]	; (80036fc <HAL_TIM_Base_Start_IT+0xc4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d022      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800367a:	d01d      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a1f      	ldr	r2, [pc, #124]	; (8003700 <HAL_TIM_Base_Start_IT+0xc8>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d018      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a1e      	ldr	r2, [pc, #120]	; (8003704 <HAL_TIM_Base_Start_IT+0xcc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d013      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1c      	ldr	r2, [pc, #112]	; (8003708 <HAL_TIM_Base_Start_IT+0xd0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00e      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1b      	ldr	r2, [pc, #108]	; (800370c <HAL_TIM_Base_Start_IT+0xd4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d009      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a19      	ldr	r2, [pc, #100]	; (8003710 <HAL_TIM_Base_Start_IT+0xd8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d004      	beq.n	80036b8 <HAL_TIM_Base_Start_IT+0x80>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a18      	ldr	r2, [pc, #96]	; (8003714 <HAL_TIM_Base_Start_IT+0xdc>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d111      	bne.n	80036dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b06      	cmp	r3, #6
 80036c8:	d010      	beq.n	80036ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036da:	e007      	b.n	80036ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f042 0201 	orr.w	r2, r2, #1
 80036ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3714      	adds	r7, #20
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40010000 	.word	0x40010000
 8003700:	40000400 	.word	0x40000400
 8003704:	40000800 	.word	0x40000800
 8003708:	40000c00 	.word	0x40000c00
 800370c:	40010400 	.word	0x40010400
 8003710:	40014000 	.word	0x40014000
 8003714:	40001800 	.word	0x40001800

08003718 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b02      	cmp	r3, #2
 800372c:	d122      	bne.n	8003774 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	f003 0302 	and.w	r3, r3, #2
 8003738:	2b02      	cmp	r3, #2
 800373a:	d11b      	bne.n	8003774 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f06f 0202 	mvn.w	r2, #2
 8003744:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d003      	beq.n	8003762 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f000 f9b5 	bl	8003aca <HAL_TIM_IC_CaptureCallback>
 8003760:	e005      	b.n	800376e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 f9a7 	bl	8003ab6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f000 f9b8 	bl	8003ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	691b      	ldr	r3, [r3, #16]
 800377a:	f003 0304 	and.w	r3, r3, #4
 800377e:	2b04      	cmp	r3, #4
 8003780:	d122      	bne.n	80037c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b04      	cmp	r3, #4
 800378e:	d11b      	bne.n	80037c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f06f 0204 	mvn.w	r2, #4
 8003798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2202      	movs	r2, #2
 800379e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f000 f98b 	bl	8003aca <HAL_TIM_IC_CaptureCallback>
 80037b4:	e005      	b.n	80037c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f97d 	bl	8003ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f000 f98e 	bl	8003ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f003 0308 	and.w	r3, r3, #8
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d122      	bne.n	800381c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f003 0308 	and.w	r3, r3, #8
 80037e0:	2b08      	cmp	r3, #8
 80037e2:	d11b      	bne.n	800381c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0208 	mvn.w	r2, #8
 80037ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2204      	movs	r2, #4
 80037f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	69db      	ldr	r3, [r3, #28]
 80037fa:	f003 0303 	and.w	r3, r3, #3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 f961 	bl	8003aca <HAL_TIM_IC_CaptureCallback>
 8003808:	e005      	b.n	8003816 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f953 	bl	8003ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f964 	bl	8003ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	f003 0310 	and.w	r3, r3, #16
 8003826:	2b10      	cmp	r3, #16
 8003828:	d122      	bne.n	8003870 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b10      	cmp	r3, #16
 8003836:	d11b      	bne.n	8003870 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f06f 0210 	mvn.w	r2, #16
 8003840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2208      	movs	r2, #8
 8003846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	69db      	ldr	r3, [r3, #28]
 800384e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f937 	bl	8003aca <HAL_TIM_IC_CaptureCallback>
 800385c:	e005      	b.n	800386a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f929 	bl	8003ab6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f93a 	bl	8003ade <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d10e      	bne.n	800389c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f003 0301 	and.w	r3, r3, #1
 8003888:	2b01      	cmp	r3, #1
 800388a:	d107      	bne.n	800389c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0201 	mvn.w	r2, #1
 8003894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7fd fc1e 	bl	80010d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a6:	2b80      	cmp	r3, #128	; 0x80
 80038a8:	d10e      	bne.n	80038c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b4:	2b80      	cmp	r3, #128	; 0x80
 80038b6:	d107      	bne.n	80038c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 fa64 	bl	8003d90 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038d2:	2b40      	cmp	r3, #64	; 0x40
 80038d4:	d10e      	bne.n	80038f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68db      	ldr	r3, [r3, #12]
 80038dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e0:	2b40      	cmp	r3, #64	; 0x40
 80038e2:	d107      	bne.n	80038f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 f8ff 	bl	8003af2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	f003 0320 	and.w	r3, r3, #32
 80038fe:	2b20      	cmp	r3, #32
 8003900:	d10e      	bne.n	8003920 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b20      	cmp	r3, #32
 800390e:	d107      	bne.n	8003920 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0220 	mvn.w	r2, #32
 8003918:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 fa2e 	bl	8003d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003920:	bf00      	nop
 8003922:	3708      	adds	r7, #8
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003932:	2300      	movs	r3, #0
 8003934:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800393c:	2b01      	cmp	r3, #1
 800393e:	d101      	bne.n	8003944 <HAL_TIM_ConfigClockSource+0x1c>
 8003940:	2302      	movs	r3, #2
 8003942:	e0b4      	b.n	8003aae <HAL_TIM_ConfigClockSource+0x186>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2202      	movs	r2, #2
 8003950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003962:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003964:	68bb      	ldr	r3, [r7, #8]
 8003966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800396a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	68ba      	ldr	r2, [r7, #8]
 8003972:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800397c:	d03e      	beq.n	80039fc <HAL_TIM_ConfigClockSource+0xd4>
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003982:	f200 8087 	bhi.w	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 8003986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800398a:	f000 8086 	beq.w	8003a9a <HAL_TIM_ConfigClockSource+0x172>
 800398e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003992:	d87f      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 8003994:	2b70      	cmp	r3, #112	; 0x70
 8003996:	d01a      	beq.n	80039ce <HAL_TIM_ConfigClockSource+0xa6>
 8003998:	2b70      	cmp	r3, #112	; 0x70
 800399a:	d87b      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 800399c:	2b60      	cmp	r3, #96	; 0x60
 800399e:	d050      	beq.n	8003a42 <HAL_TIM_ConfigClockSource+0x11a>
 80039a0:	2b60      	cmp	r3, #96	; 0x60
 80039a2:	d877      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 80039a4:	2b50      	cmp	r3, #80	; 0x50
 80039a6:	d03c      	beq.n	8003a22 <HAL_TIM_ConfigClockSource+0xfa>
 80039a8:	2b50      	cmp	r3, #80	; 0x50
 80039aa:	d873      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 80039ac:	2b40      	cmp	r3, #64	; 0x40
 80039ae:	d058      	beq.n	8003a62 <HAL_TIM_ConfigClockSource+0x13a>
 80039b0:	2b40      	cmp	r3, #64	; 0x40
 80039b2:	d86f      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 80039b4:	2b30      	cmp	r3, #48	; 0x30
 80039b6:	d064      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x15a>
 80039b8:	2b30      	cmp	r3, #48	; 0x30
 80039ba:	d86b      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 80039bc:	2b20      	cmp	r3, #32
 80039be:	d060      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x15a>
 80039c0:	2b20      	cmp	r3, #32
 80039c2:	d867      	bhi.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d05c      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x15a>
 80039c8:	2b10      	cmp	r3, #16
 80039ca:	d05a      	beq.n	8003a82 <HAL_TIM_ConfigClockSource+0x15a>
 80039cc:	e062      	b.n	8003a94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6818      	ldr	r0, [r3, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	6899      	ldr	r1, [r3, #8]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	f000 f9ad 	bl	8003d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80039f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68ba      	ldr	r2, [r7, #8]
 80039f8:	609a      	str	r2, [r3, #8]
      break;
 80039fa:	e04f      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6818      	ldr	r0, [r3, #0]
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	6899      	ldr	r1, [r3, #8]
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	f000 f996 	bl	8003d3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a1e:	609a      	str	r2, [r3, #8]
      break;
 8003a20:	e03c      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6818      	ldr	r0, [r3, #0]
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	6859      	ldr	r1, [r3, #4]
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	461a      	mov	r2, r3
 8003a30:	f000 f90a 	bl	8003c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2150      	movs	r1, #80	; 0x50
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 f963 	bl	8003d06 <TIM_ITRx_SetConfig>
      break;
 8003a40:	e02c      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6859      	ldr	r1, [r3, #4]
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	f000 f929 	bl	8003ca6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2160      	movs	r1, #96	; 0x60
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 f953 	bl	8003d06 <TIM_ITRx_SetConfig>
      break;
 8003a60:	e01c      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6818      	ldr	r0, [r3, #0]
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	6859      	ldr	r1, [r3, #4]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	461a      	mov	r2, r3
 8003a70:	f000 f8ea 	bl	8003c48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2140      	movs	r1, #64	; 0x40
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 f943 	bl	8003d06 <TIM_ITRx_SetConfig>
      break;
 8003a80:	e00c      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	4610      	mov	r0, r2
 8003a8e:	f000 f93a 	bl	8003d06 <TIM_ITRx_SetConfig>
      break;
 8003a92:	e003      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      break;
 8003a98:	e000      	b.n	8003a9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003a9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3710      	adds	r7, #16
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr

08003aca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003aca:	b480      	push	{r7}
 8003acc:	b083      	sub	sp, #12
 8003ace:	af00      	add	r7, sp, #0
 8003ad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b083      	sub	sp, #12
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ae6:	bf00      	nop
 8003ae8:	370c      	adds	r7, #12
 8003aea:	46bd      	mov	sp, r7
 8003aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af0:	4770      	bx	lr

08003af2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003af2:	b480      	push	{r7}
 8003af4:	b083      	sub	sp, #12
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
	...

08003b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	4a40      	ldr	r2, [pc, #256]	; (8003c1c <TIM_Base_SetConfig+0x114>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d013      	beq.n	8003b48 <TIM_Base_SetConfig+0x40>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b26:	d00f      	beq.n	8003b48 <TIM_Base_SetConfig+0x40>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a3d      	ldr	r2, [pc, #244]	; (8003c20 <TIM_Base_SetConfig+0x118>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d00b      	beq.n	8003b48 <TIM_Base_SetConfig+0x40>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	4a3c      	ldr	r2, [pc, #240]	; (8003c24 <TIM_Base_SetConfig+0x11c>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d007      	beq.n	8003b48 <TIM_Base_SetConfig+0x40>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a3b      	ldr	r2, [pc, #236]	; (8003c28 <TIM_Base_SetConfig+0x120>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d003      	beq.n	8003b48 <TIM_Base_SetConfig+0x40>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4a3a      	ldr	r2, [pc, #232]	; (8003c2c <TIM_Base_SetConfig+0x124>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d108      	bne.n	8003b5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a2f      	ldr	r2, [pc, #188]	; (8003c1c <TIM_Base_SetConfig+0x114>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d02b      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b68:	d027      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a2c      	ldr	r2, [pc, #176]	; (8003c20 <TIM_Base_SetConfig+0x118>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d023      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a2b      	ldr	r2, [pc, #172]	; (8003c24 <TIM_Base_SetConfig+0x11c>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d01f      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	4a2a      	ldr	r2, [pc, #168]	; (8003c28 <TIM_Base_SetConfig+0x120>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d01b      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	4a29      	ldr	r2, [pc, #164]	; (8003c2c <TIM_Base_SetConfig+0x124>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d017      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	4a28      	ldr	r2, [pc, #160]	; (8003c30 <TIM_Base_SetConfig+0x128>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d013      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	4a27      	ldr	r2, [pc, #156]	; (8003c34 <TIM_Base_SetConfig+0x12c>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d00f      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4a26      	ldr	r2, [pc, #152]	; (8003c38 <TIM_Base_SetConfig+0x130>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d00b      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a25      	ldr	r2, [pc, #148]	; (8003c3c <TIM_Base_SetConfig+0x134>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d007      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a24      	ldr	r2, [pc, #144]	; (8003c40 <TIM_Base_SetConfig+0x138>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d003      	beq.n	8003bba <TIM_Base_SetConfig+0xb2>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a23      	ldr	r2, [pc, #140]	; (8003c44 <TIM_Base_SetConfig+0x13c>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d108      	bne.n	8003bcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	68db      	ldr	r3, [r3, #12]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	689a      	ldr	r2, [r3, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	681a      	ldr	r2, [r3, #0]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a0a      	ldr	r2, [pc, #40]	; (8003c1c <TIM_Base_SetConfig+0x114>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_Base_SetConfig+0xf8>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a0c      	ldr	r2, [pc, #48]	; (8003c2c <TIM_Base_SetConfig+0x124>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d103      	bne.n	8003c08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	691a      	ldr	r2, [r3, #16]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	615a      	str	r2, [r3, #20]
}
 8003c0e:	bf00      	nop
 8003c10:	3714      	adds	r7, #20
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	40010000 	.word	0x40010000
 8003c20:	40000400 	.word	0x40000400
 8003c24:	40000800 	.word	0x40000800
 8003c28:	40000c00 	.word	0x40000c00
 8003c2c:	40010400 	.word	0x40010400
 8003c30:	40014000 	.word	0x40014000
 8003c34:	40014400 	.word	0x40014400
 8003c38:	40014800 	.word	0x40014800
 8003c3c:	40001800 	.word	0x40001800
 8003c40:	40001c00 	.word	0x40001c00
 8003c44:	40002000 	.word	0x40002000

08003c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	f023 0201 	bic.w	r2, r3, #1
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	699b      	ldr	r3, [r3, #24]
 8003c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	693a      	ldr	r2, [r7, #16]
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	f023 030a 	bic.w	r3, r3, #10
 8003c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	621a      	str	r2, [r3, #32]
}
 8003c9a:	bf00      	nop
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr

08003ca6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b087      	sub	sp, #28
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	60f8      	str	r0, [r7, #12]
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6a1b      	ldr	r3, [r3, #32]
 8003cb6:	f023 0210 	bic.w	r2, r3, #16
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cca:	697b      	ldr	r3, [r7, #20]
 8003ccc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003cd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	031b      	lsls	r3, r3, #12
 8003cd6:	697a      	ldr	r2, [r7, #20]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ce2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	697a      	ldr	r2, [r7, #20]
 8003cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	621a      	str	r2, [r3, #32]
}
 8003cfa:	bf00      	nop
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr

08003d06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b085      	sub	sp, #20
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	f043 0307 	orr.w	r3, r3, #7
 8003d28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68fa      	ldr	r2, [r7, #12]
 8003d2e:	609a      	str	r2, [r3, #8]
}
 8003d30:	bf00      	nop
 8003d32:	3714      	adds	r7, #20
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d50:	697b      	ldr	r3, [r7, #20]
 8003d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	021a      	lsls	r2, r3, #8
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	697a      	ldr	r2, [r7, #20]
 8003d6e:	609a      	str	r2, [r3, #8]
}
 8003d70:	bf00      	nop
 8003d72:	371c      	adds	r7, #28
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d98:	bf00      	nop
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e03f      	b.n	8003e36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d106      	bne.n	8003dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7fd fc2a 	bl	8001624 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2224      	movs	r2, #36	; 0x24
 8003dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68da      	ldr	r2, [r3, #12]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 f929 	bl	8004040 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	695a      	ldr	r2, [r3, #20]
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2200      	movs	r2, #0
 8003e22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2220      	movs	r2, #32
 8003e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2220      	movs	r2, #32
 8003e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e34:	2300      	movs	r3, #0
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3708      	adds	r7, #8
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b08a      	sub	sp, #40	; 0x28
 8003e42:	af02      	add	r7, sp, #8
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	603b      	str	r3, [r7, #0]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b20      	cmp	r3, #32
 8003e5c:	d17c      	bne.n	8003f58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <HAL_UART_Transmit+0x2c>
 8003e64:	88fb      	ldrh	r3, [r7, #6]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e075      	b.n	8003f5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_UART_Transmit+0x3e>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e06e      	b.n	8003f5a <HAL_UART_Transmit+0x11c>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2221      	movs	r2, #33	; 0x21
 8003e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e92:	f7fd fdab 	bl	80019ec <HAL_GetTick>
 8003e96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	88fa      	ldrh	r2, [r7, #6]
 8003e9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	88fa      	ldrh	r2, [r7, #6]
 8003ea2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003eac:	d108      	bne.n	8003ec0 <HAL_UART_Transmit+0x82>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d104      	bne.n	8003ec0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	61bb      	str	r3, [r7, #24]
 8003ebe:	e003      	b.n	8003ec8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003ed0:	e02a      	b.n	8003f28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2180      	movs	r1, #128	; 0x80
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f840 	bl	8003f62 <UART_WaitOnFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e036      	b.n	8003f5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10b      	bne.n	8003f0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	881b      	ldrh	r3, [r3, #0]
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	3302      	adds	r3, #2
 8003f06:	61bb      	str	r3, [r7, #24]
 8003f08:	e007      	b.n	8003f1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	781a      	ldrb	r2, [r3, #0]
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	3301      	adds	r3, #1
 8003f18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3b01      	subs	r3, #1
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1cf      	bne.n	8003ed2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	2140      	movs	r1, #64	; 0x40
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 f810 	bl	8003f62 <UART_WaitOnFlagUntilTimeout>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e006      	b.n	8003f5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f54:	2300      	movs	r3, #0
 8003f56:	e000      	b.n	8003f5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f58:	2302      	movs	r3, #2
  }
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3720      	adds	r7, #32
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}

08003f62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f62:	b580      	push	{r7, lr}
 8003f64:	b090      	sub	sp, #64	; 0x40
 8003f66:	af00      	add	r7, sp, #0
 8003f68:	60f8      	str	r0, [r7, #12]
 8003f6a:	60b9      	str	r1, [r7, #8]
 8003f6c:	603b      	str	r3, [r7, #0]
 8003f6e:	4613      	mov	r3, r2
 8003f70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f72:	e050      	b.n	8004016 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7a:	d04c      	beq.n	8004016 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d007      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f82:	f7fd fd33 	bl	80019ec <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d241      	bcs.n	8004016 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	330c      	adds	r3, #12
 8003f98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f9c:	e853 3f00 	ldrex	r3, [r3]
 8003fa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	330c      	adds	r3, #12
 8003fb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fb2:	637a      	str	r2, [r7, #52]	; 0x34
 8003fb4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003fb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fba:	e841 2300 	strex	r3, r2, [r1]
 8003fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1e5      	bne.n	8003f92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	3314      	adds	r3, #20
 8003fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	e853 3f00 	ldrex	r3, [r3]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	f023 0301 	bic.w	r3, r3, #1
 8003fdc:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	3314      	adds	r3, #20
 8003fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe6:	623a      	str	r2, [r7, #32]
 8003fe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fea:	69f9      	ldr	r1, [r7, #28]
 8003fec:	6a3a      	ldr	r2, [r7, #32]
 8003fee:	e841 2300 	strex	r3, r2, [r1]
 8003ff2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d1e5      	bne.n	8003fc6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2220      	movs	r2, #32
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e00f      	b.n	8004036 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	4013      	ands	r3, r2
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	429a      	cmp	r2, r3
 8004024:	bf0c      	ite	eq
 8004026:	2301      	moveq	r3, #1
 8004028:	2300      	movne	r3, #0
 800402a:	b2db      	uxtb	r3, r3
 800402c:	461a      	mov	r2, r3
 800402e:	79fb      	ldrb	r3, [r7, #7]
 8004030:	429a      	cmp	r2, r3
 8004032:	d09f      	beq.n	8003f74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3740      	adds	r7, #64	; 0x40
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
	...

08004040 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004044:	b0c0      	sub	sp, #256	; 0x100
 8004046:	af00      	add	r7, sp, #0
 8004048:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800404c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800405c:	68d9      	ldr	r1, [r3, #12]
 800405e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	ea40 0301 	orr.w	r3, r0, r1
 8004068:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800406a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800406e:	689a      	ldr	r2, [r3, #8]
 8004070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	431a      	orrs	r2, r3
 8004078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	431a      	orrs	r2, r3
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004084:	69db      	ldr	r3, [r3, #28]
 8004086:	4313      	orrs	r3, r2
 8004088:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800408c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004098:	f021 010c 	bic.w	r1, r1, #12
 800409c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80040a6:	430b      	orrs	r3, r1
 80040a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80040b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040ba:	6999      	ldr	r1, [r3, #24]
 80040bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	ea40 0301 	orr.w	r3, r0, r1
 80040c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	4b8f      	ldr	r3, [pc, #572]	; (800430c <UART_SetConfig+0x2cc>)
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d005      	beq.n	80040e0 <UART_SetConfig+0xa0>
 80040d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	4b8d      	ldr	r3, [pc, #564]	; (8004310 <UART_SetConfig+0x2d0>)
 80040dc:	429a      	cmp	r2, r3
 80040de:	d104      	bne.n	80040ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040e0:	f7fe f856 	bl	8002190 <HAL_RCC_GetPCLK2Freq>
 80040e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80040e8:	e003      	b.n	80040f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040ea:	f7fe f83d 	bl	8002168 <HAL_RCC_GetPCLK1Freq>
 80040ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f6:	69db      	ldr	r3, [r3, #28]
 80040f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040fc:	f040 810c 	bne.w	8004318 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004104:	2200      	movs	r2, #0
 8004106:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800410a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800410e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004112:	4622      	mov	r2, r4
 8004114:	462b      	mov	r3, r5
 8004116:	1891      	adds	r1, r2, r2
 8004118:	65b9      	str	r1, [r7, #88]	; 0x58
 800411a:	415b      	adcs	r3, r3
 800411c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800411e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004122:	4621      	mov	r1, r4
 8004124:	eb12 0801 	adds.w	r8, r2, r1
 8004128:	4629      	mov	r1, r5
 800412a:	eb43 0901 	adc.w	r9, r3, r1
 800412e:	f04f 0200 	mov.w	r2, #0
 8004132:	f04f 0300 	mov.w	r3, #0
 8004136:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800413a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800413e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004142:	4690      	mov	r8, r2
 8004144:	4699      	mov	r9, r3
 8004146:	4623      	mov	r3, r4
 8004148:	eb18 0303 	adds.w	r3, r8, r3
 800414c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004150:	462b      	mov	r3, r5
 8004152:	eb49 0303 	adc.w	r3, r9, r3
 8004156:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800415a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004166:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800416a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800416e:	460b      	mov	r3, r1
 8004170:	18db      	adds	r3, r3, r3
 8004172:	653b      	str	r3, [r7, #80]	; 0x50
 8004174:	4613      	mov	r3, r2
 8004176:	eb42 0303 	adc.w	r3, r2, r3
 800417a:	657b      	str	r3, [r7, #84]	; 0x54
 800417c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004180:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004184:	f7fc fdf0 	bl	8000d68 <__aeabi_uldivmod>
 8004188:	4602      	mov	r2, r0
 800418a:	460b      	mov	r3, r1
 800418c:	4b61      	ldr	r3, [pc, #388]	; (8004314 <UART_SetConfig+0x2d4>)
 800418e:	fba3 2302 	umull	r2, r3, r3, r2
 8004192:	095b      	lsrs	r3, r3, #5
 8004194:	011c      	lsls	r4, r3, #4
 8004196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800419a:	2200      	movs	r2, #0
 800419c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80041a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80041a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80041a8:	4642      	mov	r2, r8
 80041aa:	464b      	mov	r3, r9
 80041ac:	1891      	adds	r1, r2, r2
 80041ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80041b0:	415b      	adcs	r3, r3
 80041b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80041b8:	4641      	mov	r1, r8
 80041ba:	eb12 0a01 	adds.w	sl, r2, r1
 80041be:	4649      	mov	r1, r9
 80041c0:	eb43 0b01 	adc.w	fp, r3, r1
 80041c4:	f04f 0200 	mov.w	r2, #0
 80041c8:	f04f 0300 	mov.w	r3, #0
 80041cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041d8:	4692      	mov	sl, r2
 80041da:	469b      	mov	fp, r3
 80041dc:	4643      	mov	r3, r8
 80041de:	eb1a 0303 	adds.w	r3, sl, r3
 80041e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80041e6:	464b      	mov	r3, r9
 80041e8:	eb4b 0303 	adc.w	r3, fp, r3
 80041ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80041f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004200:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004204:	460b      	mov	r3, r1
 8004206:	18db      	adds	r3, r3, r3
 8004208:	643b      	str	r3, [r7, #64]	; 0x40
 800420a:	4613      	mov	r3, r2
 800420c:	eb42 0303 	adc.w	r3, r2, r3
 8004210:	647b      	str	r3, [r7, #68]	; 0x44
 8004212:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004216:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800421a:	f7fc fda5 	bl	8000d68 <__aeabi_uldivmod>
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4611      	mov	r1, r2
 8004224:	4b3b      	ldr	r3, [pc, #236]	; (8004314 <UART_SetConfig+0x2d4>)
 8004226:	fba3 2301 	umull	r2, r3, r3, r1
 800422a:	095b      	lsrs	r3, r3, #5
 800422c:	2264      	movs	r2, #100	; 0x64
 800422e:	fb02 f303 	mul.w	r3, r2, r3
 8004232:	1acb      	subs	r3, r1, r3
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800423a:	4b36      	ldr	r3, [pc, #216]	; (8004314 <UART_SetConfig+0x2d4>)
 800423c:	fba3 2302 	umull	r2, r3, r3, r2
 8004240:	095b      	lsrs	r3, r3, #5
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004248:	441c      	add	r4, r3
 800424a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800424e:	2200      	movs	r2, #0
 8004250:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004254:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004258:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800425c:	4642      	mov	r2, r8
 800425e:	464b      	mov	r3, r9
 8004260:	1891      	adds	r1, r2, r2
 8004262:	63b9      	str	r1, [r7, #56]	; 0x38
 8004264:	415b      	adcs	r3, r3
 8004266:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004268:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800426c:	4641      	mov	r1, r8
 800426e:	1851      	adds	r1, r2, r1
 8004270:	6339      	str	r1, [r7, #48]	; 0x30
 8004272:	4649      	mov	r1, r9
 8004274:	414b      	adcs	r3, r1
 8004276:	637b      	str	r3, [r7, #52]	; 0x34
 8004278:	f04f 0200 	mov.w	r2, #0
 800427c:	f04f 0300 	mov.w	r3, #0
 8004280:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004284:	4659      	mov	r1, fp
 8004286:	00cb      	lsls	r3, r1, #3
 8004288:	4651      	mov	r1, sl
 800428a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800428e:	4651      	mov	r1, sl
 8004290:	00ca      	lsls	r2, r1, #3
 8004292:	4610      	mov	r0, r2
 8004294:	4619      	mov	r1, r3
 8004296:	4603      	mov	r3, r0
 8004298:	4642      	mov	r2, r8
 800429a:	189b      	adds	r3, r3, r2
 800429c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042a0:	464b      	mov	r3, r9
 80042a2:	460a      	mov	r2, r1
 80042a4:	eb42 0303 	adc.w	r3, r2, r3
 80042a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80042b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80042bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80042c0:	460b      	mov	r3, r1
 80042c2:	18db      	adds	r3, r3, r3
 80042c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80042c6:	4613      	mov	r3, r2
 80042c8:	eb42 0303 	adc.w	r3, r2, r3
 80042cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80042d6:	f7fc fd47 	bl	8000d68 <__aeabi_uldivmod>
 80042da:	4602      	mov	r2, r0
 80042dc:	460b      	mov	r3, r1
 80042de:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <UART_SetConfig+0x2d4>)
 80042e0:	fba3 1302 	umull	r1, r3, r3, r2
 80042e4:	095b      	lsrs	r3, r3, #5
 80042e6:	2164      	movs	r1, #100	; 0x64
 80042e8:	fb01 f303 	mul.w	r3, r1, r3
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	3332      	adds	r3, #50	; 0x32
 80042f2:	4a08      	ldr	r2, [pc, #32]	; (8004314 <UART_SetConfig+0x2d4>)
 80042f4:	fba2 2303 	umull	r2, r3, r2, r3
 80042f8:	095b      	lsrs	r3, r3, #5
 80042fa:	f003 0207 	and.w	r2, r3, #7
 80042fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4422      	add	r2, r4
 8004306:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004308:	e105      	b.n	8004516 <UART_SetConfig+0x4d6>
 800430a:	bf00      	nop
 800430c:	40011000 	.word	0x40011000
 8004310:	40011400 	.word	0x40011400
 8004314:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800431c:	2200      	movs	r2, #0
 800431e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004322:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004326:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800432a:	4642      	mov	r2, r8
 800432c:	464b      	mov	r3, r9
 800432e:	1891      	adds	r1, r2, r2
 8004330:	6239      	str	r1, [r7, #32]
 8004332:	415b      	adcs	r3, r3
 8004334:	627b      	str	r3, [r7, #36]	; 0x24
 8004336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800433a:	4641      	mov	r1, r8
 800433c:	1854      	adds	r4, r2, r1
 800433e:	4649      	mov	r1, r9
 8004340:	eb43 0501 	adc.w	r5, r3, r1
 8004344:	f04f 0200 	mov.w	r2, #0
 8004348:	f04f 0300 	mov.w	r3, #0
 800434c:	00eb      	lsls	r3, r5, #3
 800434e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004352:	00e2      	lsls	r2, r4, #3
 8004354:	4614      	mov	r4, r2
 8004356:	461d      	mov	r5, r3
 8004358:	4643      	mov	r3, r8
 800435a:	18e3      	adds	r3, r4, r3
 800435c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004360:	464b      	mov	r3, r9
 8004362:	eb45 0303 	adc.w	r3, r5, r3
 8004366:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004376:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800437a:	f04f 0200 	mov.w	r2, #0
 800437e:	f04f 0300 	mov.w	r3, #0
 8004382:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004386:	4629      	mov	r1, r5
 8004388:	008b      	lsls	r3, r1, #2
 800438a:	4621      	mov	r1, r4
 800438c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004390:	4621      	mov	r1, r4
 8004392:	008a      	lsls	r2, r1, #2
 8004394:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004398:	f7fc fce6 	bl	8000d68 <__aeabi_uldivmod>
 800439c:	4602      	mov	r2, r0
 800439e:	460b      	mov	r3, r1
 80043a0:	4b60      	ldr	r3, [pc, #384]	; (8004524 <UART_SetConfig+0x4e4>)
 80043a2:	fba3 2302 	umull	r2, r3, r3, r2
 80043a6:	095b      	lsrs	r3, r3, #5
 80043a8:	011c      	lsls	r4, r3, #4
 80043aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043ae:	2200      	movs	r2, #0
 80043b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80043b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80043b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80043bc:	4642      	mov	r2, r8
 80043be:	464b      	mov	r3, r9
 80043c0:	1891      	adds	r1, r2, r2
 80043c2:	61b9      	str	r1, [r7, #24]
 80043c4:	415b      	adcs	r3, r3
 80043c6:	61fb      	str	r3, [r7, #28]
 80043c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043cc:	4641      	mov	r1, r8
 80043ce:	1851      	adds	r1, r2, r1
 80043d0:	6139      	str	r1, [r7, #16]
 80043d2:	4649      	mov	r1, r9
 80043d4:	414b      	adcs	r3, r1
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	f04f 0300 	mov.w	r3, #0
 80043e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043e4:	4659      	mov	r1, fp
 80043e6:	00cb      	lsls	r3, r1, #3
 80043e8:	4651      	mov	r1, sl
 80043ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043ee:	4651      	mov	r1, sl
 80043f0:	00ca      	lsls	r2, r1, #3
 80043f2:	4610      	mov	r0, r2
 80043f4:	4619      	mov	r1, r3
 80043f6:	4603      	mov	r3, r0
 80043f8:	4642      	mov	r2, r8
 80043fa:	189b      	adds	r3, r3, r2
 80043fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004400:	464b      	mov	r3, r9
 8004402:	460a      	mov	r2, r1
 8004404:	eb42 0303 	adc.w	r3, r2, r3
 8004408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800440c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	67bb      	str	r3, [r7, #120]	; 0x78
 8004416:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004418:	f04f 0200 	mov.w	r2, #0
 800441c:	f04f 0300 	mov.w	r3, #0
 8004420:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004424:	4649      	mov	r1, r9
 8004426:	008b      	lsls	r3, r1, #2
 8004428:	4641      	mov	r1, r8
 800442a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800442e:	4641      	mov	r1, r8
 8004430:	008a      	lsls	r2, r1, #2
 8004432:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004436:	f7fc fc97 	bl	8000d68 <__aeabi_uldivmod>
 800443a:	4602      	mov	r2, r0
 800443c:	460b      	mov	r3, r1
 800443e:	4b39      	ldr	r3, [pc, #228]	; (8004524 <UART_SetConfig+0x4e4>)
 8004440:	fba3 1302 	umull	r1, r3, r3, r2
 8004444:	095b      	lsrs	r3, r3, #5
 8004446:	2164      	movs	r1, #100	; 0x64
 8004448:	fb01 f303 	mul.w	r3, r1, r3
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	3332      	adds	r3, #50	; 0x32
 8004452:	4a34      	ldr	r2, [pc, #208]	; (8004524 <UART_SetConfig+0x4e4>)
 8004454:	fba2 2303 	umull	r2, r3, r2, r3
 8004458:	095b      	lsrs	r3, r3, #5
 800445a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800445e:	441c      	add	r4, r3
 8004460:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004464:	2200      	movs	r2, #0
 8004466:	673b      	str	r3, [r7, #112]	; 0x70
 8004468:	677a      	str	r2, [r7, #116]	; 0x74
 800446a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800446e:	4642      	mov	r2, r8
 8004470:	464b      	mov	r3, r9
 8004472:	1891      	adds	r1, r2, r2
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	415b      	adcs	r3, r3
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800447e:	4641      	mov	r1, r8
 8004480:	1851      	adds	r1, r2, r1
 8004482:	6039      	str	r1, [r7, #0]
 8004484:	4649      	mov	r1, r9
 8004486:	414b      	adcs	r3, r1
 8004488:	607b      	str	r3, [r7, #4]
 800448a:	f04f 0200 	mov.w	r2, #0
 800448e:	f04f 0300 	mov.w	r3, #0
 8004492:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004496:	4659      	mov	r1, fp
 8004498:	00cb      	lsls	r3, r1, #3
 800449a:	4651      	mov	r1, sl
 800449c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044a0:	4651      	mov	r1, sl
 80044a2:	00ca      	lsls	r2, r1, #3
 80044a4:	4610      	mov	r0, r2
 80044a6:	4619      	mov	r1, r3
 80044a8:	4603      	mov	r3, r0
 80044aa:	4642      	mov	r2, r8
 80044ac:	189b      	adds	r3, r3, r2
 80044ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80044b0:	464b      	mov	r3, r9
 80044b2:	460a      	mov	r2, r1
 80044b4:	eb42 0303 	adc.w	r3, r2, r3
 80044b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80044ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	663b      	str	r3, [r7, #96]	; 0x60
 80044c4:	667a      	str	r2, [r7, #100]	; 0x64
 80044c6:	f04f 0200 	mov.w	r2, #0
 80044ca:	f04f 0300 	mov.w	r3, #0
 80044ce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80044d2:	4649      	mov	r1, r9
 80044d4:	008b      	lsls	r3, r1, #2
 80044d6:	4641      	mov	r1, r8
 80044d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044dc:	4641      	mov	r1, r8
 80044de:	008a      	lsls	r2, r1, #2
 80044e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80044e4:	f7fc fc40 	bl	8000d68 <__aeabi_uldivmod>
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4b0d      	ldr	r3, [pc, #52]	; (8004524 <UART_SetConfig+0x4e4>)
 80044ee:	fba3 1302 	umull	r1, r3, r3, r2
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	2164      	movs	r1, #100	; 0x64
 80044f6:	fb01 f303 	mul.w	r3, r1, r3
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	011b      	lsls	r3, r3, #4
 80044fe:	3332      	adds	r3, #50	; 0x32
 8004500:	4a08      	ldr	r2, [pc, #32]	; (8004524 <UART_SetConfig+0x4e4>)
 8004502:	fba2 2303 	umull	r2, r3, r2, r3
 8004506:	095b      	lsrs	r3, r3, #5
 8004508:	f003 020f 	and.w	r2, r3, #15
 800450c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4422      	add	r2, r4
 8004514:	609a      	str	r2, [r3, #8]
}
 8004516:	bf00      	nop
 8004518:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800451c:	46bd      	mov	sp, r7
 800451e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004522:	bf00      	nop
 8004524:	51eb851f 	.word	0x51eb851f

08004528 <bme280Init>:
static Bme280Reg sBme280Reg;
static int32_t i32FineTemperature = 0;
static const uint32_t ui32TimeoutSpi = 100;

CommStatus bme280Init(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af02      	add	r7, sp, #8
 800452e:	6078      	str	r0, [r7, #4]
 8004530:	6039      	str	r1, [r7, #0]
	CommStatus communicationStatus = NOK;
 8004532:	2300      	movs	r3, #0
 8004534:	73fb      	strb	r3, [r7, #15]

	sBme280Reg.ui8Id 					= 0xD0;
 8004536:	4b59      	ldr	r3, [pc, #356]	; (800469c <bme280Init+0x174>)
 8004538:	22d0      	movs	r2, #208	; 0xd0
 800453a:	701a      	strb	r2, [r3, #0]
	sBme280Reg.ui8Reset[0]				= 0xE0;
 800453c:	4b57      	ldr	r3, [pc, #348]	; (800469c <bme280Init+0x174>)
 800453e:	22e0      	movs	r2, #224	; 0xe0
 8004540:	705a      	strb	r2, [r3, #1]
	sBme280Reg.ui8Reset[1]				= 0xB6;
 8004542:	4b56      	ldr	r3, [pc, #344]	; (800469c <bme280Init+0x174>)
 8004544:	22b6      	movs	r2, #182	; 0xb6
 8004546:	709a      	strb	r2, [r3, #2]
	sBme280Reg.ui8CtrlHum				= 0xF2 & 0x7F;
 8004548:	4b54      	ldr	r3, [pc, #336]	; (800469c <bme280Init+0x174>)
 800454a:	2272      	movs	r2, #114	; 0x72
 800454c:	70da      	strb	r2, [r3, #3]
	sBme280Reg.ui8Status				= 0xF3;
 800454e:	4b53      	ldr	r3, [pc, #332]	; (800469c <bme280Init+0x174>)
 8004550:	22f3      	movs	r2, #243	; 0xf3
 8004552:	711a      	strb	r2, [r3, #4]
	sBme280Reg.ui8CtrlMeas				= 0xF4 & 0x7F;
 8004554:	4b51      	ldr	r3, [pc, #324]	; (800469c <bme280Init+0x174>)
 8004556:	2274      	movs	r2, #116	; 0x74
 8004558:	715a      	strb	r2, [r3, #5]
	sBme280Reg.ui8Config				= 0xF5 & 0x7F;
 800455a:	4b50      	ldr	r3, [pc, #320]	; (800469c <bme280Init+0x174>)
 800455c:	2275      	movs	r2, #117	; 0x75
 800455e:	719a      	strb	r2, [r3, #6]
	sBme280Reg.ui8Press					= 0xF7;
 8004560:	4b4e      	ldr	r3, [pc, #312]	; (800469c <bme280Init+0x174>)
 8004562:	22f7      	movs	r2, #247	; 0xf7
 8004564:	71da      	strb	r2, [r3, #7]
	sBme280Reg.ui8Temp					= 0xFA;
 8004566:	4b4d      	ldr	r3, [pc, #308]	; (800469c <bme280Init+0x174>)
 8004568:	22fa      	movs	r2, #250	; 0xfa
 800456a:	721a      	strb	r2, [r3, #8]
	sBme280Reg.ui8Hum					= 0xFD;
 800456c:	4b4b      	ldr	r3, [pc, #300]	; (800469c <bme280Init+0x174>)
 800456e:	22fd      	movs	r2, #253	; 0xfd
 8004570:	725a      	strb	r2, [r3, #9]
	sBme280Reg.ui8DigT1T3				= 0x88;
 8004572:	4b4a      	ldr	r3, [pc, #296]	; (800469c <bme280Init+0x174>)
 8004574:	2288      	movs	r2, #136	; 0x88
 8004576:	729a      	strb	r2, [r3, #10]
	sBme280Reg.ui8DigP1P9				= 0x8E;
 8004578:	4b48      	ldr	r3, [pc, #288]	; (800469c <bme280Init+0x174>)
 800457a:	228e      	movs	r2, #142	; 0x8e
 800457c:	72da      	strb	r2, [r3, #11]
	sBme280Reg.ui8DigH1					= 0xA1;
 800457e:	4b47      	ldr	r3, [pc, #284]	; (800469c <bme280Init+0x174>)
 8004580:	22a1      	movs	r2, #161	; 0xa1
 8004582:	731a      	strb	r2, [r3, #12]
	sBme280Reg.ui8DigH2H6				= 0xE1;
 8004584:	4b45      	ldr	r3, [pc, #276]	; (800469c <bme280Init+0x174>)
 8004586:	22e1      	movs	r2, #225	; 0xe1
 8004588:	735a      	strb	r2, [r3, #13]

	sBme280Device->ui8Id				= 0x60;
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2260      	movs	r2, #96	; 0x60
 800458e:	701a      	strb	r2, [r3, #0]
	sBme280Device->sSpiChipSelectPort	= SPI_CS_GPIO_Port;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	4a43      	ldr	r2, [pc, #268]	; (80046a0 <bme280Init+0x178>)
 8004594:	605a      	str	r2, [r3, #4]
	sBme280Device->ui16SpiChipSelectPin	= SPI_CS_Pin;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	2240      	movs	r2, #64	; 0x40
 800459a:	811a      	strh	r2, [r3, #8]
	sBme280Device->ui8PressMsb			= 0x00;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2200      	movs	r2, #0
 80045a0:	729a      	strb	r2, [r3, #10]
	sBme280Device->ui8PressLsb			= 0x00;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2200      	movs	r2, #0
 80045a6:	72da      	strb	r2, [r3, #11]
	sBme280Device->ui8PressXlsb			= 0x00;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	2200      	movs	r2, #0
 80045ac:	731a      	strb	r2, [r3, #12]
	sBme280Device->ui8TempMsb			= 0x00;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2200      	movs	r2, #0
 80045b2:	735a      	strb	r2, [r3, #13]
	sBme280Device->ui8TempLsb			= 0x00;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2200      	movs	r2, #0
 80045b8:	739a      	strb	r2, [r3, #14]
	sBme280Device->ui8TempXlsb			= 0x00;
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	2200      	movs	r2, #0
 80045be:	73da      	strb	r2, [r3, #15]
	sBme280Device->ui8HumMsb			= 0x00;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2200      	movs	r2, #0
 80045c4:	741a      	strb	r2, [r3, #16]
	sBme280Device->ui8HumLsb			= 0x00;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2200      	movs	r2, #0
 80045ca:	745a      	strb	r2, [r3, #17]
	sBme280Device->ui16DigT1			= 0x0000;
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	2200      	movs	r2, #0
 80045d0:	825a      	strh	r2, [r3, #18]
	sBme280Device->i16DigT2				= 0x0000;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2200      	movs	r2, #0
 80045d6:	829a      	strh	r2, [r3, #20]
	sBme280Device->i16DigT3				= 0x0000;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2200      	movs	r2, #0
 80045dc:	82da      	strh	r2, [r3, #22]
	sBme280Device->ui16DigP1			= 0x0000;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	2200      	movs	r2, #0
 80045e2:	831a      	strh	r2, [r3, #24]
	sBme280Device->i16DigP2				= 0x0000;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	2200      	movs	r2, #0
 80045e8:	835a      	strh	r2, [r3, #26]
	sBme280Device->i16DigP3				= 0x0000;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2200      	movs	r2, #0
 80045ee:	839a      	strh	r2, [r3, #28]
	sBme280Device->i16DigP4				= 0x0000;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	2200      	movs	r2, #0
 80045f4:	83da      	strh	r2, [r3, #30]
	sBme280Device->i16DigP5				= 0x0000;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2200      	movs	r2, #0
 80045fa:	841a      	strh	r2, [r3, #32]
	sBme280Device->i16DigP6				= 0x0000;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	2200      	movs	r2, #0
 8004600:	845a      	strh	r2, [r3, #34]	; 0x22
	sBme280Device->i16DigP7				= 0x0000;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2200      	movs	r2, #0
 8004606:	849a      	strh	r2, [r3, #36]	; 0x24
	sBme280Device->i16DigP8				= 0x0000;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	2200      	movs	r2, #0
 800460c:	84da      	strh	r2, [r3, #38]	; 0x26
	sBme280Device->i16DigP9				= 0x0000;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	2200      	movs	r2, #0
 8004612:	851a      	strh	r2, [r3, #40]	; 0x28
	sBme280Device->ui8DigH1				= 0x00;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	sBme280Device->i16DigH2				= 0x0000;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2200      	movs	r2, #0
 8004620:	859a      	strh	r2, [r3, #44]	; 0x2c
	sBme280Device->ui8DigH3				= 0x00;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2200      	movs	r2, #0
 8004626:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	sBme280Device->i16DigH4				= 0x0000;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	2200      	movs	r2, #0
 800462e:	861a      	strh	r2, [r3, #48]	; 0x30
	sBme280Device->i16DigH5				= 0x0000;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	2200      	movs	r2, #0
 8004634:	865a      	strh	r2, [r3, #50]	; 0x32
	sBme280Device->i8DigH6				= 0x00;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	sBme280Device->i32Temperature		= 0x00000000;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	2200      	movs	r2, #0
 8004642:	639a      	str	r2, [r3, #56]	; 0x38
	sBme280Device->ui32Pressure			= 0x00000000;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2200      	movs	r2, #0
 8004648:	63da      	str	r2, [r3, #60]	; 0x3c
	sBme280Device->ui32Humidity     	= 0x00000000;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	2200      	movs	r2, #0
 800464e:	641a      	str	r2, [r3, #64]	; 0x40

	if (bme280CheckId(hspi, sBme280Device) == sBme280Device->ui8Id)
 8004650:	6839      	ldr	r1, [r7, #0]
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f95a 	bl	800490c <bme280CheckId>
 8004658:	4603      	mov	r3, r0
 800465a:	461a      	mov	r2, r3
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d115      	bne.n	8004690 <bme280Init+0x168>
	{
		bme280GetCoefficients(hspi, sBme280Device);
 8004664:	6839      	ldr	r1, [r7, #0]
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f000 f81c 	bl	80046a4 <bme280GetCoefficients>
		bme280Config(hspi, sBme280Device, T_10_MS, FILTER_COEF_OFF);
 800466c:	2300      	movs	r3, #0
 800466e:	2206      	movs	r2, #6
 8004670:	6839      	ldr	r1, [r7, #0]
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 fa0a 	bl	8004a8c <bme280Config>
		bme280Control(hspi, sBme280Device, OVER_EN_X_1, OVER_EN_X_1, OVER_EN_X_1, NORMAL);
 8004678:	2303      	movs	r3, #3
 800467a:	9301      	str	r3, [sp, #4]
 800467c:	2301      	movs	r3, #1
 800467e:	9300      	str	r3, [sp, #0]
 8004680:	2301      	movs	r3, #1
 8004682:	2201      	movs	r2, #1
 8004684:	6839      	ldr	r1, [r7, #0]
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f96c 	bl	8004964 <bme280Control>
		communicationStatus = OK;
 800468c:	2301      	movs	r3, #1
 800468e:	73fb      	strb	r3, [r7, #15]
	}

	return communicationStatus;
 8004690:	7bfb      	ldrb	r3, [r7, #15]
}
 8004692:	4618      	mov	r0, r3
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
 800469a:	bf00      	nop
 800469c:	2000035c 	.word	0x2000035c
 80046a0:	40020400 	.word	0x40020400

080046a4 <bme280GetCoefficients>:

void bme280GetCoefficients(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 80046a4:	b5b0      	push	{r4, r5, r7, lr}
 80046a6:	b088      	sub	sp, #32
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
	uint8_t coefBytes[18] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80046ae:	4b92      	ldr	r3, [pc, #584]	; (80048f8 <bme280GetCoefficients+0x254>)
 80046b0:	f107 0408 	add.w	r4, r7, #8
 80046b4:	461d      	mov	r5, r3
 80046b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80046b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80046ba:	682b      	ldr	r3, [r5, #0]
 80046bc:	8023      	strh	r3, [r4, #0]

	uint8_t temperatureCoefQtyBytes = 6;
 80046be:	2306      	movs	r3, #6
 80046c0:	77fb      	strb	r3, [r7, #31]
	uint8_t pressureCoefQtyBytes = 18;
 80046c2:	2312      	movs	r3, #18
 80046c4:	77bb      	strb	r3, [r7, #30]
	uint8_t humidityCoefQtyBytes = 8 - 1;
 80046c6:	2307      	movs	r3, #7
 80046c8:	777b      	strb	r3, [r7, #29]

	// Get temperature coefficients
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	6858      	ldr	r0, [r3, #4]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	891b      	ldrh	r3, [r3, #8]
 80046d2:	2200      	movs	r2, #0
 80046d4:	4619      	mov	r1, r3
 80046d6:	f7fd fc3b 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8DigT1T3, sizeof(sBme280Reg.ui8DigT1T3), ui32TimeoutSpi);
 80046da:	2364      	movs	r3, #100	; 0x64
 80046dc:	2201      	movs	r2, #1
 80046de:	4987      	ldr	r1, [pc, #540]	; (80048fc <bme280GetCoefficients+0x258>)
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f7fe fa3a 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, coefBytes, temperatureCoefQtyBytes, ui32TimeoutSpi);
 80046e6:	7ffb      	ldrb	r3, [r7, #31]
 80046e8:	b29a      	uxth	r2, r3
 80046ea:	2364      	movs	r3, #100	; 0x64
 80046ec:	f107 0108 	add.w	r1, r7, #8
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f7fe fb6e 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	6858      	ldr	r0, [r3, #4]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	891b      	ldrh	r3, [r3, #8]
 80046fe:	2201      	movs	r2, #1
 8004700:	4619      	mov	r1, r3
 8004702:	f7fd fc25 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui16DigT1 = (coefBytes[1] << 8) | coefBytes[0];
 8004706:	7a7b      	ldrb	r3, [r7, #9]
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	b21a      	sxth	r2, r3
 800470c:	7a3b      	ldrb	r3, [r7, #8]
 800470e:	b21b      	sxth	r3, r3
 8004710:	4313      	orrs	r3, r2
 8004712:	b21b      	sxth	r3, r3
 8004714:	b29a      	uxth	r2, r3
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	825a      	strh	r2, [r3, #18]
	sBme280Device->i16DigT2  = (coefBytes[3] << 8) | coefBytes[2];
 800471a:	7afb      	ldrb	r3, [r7, #11]
 800471c:	021b      	lsls	r3, r3, #8
 800471e:	b21a      	sxth	r2, r3
 8004720:	7abb      	ldrb	r3, [r7, #10]
 8004722:	b21b      	sxth	r3, r3
 8004724:	4313      	orrs	r3, r2
 8004726:	b21a      	sxth	r2, r3
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	829a      	strh	r2, [r3, #20]
	sBme280Device->i16DigT3  = (coefBytes[5] << 8) | coefBytes[4];
 800472c:	7b7b      	ldrb	r3, [r7, #13]
 800472e:	021b      	lsls	r3, r3, #8
 8004730:	b21a      	sxth	r2, r3
 8004732:	7b3b      	ldrb	r3, [r7, #12]
 8004734:	b21b      	sxth	r3, r3
 8004736:	4313      	orrs	r3, r2
 8004738:	b21a      	sxth	r2, r3
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	82da      	strh	r2, [r3, #22]

	// Get pressure coefficients
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	6858      	ldr	r0, [r3, #4]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	891b      	ldrh	r3, [r3, #8]
 8004746:	2200      	movs	r2, #0
 8004748:	4619      	mov	r1, r3
 800474a:	f7fd fc01 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8DigP1P9, sizeof(sBme280Reg.ui8DigP1P9), ui32TimeoutSpi);
 800474e:	2364      	movs	r3, #100	; 0x64
 8004750:	2201      	movs	r2, #1
 8004752:	496b      	ldr	r1, [pc, #428]	; (8004900 <bme280GetCoefficients+0x25c>)
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f7fe fa00 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, coefBytes, pressureCoefQtyBytes, ui32TimeoutSpi);
 800475a:	7fbb      	ldrb	r3, [r7, #30]
 800475c:	b29a      	uxth	r2, r3
 800475e:	2364      	movs	r3, #100	; 0x64
 8004760:	f107 0108 	add.w	r1, r7, #8
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f7fe fb34 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	6858      	ldr	r0, [r3, #4]
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	891b      	ldrh	r3, [r3, #8]
 8004772:	2201      	movs	r2, #1
 8004774:	4619      	mov	r1, r3
 8004776:	f7fd fbeb 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui16DigP1 = (coefBytes[1] << 8) | coefBytes[0];
 800477a:	7a7b      	ldrb	r3, [r7, #9]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	b21a      	sxth	r2, r3
 8004780:	7a3b      	ldrb	r3, [r7, #8]
 8004782:	b21b      	sxth	r3, r3
 8004784:	4313      	orrs	r3, r2
 8004786:	b21b      	sxth	r3, r3
 8004788:	b29a      	uxth	r2, r3
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	831a      	strh	r2, [r3, #24]
	sBme280Device->i16DigP2  = (coefBytes[3] << 8) | coefBytes[2];
 800478e:	7afb      	ldrb	r3, [r7, #11]
 8004790:	021b      	lsls	r3, r3, #8
 8004792:	b21a      	sxth	r2, r3
 8004794:	7abb      	ldrb	r3, [r7, #10]
 8004796:	b21b      	sxth	r3, r3
 8004798:	4313      	orrs	r3, r2
 800479a:	b21a      	sxth	r2, r3
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	835a      	strh	r2, [r3, #26]
	sBme280Device->i16DigP3  = (coefBytes[5] << 8) | coefBytes[4];
 80047a0:	7b7b      	ldrb	r3, [r7, #13]
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	b21a      	sxth	r2, r3
 80047a6:	7b3b      	ldrb	r3, [r7, #12]
 80047a8:	b21b      	sxth	r3, r3
 80047aa:	4313      	orrs	r3, r2
 80047ac:	b21a      	sxth	r2, r3
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	839a      	strh	r2, [r3, #28]
	sBme280Device->i16DigP4  = (coefBytes[7] << 8) | coefBytes[6];
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
 80047b4:	021b      	lsls	r3, r3, #8
 80047b6:	b21a      	sxth	r2, r3
 80047b8:	7bbb      	ldrb	r3, [r7, #14]
 80047ba:	b21b      	sxth	r3, r3
 80047bc:	4313      	orrs	r3, r2
 80047be:	b21a      	sxth	r2, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	83da      	strh	r2, [r3, #30]
	sBme280Device->i16DigP5  = (coefBytes[9] << 8) | coefBytes[8];
 80047c4:	7c7b      	ldrb	r3, [r7, #17]
 80047c6:	021b      	lsls	r3, r3, #8
 80047c8:	b21a      	sxth	r2, r3
 80047ca:	7c3b      	ldrb	r3, [r7, #16]
 80047cc:	b21b      	sxth	r3, r3
 80047ce:	4313      	orrs	r3, r2
 80047d0:	b21a      	sxth	r2, r3
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	841a      	strh	r2, [r3, #32]
	sBme280Device->i16DigP6  = (coefBytes[11] << 8) | coefBytes[10];
 80047d6:	7cfb      	ldrb	r3, [r7, #19]
 80047d8:	021b      	lsls	r3, r3, #8
 80047da:	b21a      	sxth	r2, r3
 80047dc:	7cbb      	ldrb	r3, [r7, #18]
 80047de:	b21b      	sxth	r3, r3
 80047e0:	4313      	orrs	r3, r2
 80047e2:	b21a      	sxth	r2, r3
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	845a      	strh	r2, [r3, #34]	; 0x22
	sBme280Device->i16DigP7  = (coefBytes[13] << 8) | coefBytes[12];
 80047e8:	7d7b      	ldrb	r3, [r7, #21]
 80047ea:	021b      	lsls	r3, r3, #8
 80047ec:	b21a      	sxth	r2, r3
 80047ee:	7d3b      	ldrb	r3, [r7, #20]
 80047f0:	b21b      	sxth	r3, r3
 80047f2:	4313      	orrs	r3, r2
 80047f4:	b21a      	sxth	r2, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	849a      	strh	r2, [r3, #36]	; 0x24
	sBme280Device->i16DigP8  = (coefBytes[15] << 8) | coefBytes[14];
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	021b      	lsls	r3, r3, #8
 80047fe:	b21a      	sxth	r2, r3
 8004800:	7dbb      	ldrb	r3, [r7, #22]
 8004802:	b21b      	sxth	r3, r3
 8004804:	4313      	orrs	r3, r2
 8004806:	b21a      	sxth	r2, r3
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	84da      	strh	r2, [r3, #38]	; 0x26
	sBme280Device->i16DigP9  = (coefBytes[17] << 8) | coefBytes[16];
 800480c:	7e7b      	ldrb	r3, [r7, #25]
 800480e:	021b      	lsls	r3, r3, #8
 8004810:	b21a      	sxth	r2, r3
 8004812:	7e3b      	ldrb	r3, [r7, #24]
 8004814:	b21b      	sxth	r3, r3
 8004816:	4313      	orrs	r3, r2
 8004818:	b21a      	sxth	r2, r3
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	851a      	strh	r2, [r3, #40]	; 0x28

	// Get humidity coefficients
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	6858      	ldr	r0, [r3, #4]
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	891b      	ldrh	r3, [r3, #8]
 8004826:	2200      	movs	r2, #0
 8004828:	4619      	mov	r1, r3
 800482a:	f7fd fb91 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8DigH1, sizeof(sBme280Reg.ui8DigH1), ui32TimeoutSpi);
 800482e:	2364      	movs	r3, #100	; 0x64
 8004830:	2201      	movs	r2, #1
 8004832:	4934      	ldr	r1, [pc, #208]	; (8004904 <bme280GetCoefficients+0x260>)
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7fe f990 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, coefBytes, 1, ui32TimeoutSpi);
 800483a:	2364      	movs	r3, #100	; 0x64
 800483c:	f107 0108 	add.w	r1, r7, #8
 8004840:	2201      	movs	r2, #1
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fe fac5 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	6858      	ldr	r0, [r3, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	891b      	ldrh	r3, [r3, #8]
 8004850:	2201      	movs	r2, #1
 8004852:	4619      	mov	r1, r3
 8004854:	f7fd fb7c 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui8DigH1 = coefBytes[0];
 8004858:	7a3a      	ldrb	r2, [r7, #8]
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6858      	ldr	r0, [r3, #4]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	891b      	ldrh	r3, [r3, #8]
 8004868:	2200      	movs	r2, #0
 800486a:	4619      	mov	r1, r3
 800486c:	f7fd fb70 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8DigH2H6, sizeof(sBme280Reg.ui8DigH2H6), ui32TimeoutSpi);
 8004870:	2364      	movs	r3, #100	; 0x64
 8004872:	2201      	movs	r2, #1
 8004874:	4924      	ldr	r1, [pc, #144]	; (8004908 <bme280GetCoefficients+0x264>)
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7fe f96f 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, coefBytes, humidityCoefQtyBytes, ui32TimeoutSpi);
 800487c:	7f7b      	ldrb	r3, [r7, #29]
 800487e:	b29a      	uxth	r2, r3
 8004880:	2364      	movs	r3, #100	; 0x64
 8004882:	f107 0108 	add.w	r1, r7, #8
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fe faa3 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	6858      	ldr	r0, [r3, #4]
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	891b      	ldrh	r3, [r3, #8]
 8004894:	2201      	movs	r2, #1
 8004896:	4619      	mov	r1, r3
 8004898:	f7fd fb5a 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->i16DigH2 = (coefBytes[1] << 8) | coefBytes[0];
 800489c:	7a7b      	ldrb	r3, [r7, #9]
 800489e:	021b      	lsls	r3, r3, #8
 80048a0:	b21a      	sxth	r2, r3
 80048a2:	7a3b      	ldrb	r3, [r7, #8]
 80048a4:	b21b      	sxth	r3, r3
 80048a6:	4313      	orrs	r3, r2
 80048a8:	b21a      	sxth	r2, r3
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	859a      	strh	r2, [r3, #44]	; 0x2c
	sBme280Device->ui8DigH3 = coefBytes[2];
 80048ae:	7aba      	ldrb	r2, [r7, #10]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	sBme280Device->i16DigH4 = (coefBytes[3] << 4) | (coefBytes[4] & 0x0F);
 80048b6:	7afb      	ldrb	r3, [r7, #11]
 80048b8:	011b      	lsls	r3, r3, #4
 80048ba:	b21a      	sxth	r2, r3
 80048bc:	7b3b      	ldrb	r3, [r7, #12]
 80048be:	b21b      	sxth	r3, r3
 80048c0:	f003 030f 	and.w	r3, r3, #15
 80048c4:	b21b      	sxth	r3, r3
 80048c6:	4313      	orrs	r3, r2
 80048c8:	b21a      	sxth	r2, r3
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	861a      	strh	r2, [r3, #48]	; 0x30
	sBme280Device->i16DigH5 = ((coefBytes[4] & 0xF0) >> 4) | (coefBytes[5] << 4);
 80048ce:	7b3b      	ldrb	r3, [r7, #12]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	b21a      	sxth	r2, r3
 80048d6:	7b7b      	ldrb	r3, [r7, #13]
 80048d8:	011b      	lsls	r3, r3, #4
 80048da:	b21b      	sxth	r3, r3
 80048dc:	4313      	orrs	r3, r2
 80048de:	b21a      	sxth	r2, r3
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	865a      	strh	r2, [r3, #50]	; 0x32
	sBme280Device->i8DigH6  = coefBytes[6];
 80048e4:	7bbb      	ldrb	r3, [r7, #14]
 80048e6:	b25a      	sxtb	r2, r3
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 80048ee:	bf00      	nop
 80048f0:	3720      	adds	r7, #32
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bdb0      	pop	{r4, r5, r7, pc}
 80048f6:	bf00      	nop
 80048f8:	08009d9c 	.word	0x08009d9c
 80048fc:	20000366 	.word	0x20000366
 8004900:	20000367 	.word	0x20000367
 8004904:	20000368 	.word	0x20000368
 8004908:	20000369 	.word	0x20000369

0800490c <bme280CheckId>:

uint8_t bme280CheckId(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
	uint8_t id = 0;
 8004916:	2300      	movs	r3, #0
 8004918:	73fb      	strb	r3, [r7, #15]
	
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	6858      	ldr	r0, [r3, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	891b      	ldrh	r3, [r3, #8]
 8004922:	2200      	movs	r2, #0
 8004924:	4619      	mov	r1, r3
 8004926:	f7fd fb13 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8Id, sizeof(sBme280Reg.ui8Id), ui32TimeoutSpi);
 800492a:	2364      	movs	r3, #100	; 0x64
 800492c:	2201      	movs	r2, #1
 800492e:	490c      	ldr	r1, [pc, #48]	; (8004960 <bme280CheckId+0x54>)
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fe f912 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, &id, sizeof(id), ui32TimeoutSpi);
 8004936:	2364      	movs	r3, #100	; 0x64
 8004938:	f107 010f 	add.w	r1, r7, #15
 800493c:	2201      	movs	r2, #1
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f7fe fa47 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	6858      	ldr	r0, [r3, #4]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	891b      	ldrh	r3, [r3, #8]
 800494c:	2201      	movs	r2, #1
 800494e:	4619      	mov	r1, r3
 8004950:	f7fd fafe 	bl	8001f50 <HAL_GPIO_WritePin>
	
	return id;
 8004954:	7bfb      	ldrb	r3, [r7, #15]
}
 8004956:	4618      	mov	r0, r3
 8004958:	3710      	adds	r7, #16
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	2000035c 	.word	0x2000035c

08004964 <bme280Control>:
	HAL_SPI_Transmit(hspi, sBme280Reg.ui8Reset, sizeof(sBme280Reg.ui8Reset), ui32TimeoutSpi);
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
}

void bme280Control(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device, Oversampling hum, Oversampling press, Oversampling temp, Mode mode)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	4611      	mov	r1, r2
 8004970:	461a      	mov	r2, r3
 8004972:	460b      	mov	r3, r1
 8004974:	71fb      	strb	r3, [r7, #7]
 8004976:	4613      	mov	r3, r2
 8004978:	71bb      	strb	r3, [r7, #6]
	uint8_t osrs_h = hum & 0x07;
 800497a:	79fb      	ldrb	r3, [r7, #7]
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	77fb      	strb	r3, [r7, #31]
	uint8_t osrs_t = temp & 0x07;
 8004982:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	77bb      	strb	r3, [r7, #30]
	uint8_t osrs_p = press & 0x07;
 800498c:	79bb      	ldrb	r3, [r7, #6]
 800498e:	f003 0307 	and.w	r3, r3, #7
 8004992:	777b      	strb	r3, [r7, #29]
	uint8_t operation_mode = mode & 0x03;
 8004994:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004998:	f003 0303 	and.w	r3, r3, #3
 800499c:	773b      	strb	r3, [r7, #28]

	uint8_t ctrl_hum[2] =
	{
			sBme280Reg.ui8CtrlHum,
 800499e:	4b24      	ldr	r3, [pc, #144]	; (8004a30 <bme280Control+0xcc>)
 80049a0:	78db      	ldrb	r3, [r3, #3]
	uint8_t ctrl_hum[2] =
 80049a2:	763b      	strb	r3, [r7, #24]
 80049a4:	7ffb      	ldrb	r3, [r7, #31]
 80049a6:	767b      	strb	r3, [r7, #25]
			osrs_h
	};

	uint8_t ctrl_meas[2] =
	{
			sBme280Reg.ui8CtrlMeas,
 80049a8:	4b21      	ldr	r3, [pc, #132]	; (8004a30 <bme280Control+0xcc>)
 80049aa:	795b      	ldrb	r3, [r3, #5]
	uint8_t ctrl_meas[2] =
 80049ac:	753b      	strb	r3, [r7, #20]
			(osrs_t << 5) | (osrs_p << 2) | operation_mode
 80049ae:	7fbb      	ldrb	r3, [r7, #30]
 80049b0:	015b      	lsls	r3, r3, #5
 80049b2:	b25a      	sxtb	r2, r3
 80049b4:	7f7b      	ldrb	r3, [r7, #29]
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	b25b      	sxtb	r3, r3
 80049ba:	4313      	orrs	r3, r2
 80049bc:	b25a      	sxtb	r2, r3
 80049be:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	b25b      	sxtb	r3, r3
 80049c6:	b2db      	uxtb	r3, r3
	uint8_t ctrl_meas[2] =
 80049c8:	757b      	strb	r3, [r7, #21]
	};

	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6858      	ldr	r0, [r3, #4]
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	891b      	ldrh	r3, [r3, #8]
 80049d2:	2200      	movs	r2, #0
 80049d4:	4619      	mov	r1, r3
 80049d6:	f7fd fabb 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, ctrl_hum, sizeof(ctrl_hum), ui32TimeoutSpi);
 80049da:	2364      	movs	r3, #100	; 0x64
 80049dc:	f107 0118 	add.w	r1, r7, #24
 80049e0:	2202      	movs	r2, #2
 80049e2:	68f8      	ldr	r0, [r7, #12]
 80049e4:	f7fe f8b9 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	6858      	ldr	r0, [r3, #4]
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	891b      	ldrh	r3, [r3, #8]
 80049f0:	2201      	movs	r2, #1
 80049f2:	4619      	mov	r1, r3
 80049f4:	f7fd faac 	bl	8001f50 <HAL_GPIO_WritePin>
	
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	6858      	ldr	r0, [r3, #4]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	891b      	ldrh	r3, [r3, #8]
 8004a00:	2200      	movs	r2, #0
 8004a02:	4619      	mov	r1, r3
 8004a04:	f7fd faa4 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, ctrl_meas, sizeof(ctrl_meas), ui32TimeoutSpi);
 8004a08:	2364      	movs	r3, #100	; 0x64
 8004a0a:	f107 0114 	add.w	r1, r7, #20
 8004a0e:	2202      	movs	r2, #2
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f7fe f8a2 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	6858      	ldr	r0, [r3, #4]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	891b      	ldrh	r3, [r3, #8]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4619      	mov	r1, r3
 8004a22:	f7fd fa95 	bl	8001f50 <HAL_GPIO_WritePin>
}
 8004a26:	bf00      	nop
 8004a28:	3720      	adds	r7, #32
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	2000035c 	.word	0x2000035c

08004a34 <bme280GetStatus>:

MeasuringStatus bme280GetStatus(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
	MeasuringStatus status = AVAILABLE;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	6858      	ldr	r0, [r3, #4]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	891b      	ldrh	r3, [r3, #8]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	f7fd fa7f 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8Status, sizeof(sBme280Reg.ui8Status), ui32TimeoutSpi);
 8004a52:	2364      	movs	r3, #100	; 0x64
 8004a54:	2201      	movs	r2, #1
 8004a56:	490c      	ldr	r1, [pc, #48]	; (8004a88 <bme280GetStatus+0x54>)
 8004a58:	6878      	ldr	r0, [r7, #4]
 8004a5a:	f7fe f87e 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, &status, sizeof(status), ui32TimeoutSpi);
 8004a5e:	2364      	movs	r3, #100	; 0x64
 8004a60:	f107 010f 	add.w	r1, r7, #15
 8004a64:	2201      	movs	r2, #1
 8004a66:	6878      	ldr	r0, [r7, #4]
 8004a68:	f7fe f9b3 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	6858      	ldr	r0, [r3, #4]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	891b      	ldrh	r3, [r3, #8]
 8004a74:	2201      	movs	r2, #1
 8004a76:	4619      	mov	r1, r3
 8004a78:	f7fd fa6a 	bl	8001f50 <HAL_GPIO_WritePin>
	return status;
 8004a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	20000360 	.word	0x20000360

08004a8c <bme280Config>:

void bme280Config(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device, TimeStandby timeStandby, FilterCoef filterCoef)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b088      	sub	sp, #32
 8004a90:	af02      	add	r7, sp, #8
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	4611      	mov	r1, r2
 8004a98:	461a      	mov	r2, r3
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	71fb      	strb	r3, [r7, #7]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	71bb      	strb	r3, [r7, #6]
	uint8_t t_sb = timeStandby & 0x07;
 8004aa2:	79fb      	ldrb	r3, [r7, #7]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	75fb      	strb	r3, [r7, #23]
	uint8_t filter = filterCoef & 0x07;
 8004aaa:	79bb      	ldrb	r3, [r7, #6]
 8004aac:	f003 0307 	and.w	r3, r3, #7
 8004ab0:	75bb      	strb	r3, [r7, #22]
	uint8_t spi3w_en = 0 & 0x01;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	757b      	strb	r3, [r7, #21]

	uint8_t config[2] =
	{
			sBme280Reg.ui8Config,
 8004ab6:	4b1b      	ldr	r3, [pc, #108]	; (8004b24 <bme280Config+0x98>)
 8004ab8:	799b      	ldrb	r3, [r3, #6]
	uint8_t config[2] =
 8004aba:	743b      	strb	r3, [r7, #16]
			(t_sb << 5) | (filter << 2) | spi3w_en
 8004abc:	7dfb      	ldrb	r3, [r7, #23]
 8004abe:	015b      	lsls	r3, r3, #5
 8004ac0:	b25a      	sxtb	r2, r3
 8004ac2:	7dbb      	ldrb	r3, [r7, #22]
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	b25b      	sxtb	r3, r3
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	b25a      	sxtb	r2, r3
 8004acc:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	b25b      	sxtb	r3, r3
 8004ad4:	b2db      	uxtb	r3, r3
	uint8_t config[2] =
 8004ad6:	747b      	strb	r3, [r7, #17]
	};

	bme280Control(hspi, sBme280Device, OVER_SKIPPED, OVER_SKIPPED, OVER_SKIPPED, SLEEP);
 8004ad8:	2300      	movs	r3, #0
 8004ada:	9301      	str	r3, [sp, #4]
 8004adc:	2300      	movs	r3, #0
 8004ade:	9300      	str	r3, [sp, #0]
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	68b9      	ldr	r1, [r7, #8]
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f7ff ff3c 	bl	8004964 <bme280Control>
	
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	6858      	ldr	r0, [r3, #4]
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	891b      	ldrh	r3, [r3, #8]
 8004af4:	2200      	movs	r2, #0
 8004af6:	4619      	mov	r1, r3
 8004af8:	f7fd fa2a 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, config, sizeof(config), ui32TimeoutSpi);
 8004afc:	2364      	movs	r3, #100	; 0x64
 8004afe:	f107 0110 	add.w	r1, r7, #16
 8004b02:	2202      	movs	r2, #2
 8004b04:	68f8      	ldr	r0, [r7, #12]
 8004b06:	f7fe f828 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	6858      	ldr	r0, [r3, #4]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	891b      	ldrh	r3, [r3, #8]
 8004b12:	2201      	movs	r2, #1
 8004b14:	4619      	mov	r1, r3
 8004b16:	f7fd fa1b 	bl	8001f50 <HAL_GPIO_WritePin>
}
 8004b1a:	bf00      	nop
 8004b1c:	3718      	adds	r7, #24
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	2000035c 	.word	0x2000035c

08004b28 <bme280ReadTemperature>:
/**
 * Returns temperature in degC.
 * Output value of "5123" equals 51.23 degC
 */
int32_t bme280ReadTemperature(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b088      	sub	sp, #32
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
 8004b30:	6039      	str	r1, [r7, #0]
	int32_t temperature_degC_x_100 = 0;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
	int8_t temperatureDataQtyBytes = 3;
 8004b36:	2303      	movs	r3, #3
 8004b38:	76fb      	strb	r3, [r7, #27]
	uint8_t dataBytes[3] = {0, 0, 0};
 8004b3a:	4a3a      	ldr	r2, [pc, #232]	; (8004c24 <bme280ReadTemperature+0xfc>)
 8004b3c:	f107 0308 	add.w	r3, r7, #8
 8004b40:	6812      	ldr	r2, [r2, #0]
 8004b42:	4611      	mov	r1, r2
 8004b44:	8019      	strh	r1, [r3, #0]
 8004b46:	3302      	adds	r3, #2
 8004b48:	0c12      	lsrs	r2, r2, #16
 8004b4a:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	6858      	ldr	r0, [r3, #4]
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	891b      	ldrh	r3, [r3, #8]
 8004b54:	2200      	movs	r2, #0
 8004b56:	4619      	mov	r1, r3
 8004b58:	f7fd f9fa 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8Temp, sizeof(sBme280Reg.ui8Temp), ui32TimeoutSpi);
 8004b5c:	2364      	movs	r3, #100	; 0x64
 8004b5e:	2201      	movs	r2, #1
 8004b60:	4931      	ldr	r1, [pc, #196]	; (8004c28 <bme280ReadTemperature+0x100>)
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f7fd fff9 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, dataBytes, temperatureDataQtyBytes, ui32TimeoutSpi);
 8004b68:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004b6c:	b29a      	uxth	r2, r3
 8004b6e:	2364      	movs	r3, #100	; 0x64
 8004b70:	f107 0108 	add.w	r1, r7, #8
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f7fe f92c 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	6858      	ldr	r0, [r3, #4]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	891b      	ldrh	r3, [r3, #8]
 8004b82:	2201      	movs	r2, #1
 8004b84:	4619      	mov	r1, r3
 8004b86:	f7fd f9e3 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui8TempMsb = dataBytes[0];
 8004b8a:	7a3a      	ldrb	r2, [r7, #8]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	735a      	strb	r2, [r3, #13]
	sBme280Device->ui8TempLsb = dataBytes[1];
 8004b90:	7a7a      	ldrb	r2, [r7, #9]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	739a      	strb	r2, [r3, #14]
	sBme280Device->ui8TempXlsb = dataBytes[2];
 8004b96:	7aba      	ldrb	r2, [r7, #10]
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	73da      	strb	r2, [r3, #15]

	int32_t adc_T = (sBme280Device->ui8TempMsb << 12) | (sBme280Device->ui8TempLsb << 4) | (sBme280Device->ui8TempXlsb >> 4);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	7b5b      	ldrb	r3, [r3, #13]
 8004ba0:	031a      	lsls	r2, r3, #12
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	7b9b      	ldrb	r3, [r3, #14]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	683a      	ldr	r2, [r7, #0]
 8004bac:	7bd2      	ldrb	r2, [r2, #15]
 8004bae:	0912      	lsrs	r2, r2, #4
 8004bb0:	b2d2      	uxtb	r2, r2
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]
	int32_t var1 = ((((adc_T >> 3) - ((int32_t) sBme280Device->ui16DigT1 << 1))) * ((int32_t) sBme280Device->i16DigT2)) >> 11;
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	10da      	asrs	r2, r3, #3
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	8a5b      	ldrh	r3, [r3, #18]
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	683a      	ldr	r2, [r7, #0]
 8004bc4:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8004bc8:	fb02 f303 	mul.w	r3, r2, r3
 8004bcc:	12db      	asrs	r3, r3, #11
 8004bce:	613b      	str	r3, [r7, #16]
	int32_t var2 = (((((adc_T >> 4) - ((int32_t) sBme280Device->ui16DigT1)) * ((adc_T >> 4) - ((int32_t) sBme280Device->ui16DigT1))) >> 12) * ((int32_t) sBme280Device->i16DigT3)) >> 14;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	111b      	asrs	r3, r3, #4
 8004bd4:	683a      	ldr	r2, [r7, #0]
 8004bd6:	8a52      	ldrh	r2, [r2, #18]
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	1112      	asrs	r2, r2, #4
 8004bde:	6839      	ldr	r1, [r7, #0]
 8004be0:	8a49      	ldrh	r1, [r1, #18]
 8004be2:	1a52      	subs	r2, r2, r1
 8004be4:	fb02 f303 	mul.w	r3, r2, r3
 8004be8:	131b      	asrs	r3, r3, #12
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8004bf0:	fb02 f303 	mul.w	r3, r2, r3
 8004bf4:	139b      	asrs	r3, r3, #14
 8004bf6:	60fb      	str	r3, [r7, #12]
	i32FineTemperature = var1 + var2;
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	4a0b      	ldr	r2, [pc, #44]	; (8004c2c <bme280ReadTemperature+0x104>)
 8004c00:	6013      	str	r3, [r2, #0]
	sBme280Device->i32Temperature = (i32FineTemperature * 5 + 128) >> 8;
 8004c02:	4b0a      	ldr	r3, [pc, #40]	; (8004c2c <bme280ReadTemperature+0x104>)
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	4613      	mov	r3, r2
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	4413      	add	r3, r2
 8004c0c:	3380      	adds	r3, #128	; 0x80
 8004c0e:	121a      	asrs	r2, r3, #8
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	639a      	str	r2, [r3, #56]	; 0x38
	temperature_degC_x_100 = sBme280Device->i32Temperature;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c18:	61fb      	str	r3, [r7, #28]

	return temperature_degC_x_100;
 8004c1a:	69fb      	ldr	r3, [r7, #28]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3720      	adds	r7, #32
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	08009db0 	.word	0x08009db0
 8004c28:	20000364 	.word	0x20000364
 8004c2c:	2000036c 	.word	0x2000036c

08004c30 <bme280ReadPressure>:

/**
 * Returns pressure in Pa
 */
uint32_t bme280ReadPressure(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 8004c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c34:	b0d2      	sub	sp, #328	; 0x148
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8004c3c:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
	uint32_t pressure_Pa = 0;
 8004c40:	2300      	movs	r3, #0
 8004c42:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	int8_t pressureDataQtyBytes = 3;
 8004c46:	2303      	movs	r3, #3
 8004c48:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
	uint8_t dataBytes[3] = {0, 0, 0};
 8004c4c:	4bd5      	ldr	r3, [pc, #852]	; (8004fa4 <bme280ReadPressure+0x374>)
 8004c4e:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8004c52:	6819      	ldr	r1, [r3, #0]
 8004c54:	460b      	mov	r3, r1
 8004c56:	8013      	strh	r3, [r2, #0]
 8004c58:	3202      	adds	r2, #2
 8004c5a:	0c0b      	lsrs	r3, r1, #16
 8004c5c:	7013      	strb	r3, [r2, #0]

	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 8004c5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c62:	6858      	ldr	r0, [r3, #4]
 8004c64:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c68:	891b      	ldrh	r3, [r3, #8]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	f7fd f96f 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8Press, sizeof(sBme280Reg.ui8Press), ui32TimeoutSpi);
 8004c72:	2364      	movs	r3, #100	; 0x64
 8004c74:	2201      	movs	r2, #1
 8004c76:	49cc      	ldr	r1, [pc, #816]	; (8004fa8 <bme280ReadPressure+0x378>)
 8004c78:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8004c7c:	f7fd ff6d 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, dataBytes, pressureDataQtyBytes, ui32TimeoutSpi);
 8004c80:	f997 3143 	ldrsb.w	r3, [r7, #323]	; 0x143
 8004c84:	b29a      	uxth	r2, r3
 8004c86:	2364      	movs	r3, #100	; 0x64
 8004c88:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8004c8c:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8004c90:	f7fe f89f 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 8004c94:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c98:	6858      	ldr	r0, [r3, #4]
 8004c9a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004c9e:	891b      	ldrh	r3, [r3, #8]
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f7fd f954 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui8PressMsb = dataBytes[0];
 8004ca8:	f897 311c 	ldrb.w	r3, [r7, #284]	; 0x11c
 8004cac:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004cb0:	7293      	strb	r3, [r2, #10]
	sBme280Device->ui8PressLsb = dataBytes[1];
 8004cb2:	f897 311d 	ldrb.w	r3, [r7, #285]	; 0x11d
 8004cb6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004cba:	72d3      	strb	r3, [r2, #11]
	sBme280Device->ui8PressXlsb = dataBytes[2];
 8004cbc:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 8004cc0:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8004cc4:	7313      	strb	r3, [r2, #12]

	int32_t adc_P = (sBme280Device->ui8PressMsb << 12) | (sBme280Device->ui8PressLsb << 4) | (sBme280Device->ui8PressXlsb >> 4);
 8004cc6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004cca:	7a9b      	ldrb	r3, [r3, #10]
 8004ccc:	031a      	lsls	r2, r3, #12
 8004cce:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004cd2:	7adb      	ldrb	r3, [r3, #11]
 8004cd4:	011b      	lsls	r3, r3, #4
 8004cd6:	431a      	orrs	r2, r3
 8004cd8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004cdc:	7b1b      	ldrb	r3, [r3, #12]
 8004cde:	091b      	lsrs	r3, r3, #4
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
	bme280ReadTemperature(hspi, sBme280Device);
 8004ce8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 8004cec:	f8d7 0114 	ldr.w	r0, [r7, #276]	; 0x114
 8004cf0:	f7ff ff1a 	bl	8004b28 <bme280ReadTemperature>
	int64_t var1 = ((int64_t) i32FineTemperature) - 128000;
 8004cf4:	4bad      	ldr	r3, [pc, #692]	; (8004fac <bme280ReadPressure+0x37c>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	17da      	asrs	r2, r3, #31
 8004cfa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004cfe:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d02:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8004d06:	460b      	mov	r3, r1
 8004d08:	f5b3 33fa 	subs.w	r3, r3, #128000	; 0x1f400
 8004d0c:	653b      	str	r3, [r7, #80]	; 0x50
 8004d0e:	4613      	mov	r3, r2
 8004d10:	f143 33ff 	adc.w	r3, r3, #4294967295
 8004d14:	657b      	str	r3, [r7, #84]	; 0x54
 8004d16:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d1a:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
	int64_t var2 = var1 * var1 * (int64_t) sBme280Device->i16DigP6;
 8004d1e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004d22:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004d26:	fb03 f102 	mul.w	r1, r3, r2
 8004d2a:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004d2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	18ca      	adds	r2, r1, r3
 8004d38:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004d3c:	fba3 4503 	umull	r4, r5, r3, r3
 8004d40:	1953      	adds	r3, r2, r5
 8004d42:	461d      	mov	r5, r3
 8004d44:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004d48:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8004d4c:	b21b      	sxth	r3, r3
 8004d4e:	17da      	asrs	r2, r3, #31
 8004d50:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004d54:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8004d58:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	fb03 f205 	mul.w	r2, r3, r5
 8004d62:	460b      	mov	r3, r1
 8004d64:	fb04 f303 	mul.w	r3, r4, r3
 8004d68:	4413      	add	r3, r2
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	fba4 1202 	umull	r1, r2, r4, r2
 8004d70:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d74:	460a      	mov	r2, r1
 8004d76:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8004d7a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8004d7e:	4413      	add	r3, r2
 8004d80:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004d84:	e9d7 3436 	ldrd	r3, r4, [r7, #216]	; 0xd8
 8004d88:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
 8004d8c:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var2 = var2 + ((var1 * (int64_t) sBme280Device->i16DigP5) << 17);
 8004d90:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004d94:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004d98:	b21b      	sxth	r3, r3
 8004d9a:	17da      	asrs	r2, r3, #31
 8004d9c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004da0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004da4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004da8:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8004dac:	462a      	mov	r2, r5
 8004dae:	fb02 f203 	mul.w	r2, r2, r3
 8004db2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004db6:	4621      	mov	r1, r4
 8004db8:	fb01 f303 	mul.w	r3, r1, r3
 8004dbc:	441a      	add	r2, r3
 8004dbe:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004dc2:	4621      	mov	r1, r4
 8004dc4:	fba3 ab01 	umull	sl, fp, r3, r1
 8004dc8:	eb02 030b 	add.w	r3, r2, fp
 8004dcc:	469b      	mov	fp, r3
 8004dce:	f04f 0000 	mov.w	r0, #0
 8004dd2:	f04f 0100 	mov.w	r1, #0
 8004dd6:	ea4f 414b 	mov.w	r1, fp, lsl #17
 8004dda:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 8004dde:	ea4f 404a 	mov.w	r0, sl, lsl #17
 8004de2:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8004de6:	1814      	adds	r4, r2, r0
 8004de8:	64bc      	str	r4, [r7, #72]	; 0x48
 8004dea:	414b      	adcs	r3, r1
 8004dec:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dee:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8004df2:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var2 = var2 + (((int64_t) sBme280Device->i16DigP4) << 35);
 8004df6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004dfa:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004dfe:	b21b      	sxth	r3, r3
 8004e00:	17da      	asrs	r2, r3, #31
 8004e02:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e06:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e0a:	f04f 0000 	mov.w	r0, #0
 8004e0e:	f04f 0100 	mov.w	r1, #0
 8004e12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004e16:	00d9      	lsls	r1, r3, #3
 8004e18:	2000      	movs	r0, #0
 8004e1a:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8004e1e:	1814      	adds	r4, r2, r0
 8004e20:	643c      	str	r4, [r7, #64]	; 0x40
 8004e22:	414b      	adcs	r3, r1
 8004e24:	647b      	str	r3, [r7, #68]	; 0x44
 8004e26:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8004e2a:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = ((var1 * var1 * (int64_t) sBme280Device->i16DigP3) >> 8) + ((var1 * (int64_t) sBme280Device->i16DigP2) << 12);
 8004e2e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004e32:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004e36:	fb03 f102 	mul.w	r1, r3, r2
 8004e3a:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8004e3e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004e42:	fb02 f303 	mul.w	r3, r2, r3
 8004e46:	18ca      	adds	r2, r1, r3
 8004e48:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004e4c:	fba3 8903 	umull	r8, r9, r3, r3
 8004e50:	eb02 0309 	add.w	r3, r2, r9
 8004e54:	4699      	mov	r9, r3
 8004e56:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004e5a:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8004e5e:	b21b      	sxth	r3, r3
 8004e60:	17da      	asrs	r2, r3, #31
 8004e62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e66:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8004e6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004e6e:	4603      	mov	r3, r0
 8004e70:	fb03 f209 	mul.w	r2, r3, r9
 8004e74:	460b      	mov	r3, r1
 8004e76:	fb08 f303 	mul.w	r3, r8, r3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	fba8 1202 	umull	r1, r2, r8, r2
 8004e82:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8004e86:	460a      	mov	r2, r1
 8004e88:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 8004e8c:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8004e90:	4413      	add	r3, r2
 8004e92:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004e96:	f04f 0000 	mov.w	r0, #0
 8004e9a:	f04f 0100 	mov.w	r1, #0
 8004e9e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8004ea2:	4623      	mov	r3, r4
 8004ea4:	0a18      	lsrs	r0, r3, #8
 8004ea6:	462b      	mov	r3, r5
 8004ea8:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8004eac:	462b      	mov	r3, r5
 8004eae:	1219      	asrs	r1, r3, #8
 8004eb0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004eb4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004eb8:	b21b      	sxth	r3, r3
 8004eba:	17da      	asrs	r2, r3, #31
 8004ebc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ec0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ec4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004ec8:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8004ecc:	464a      	mov	r2, r9
 8004ece:	fb02 f203 	mul.w	r2, r2, r3
 8004ed2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004ed6:	4644      	mov	r4, r8
 8004ed8:	fb04 f303 	mul.w	r3, r4, r3
 8004edc:	441a      	add	r2, r3
 8004ede:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8004ee2:	4644      	mov	r4, r8
 8004ee4:	fba3 4304 	umull	r4, r3, r3, r4
 8004ee8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004eec:	4623      	mov	r3, r4
 8004eee:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8004ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004ef6:	18d3      	adds	r3, r2, r3
 8004ef8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004efc:	f04f 0200 	mov.w	r2, #0
 8004f00:	f04f 0300 	mov.w	r3, #0
 8004f04:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8004f08:	464c      	mov	r4, r9
 8004f0a:	0323      	lsls	r3, r4, #12
 8004f0c:	4644      	mov	r4, r8
 8004f0e:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8004f12:	4644      	mov	r4, r8
 8004f14:	0322      	lsls	r2, r4, #12
 8004f16:	1884      	adds	r4, r0, r2
 8004f18:	63bc      	str	r4, [r7, #56]	; 0x38
 8004f1a:	eb41 0303 	adc.w	r3, r1, r3
 8004f1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f20:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 8004f24:	e9c7 344c 	strd	r3, r4, [r7, #304]	; 0x130
	var1 = (((((int64_t) 1) << 47) + var1)) * ((int64_t) sBme280Device->ui16DigP1) >> 33;
 8004f28:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8004f2c:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8004f30:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8004f34:	f8c7 20a0 	str.w	r2, [r7, #160]	; 0xa0
 8004f38:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8004f3c:	8b1b      	ldrh	r3, [r3, #24]
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2200      	movs	r2, #0
 8004f42:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f46:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004f4a:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8004f4e:	462b      	mov	r3, r5
 8004f50:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8004f54:	4642      	mov	r2, r8
 8004f56:	fb02 f203 	mul.w	r2, r2, r3
 8004f5a:	464b      	mov	r3, r9
 8004f5c:	4621      	mov	r1, r4
 8004f5e:	fb01 f303 	mul.w	r3, r1, r3
 8004f62:	4413      	add	r3, r2
 8004f64:	4622      	mov	r2, r4
 8004f66:	4641      	mov	r1, r8
 8004f68:	fba2 1201 	umull	r1, r2, r2, r1
 8004f6c:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 8004f70:	460a      	mov	r2, r1
 8004f72:	f8c7 20f8 	str.w	r2, [r7, #248]	; 0xf8
 8004f76:	f8d7 20fc 	ldr.w	r2, [r7, #252]	; 0xfc
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8004f80:	f04f 0200 	mov.w	r2, #0
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8004f8c:	4629      	mov	r1, r5
 8004f8e:	104a      	asrs	r2, r1, #1
 8004f90:	4629      	mov	r1, r5
 8004f92:	17cb      	asrs	r3, r1, #31
 8004f94:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
	if (var1 == 0) { return 0; }
 8004f98:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	d107      	bne.n	8004fb0 <bme280ReadPressure+0x380>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	e171      	b.n	8005288 <bme280ReadPressure+0x658>
 8004fa4:	08009db0 	.word	0x08009db0
 8004fa8:	20000363 	.word	0x20000363
 8004fac:	2000036c 	.word	0x2000036c
	int64_t p_aux = 1048576 - adc_P;
 8004fb0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8004fb4:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8004fb8:	17da      	asrs	r2, r3, #31
 8004fba:	633b      	str	r3, [r7, #48]	; 0x30
 8004fbc:	637a      	str	r2, [r7, #52]	; 0x34
 8004fbe:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8004fc2:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	p_aux = (((p_aux << 31) - var2) * 3125) / var1;
 8004fc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004fca:	105b      	asrs	r3, r3, #1
 8004fcc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004fd0:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8004fd4:	07db      	lsls	r3, r3, #31
 8004fd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fda:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8004fde:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fe2:	4621      	mov	r1, r4
 8004fe4:	1a89      	subs	r1, r1, r2
 8004fe6:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8004fea:	4629      	mov	r1, r5
 8004fec:	eb61 0303 	sbc.w	r3, r1, r3
 8004ff0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004ff4:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	; 0x88
 8004ff8:	4622      	mov	r2, r4
 8004ffa:	462b      	mov	r3, r5
 8004ffc:	1891      	adds	r1, r2, r2
 8004ffe:	62b9      	str	r1, [r7, #40]	; 0x28
 8005000:	415b      	adcs	r3, r3
 8005002:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005004:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005008:	4621      	mov	r1, r4
 800500a:	1851      	adds	r1, r2, r1
 800500c:	6239      	str	r1, [r7, #32]
 800500e:	4629      	mov	r1, r5
 8005010:	414b      	adcs	r3, r1
 8005012:	627b      	str	r3, [r7, #36]	; 0x24
 8005014:	f04f 0200 	mov.w	r2, #0
 8005018:	f04f 0300 	mov.w	r3, #0
 800501c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005020:	4649      	mov	r1, r9
 8005022:	018b      	lsls	r3, r1, #6
 8005024:	4641      	mov	r1, r8
 8005026:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800502a:	4641      	mov	r1, r8
 800502c:	018a      	lsls	r2, r1, #6
 800502e:	4641      	mov	r1, r8
 8005030:	1889      	adds	r1, r1, r2
 8005032:	61b9      	str	r1, [r7, #24]
 8005034:	4649      	mov	r1, r9
 8005036:	eb43 0101 	adc.w	r1, r3, r1
 800503a:	61f9      	str	r1, [r7, #28]
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8005048:	4649      	mov	r1, r9
 800504a:	008b      	lsls	r3, r1, #2
 800504c:	4641      	mov	r1, r8
 800504e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005052:	4641      	mov	r1, r8
 8005054:	008a      	lsls	r2, r1, #2
 8005056:	4610      	mov	r0, r2
 8005058:	4619      	mov	r1, r3
 800505a:	4603      	mov	r3, r0
 800505c:	4622      	mov	r2, r4
 800505e:	189b      	adds	r3, r3, r2
 8005060:	613b      	str	r3, [r7, #16]
 8005062:	460b      	mov	r3, r1
 8005064:	462a      	mov	r2, r5
 8005066:	eb42 0303 	adc.w	r3, r2, r3
 800506a:	617b      	str	r3, [r7, #20]
 800506c:	f04f 0200 	mov.w	r2, #0
 8005070:	f04f 0300 	mov.w	r3, #0
 8005074:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8005078:	4649      	mov	r1, r9
 800507a:	008b      	lsls	r3, r1, #2
 800507c:	4641      	mov	r1, r8
 800507e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005082:	4641      	mov	r1, r8
 8005084:	008a      	lsls	r2, r1, #2
 8005086:	4610      	mov	r0, r2
 8005088:	4619      	mov	r1, r3
 800508a:	4603      	mov	r3, r0
 800508c:	4622      	mov	r2, r4
 800508e:	189b      	adds	r3, r3, r2
 8005090:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005094:	462b      	mov	r3, r5
 8005096:	460a      	mov	r2, r1
 8005098:	eb42 0303 	adc.w	r3, r2, r3
 800509c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80050a0:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 80050a4:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80050a8:	f7fb fe0e 	bl	8000cc8 <__aeabi_ldivmod>
 80050ac:	4602      	mov	r2, r0
 80050ae:	460b      	mov	r3, r1
 80050b0:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var1 = (((int64_t) sBme280Device->i16DigP9) * (p_aux >> 13) * (p_aux >> 13)) >> 25;
 80050b4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80050b8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80050bc:	b21b      	sxth	r3, r3
 80050be:	17da      	asrs	r2, r3, #31
 80050c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80050c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80050c4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80050c8:	f04f 0000 	mov.w	r0, #0
 80050cc:	f04f 0100 	mov.w	r1, #0
 80050d0:	0b50      	lsrs	r0, r2, #13
 80050d2:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80050d6:	1359      	asrs	r1, r3, #13
 80050d8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80050dc:	462b      	mov	r3, r5
 80050de:	fb00 f203 	mul.w	r2, r0, r3
 80050e2:	4623      	mov	r3, r4
 80050e4:	fb03 f301 	mul.w	r3, r3, r1
 80050e8:	4413      	add	r3, r2
 80050ea:	4622      	mov	r2, r4
 80050ec:	fba2 1200 	umull	r1, r2, r2, r0
 80050f0:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80050f4:	460a      	mov	r2, r1
 80050f6:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 80050fa:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80050fe:	4413      	add	r3, r2
 8005100:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8005104:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8005108:	f04f 0000 	mov.w	r0, #0
 800510c:	f04f 0100 	mov.w	r1, #0
 8005110:	0b50      	lsrs	r0, r2, #13
 8005112:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8005116:	1359      	asrs	r1, r3, #13
 8005118:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 800511c:	462b      	mov	r3, r5
 800511e:	fb00 f203 	mul.w	r2, r0, r3
 8005122:	4623      	mov	r3, r4
 8005124:	fb03 f301 	mul.w	r3, r3, r1
 8005128:	4413      	add	r3, r2
 800512a:	4622      	mov	r2, r4
 800512c:	fba2 1200 	umull	r1, r2, r2, r0
 8005130:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005134:	460a      	mov	r2, r1
 8005136:	f8c7 20e8 	str.w	r2, [r7, #232]	; 0xe8
 800513a:	f8d7 20ec 	ldr.w	r2, [r7, #236]	; 0xec
 800513e:	4413      	add	r3, r2
 8005140:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005144:	f04f 0200 	mov.w	r2, #0
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005150:	4621      	mov	r1, r4
 8005152:	0e4a      	lsrs	r2, r1, #25
 8005154:	4629      	mov	r1, r5
 8005156:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800515a:	4629      	mov	r1, r5
 800515c:	164b      	asrs	r3, r1, #25
 800515e:	e9c7 234c 	strd	r2, r3, [r7, #304]	; 0x130
	var2 = (((int64_t) sBme280Device->i16DigP8) * p_aux) >> 19;
 8005162:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005166:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800516a:	b21b      	sxth	r3, r3
 800516c:	17da      	asrs	r2, r3, #31
 800516e:	673b      	str	r3, [r7, #112]	; 0x70
 8005170:	677a      	str	r2, [r7, #116]	; 0x74
 8005172:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005176:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	; 0x70
 800517a:	462a      	mov	r2, r5
 800517c:	fb02 f203 	mul.w	r2, r2, r3
 8005180:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005184:	4621      	mov	r1, r4
 8005186:	fb01 f303 	mul.w	r3, r1, r3
 800518a:	441a      	add	r2, r3
 800518c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005190:	4621      	mov	r1, r4
 8005192:	fba3 1301 	umull	r1, r3, r3, r1
 8005196:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800519a:	460b      	mov	r3, r1
 800519c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80051a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051a4:	18d3      	adds	r3, r2, r3
 80051a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80051aa:	f04f 0200 	mov.w	r2, #0
 80051ae:	f04f 0300 	mov.w	r3, #0
 80051b2:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 80051b6:	4621      	mov	r1, r4
 80051b8:	0cca      	lsrs	r2, r1, #19
 80051ba:	4629      	mov	r1, r5
 80051bc:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80051c0:	4629      	mov	r1, r5
 80051c2:	14cb      	asrs	r3, r1, #19
 80051c4:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	p_aux = ((p_aux + var1 + var2) >> 8) + (((int64_t) sBme280Device->i16DigP7) << 4);
 80051c8:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 80051cc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 80051d0:	1884      	adds	r4, r0, r2
 80051d2:	66bc      	str	r4, [r7, #104]	; 0x68
 80051d4:	eb41 0303 	adc.w	r3, r1, r3
 80051d8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80051da:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 80051de:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 80051e2:	4621      	mov	r1, r4
 80051e4:	1889      	adds	r1, r1, r2
 80051e6:	6639      	str	r1, [r7, #96]	; 0x60
 80051e8:	4629      	mov	r1, r5
 80051ea:	eb43 0101 	adc.w	r1, r3, r1
 80051ee:	6679      	str	r1, [r7, #100]	; 0x64
 80051f0:	f04f 0000 	mov.w	r0, #0
 80051f4:	f04f 0100 	mov.w	r1, #0
 80051f8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80051fc:	4623      	mov	r3, r4
 80051fe:	0a18      	lsrs	r0, r3, #8
 8005200:	462b      	mov	r3, r5
 8005202:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8005206:	462b      	mov	r3, r5
 8005208:	1219      	asrs	r1, r3, #8
 800520a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800520e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005212:	b21b      	sxth	r3, r3
 8005214:	17da      	asrs	r2, r3, #31
 8005216:	65bb      	str	r3, [r7, #88]	; 0x58
 8005218:	65fa      	str	r2, [r7, #92]	; 0x5c
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	f04f 0300 	mov.w	r3, #0
 8005222:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8005226:	464c      	mov	r4, r9
 8005228:	0123      	lsls	r3, r4, #4
 800522a:	4644      	mov	r4, r8
 800522c:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8005230:	4644      	mov	r4, r8
 8005232:	0122      	lsls	r2, r4, #4
 8005234:	1884      	adds	r4, r0, r2
 8005236:	60bc      	str	r4, [r7, #8]
 8005238:	eb41 0303 	adc.w	r3, r1, r3
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005242:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	pressure_Pa = p_aux / 256;
 8005246:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800524a:	2b00      	cmp	r3, #0
 800524c:	da07      	bge.n	800525e <bme280ReadPressure+0x62e>
 800524e:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 8005252:	6039      	str	r1, [r7, #0]
 8005254:	f143 0300 	adc.w	r3, r3, #0
 8005258:	607b      	str	r3, [r7, #4]
 800525a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800525e:	f04f 0000 	mov.w	r0, #0
 8005262:	f04f 0100 	mov.w	r1, #0
 8005266:	0a10      	lsrs	r0, r2, #8
 8005268:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800526c:	1219      	asrs	r1, r3, #8
 800526e:	4602      	mov	r2, r0
 8005270:	460b      	mov	r3, r1
 8005272:	4613      	mov	r3, r2
 8005274:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	sBme280Device->ui32Pressure = pressure_Pa;
 8005278:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800527c:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8005280:	63da      	str	r2, [r3, #60]	; 0x3c

	return sBme280Device->ui32Pressure;
 8005282:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8005288:	4618      	mov	r0, r3
 800528a:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 800528e:	46bd      	mov	sp, r7
 8005290:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005294 <bme280ReadHumidity>:

/**
 * Returns humidity in %RH
 */
uint32_t bme280ReadHumidity(SPI_HandleTypeDef *hspi, Bme280DeviceData *sBme280Device)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b088      	sub	sp, #32
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
	uint32_t humidity_RH_x_10 = 0;
 800529e:	2300      	movs	r3, #0
 80052a0:	61fb      	str	r3, [r7, #28]
	int8_t humidityDataQtyBytes = 2;
 80052a2:	2302      	movs	r3, #2
 80052a4:	76fb      	strb	r3, [r7, #27]
	uint8_t dataBytes[2] = {0, 0};
 80052a6:	2300      	movs	r3, #0
 80052a8:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_RESET);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	6858      	ldr	r0, [r3, #4]
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	891b      	ldrh	r3, [r3, #8]
 80052b2:	2200      	movs	r2, #0
 80052b4:	4619      	mov	r1, r3
 80052b6:	f7fc fe4b 	bl	8001f50 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, &sBme280Reg.ui8Hum, sizeof(sBme280Reg.ui8Hum), ui32TimeoutSpi);
 80052ba:	2364      	movs	r3, #100	; 0x64
 80052bc:	2201      	movs	r2, #1
 80052be:	4945      	ldr	r1, [pc, #276]	; (80053d4 <bme280ReadHumidity+0x140>)
 80052c0:	6878      	ldr	r0, [r7, #4]
 80052c2:	f7fd fc4a 	bl	8002b5a <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, dataBytes, humidityDataQtyBytes, ui32TimeoutSpi);
 80052c6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80052ca:	b29a      	uxth	r2, r3
 80052cc:	2364      	movs	r3, #100	; 0x64
 80052ce:	f107 010c 	add.w	r1, r7, #12
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fd fd7d 	bl	8002dd2 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(sBme280Device->sSpiChipSelectPort, sBme280Device->ui16SpiChipSelectPin, GPIO_PIN_SET);
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	6858      	ldr	r0, [r3, #4]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	891b      	ldrh	r3, [r3, #8]
 80052e0:	2201      	movs	r2, #1
 80052e2:	4619      	mov	r1, r3
 80052e4:	f7fc fe34 	bl	8001f50 <HAL_GPIO_WritePin>
	sBme280Device->ui8HumMsb = dataBytes[0];
 80052e8:	7b3a      	ldrb	r2, [r7, #12]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	741a      	strb	r2, [r3, #16]
	sBme280Device->ui8HumLsb = dataBytes[1];
 80052ee:	7b7a      	ldrb	r2, [r7, #13]
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	745a      	strb	r2, [r3, #17]

	int32_t adc_H = (sBme280Device->ui8HumMsb << 8) | sBme280Device->ui8HumLsb;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	7c1b      	ldrb	r3, [r3, #16]
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	7c52      	ldrb	r2, [r2, #17]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
	bme280ReadTemperature(hspi, sBme280Device);
 8005302:	6839      	ldr	r1, [r7, #0]
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7ff fc0f 	bl	8004b28 <bme280ReadTemperature>
	int32_t v_x1_u32r = (i32FineTemperature - ((int32_t) 76800));
 800530a:	4b33      	ldr	r3, [pc, #204]	; (80053d8 <bme280ReadHumidity+0x144>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8005312:	613b      	str	r3, [r7, #16]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t) sBme280Device->i16DigH4) << 20) - (((int32_t) sBme280Device->i16DigH5) * v_x1_u32r)) +
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	039a      	lsls	r2, r3, #14
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800531e:	051b      	lsls	r3, r3, #20
 8005320:	1ad2      	subs	r2, r2, r3
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8005328:	4619      	mov	r1, r3
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	fb01 f303 	mul.w	r3, r1, r3
 8005330:	1ad3      	subs	r3, r2, r3
 8005332:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
			((int32_t) 16384)) >> 15) * (((((((v_x1_u32r * ((int32_t) sBme280Device->i8DigH6)) >> 10) *
 8005336:	13db      	asrs	r3, r3, #15
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	f992 2034 	ldrsb.w	r2, [r2, #52]	; 0x34
 800533e:	4611      	mov	r1, r2
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	fb01 f202 	mul.w	r2, r1, r2
 8005346:	1292      	asrs	r2, r2, #10
			(((v_x1_u32r * ((int32_t) sBme280Device->ui8DigH3)) >> 11) + ((int32_t) 32768))) >> 10) + ((int32_t) 2097152)) *
 8005348:	6839      	ldr	r1, [r7, #0]
 800534a:	f891 102e 	ldrb.w	r1, [r1, #46]	; 0x2e
 800534e:	4608      	mov	r0, r1
 8005350:	6939      	ldr	r1, [r7, #16]
 8005352:	fb00 f101 	mul.w	r1, r0, r1
 8005356:	12c9      	asrs	r1, r1, #11
 8005358:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
			((int32_t) 16384)) >> 15) * (((((((v_x1_u32r * ((int32_t) sBme280Device->i8DigH6)) >> 10) *
 800535c:	fb01 f202 	mul.w	r2, r1, r2
			(((v_x1_u32r * ((int32_t) sBme280Device->ui8DigH3)) >> 11) + ((int32_t) 32768))) >> 10) + ((int32_t) 2097152)) *
 8005360:	1292      	asrs	r2, r2, #10
 8005362:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
			((int32_t) sBme280Device->i16DigH2) + 8192) >> 14));
 8005366:	6839      	ldr	r1, [r7, #0]
 8005368:	f9b1 102c 	ldrsh.w	r1, [r1, #44]	; 0x2c
			(((v_x1_u32r * ((int32_t) sBme280Device->ui8DigH3)) >> 11) + ((int32_t) 32768))) >> 10) + ((int32_t) 2097152)) *
 800536c:	fb01 f202 	mul.w	r2, r1, r2
			((int32_t) sBme280Device->i16DigH2) + 8192) >> 14));
 8005370:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8005374:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t) sBme280Device->i16DigH4) << 20) - (((int32_t) sBme280Device->i16DigH5) * v_x1_u32r)) +
 8005376:	fb02 f303 	mul.w	r3, r2, r3
 800537a:	613b      	str	r3, [r7, #16]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t) sBme280Device->ui8DigH1)) >> 4));
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	13db      	asrs	r3, r3, #15
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	13d2      	asrs	r2, r2, #15
 8005384:	fb02 f303 	mul.w	r3, r2, r3
 8005388:	11db      	asrs	r3, r3, #7
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
 8005390:	fb02 f303 	mul.w	r3, r2, r3
 8005394:	111b      	asrs	r3, r3, #4
 8005396:	693a      	ldr	r2, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	613b      	str	r3, [r7, #16]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80053a2:	613b      	str	r3, [r7, #16]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 80053aa:	bfa8      	it	ge
 80053ac:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 80053b0:	613b      	str	r3, [r7, #16]
	humidity_RH_x_10 = (((uint32_t) (v_x1_u32r >> 12)) / 102);
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	131b      	asrs	r3, r3, #12
 80053b6:	461a      	mov	r2, r3
 80053b8:	4b08      	ldr	r3, [pc, #32]	; (80053dc <bme280ReadHumidity+0x148>)
 80053ba:	fba3 2302 	umull	r2, r3, r3, r2
 80053be:	099b      	lsrs	r3, r3, #6
 80053c0:	61fb      	str	r3, [r7, #28]
	sBme280Device->ui32Humidity = humidity_RH_x_10;
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	69fa      	ldr	r2, [r7, #28]
 80053c6:	641a      	str	r2, [r3, #64]	; 0x40

	return sBme280Device->ui32Humidity;
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3720      	adds	r7, #32
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	20000365 	.word	0x20000365
 80053d8:	2000036c 	.word	0x2000036c
 80053dc:	a0a0a0a1 	.word	0xa0a0a0a1

080053e0 <__errno>:
 80053e0:	4b01      	ldr	r3, [pc, #4]	; (80053e8 <__errno+0x8>)
 80053e2:	6818      	ldr	r0, [r3, #0]
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	2000000c 	.word	0x2000000c

080053ec <__libc_init_array>:
 80053ec:	b570      	push	{r4, r5, r6, lr}
 80053ee:	4d0d      	ldr	r5, [pc, #52]	; (8005424 <__libc_init_array+0x38>)
 80053f0:	4c0d      	ldr	r4, [pc, #52]	; (8005428 <__libc_init_array+0x3c>)
 80053f2:	1b64      	subs	r4, r4, r5
 80053f4:	10a4      	asrs	r4, r4, #2
 80053f6:	2600      	movs	r6, #0
 80053f8:	42a6      	cmp	r6, r4
 80053fa:	d109      	bne.n	8005410 <__libc_init_array+0x24>
 80053fc:	4d0b      	ldr	r5, [pc, #44]	; (800542c <__libc_init_array+0x40>)
 80053fe:	4c0c      	ldr	r4, [pc, #48]	; (8005430 <__libc_init_array+0x44>)
 8005400:	f004 fc92 	bl	8009d28 <_init>
 8005404:	1b64      	subs	r4, r4, r5
 8005406:	10a4      	asrs	r4, r4, #2
 8005408:	2600      	movs	r6, #0
 800540a:	42a6      	cmp	r6, r4
 800540c:	d105      	bne.n	800541a <__libc_init_array+0x2e>
 800540e:	bd70      	pop	{r4, r5, r6, pc}
 8005410:	f855 3b04 	ldr.w	r3, [r5], #4
 8005414:	4798      	blx	r3
 8005416:	3601      	adds	r6, #1
 8005418:	e7ee      	b.n	80053f8 <__libc_init_array+0xc>
 800541a:	f855 3b04 	ldr.w	r3, [r5], #4
 800541e:	4798      	blx	r3
 8005420:	3601      	adds	r6, #1
 8005422:	e7f2      	b.n	800540a <__libc_init_array+0x1e>
 8005424:	0800a27c 	.word	0x0800a27c
 8005428:	0800a27c 	.word	0x0800a27c
 800542c:	0800a27c 	.word	0x0800a27c
 8005430:	0800a280 	.word	0x0800a280

08005434 <memset>:
 8005434:	4402      	add	r2, r0
 8005436:	4603      	mov	r3, r0
 8005438:	4293      	cmp	r3, r2
 800543a:	d100      	bne.n	800543e <memset+0xa>
 800543c:	4770      	bx	lr
 800543e:	f803 1b01 	strb.w	r1, [r3], #1
 8005442:	e7f9      	b.n	8005438 <memset+0x4>

08005444 <__cvt>:
 8005444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005448:	ec55 4b10 	vmov	r4, r5, d0
 800544c:	2d00      	cmp	r5, #0
 800544e:	460e      	mov	r6, r1
 8005450:	4619      	mov	r1, r3
 8005452:	462b      	mov	r3, r5
 8005454:	bfbb      	ittet	lt
 8005456:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800545a:	461d      	movlt	r5, r3
 800545c:	2300      	movge	r3, #0
 800545e:	232d      	movlt	r3, #45	; 0x2d
 8005460:	700b      	strb	r3, [r1, #0]
 8005462:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005464:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005468:	4691      	mov	r9, r2
 800546a:	f023 0820 	bic.w	r8, r3, #32
 800546e:	bfbc      	itt	lt
 8005470:	4622      	movlt	r2, r4
 8005472:	4614      	movlt	r4, r2
 8005474:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005478:	d005      	beq.n	8005486 <__cvt+0x42>
 800547a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800547e:	d100      	bne.n	8005482 <__cvt+0x3e>
 8005480:	3601      	adds	r6, #1
 8005482:	2102      	movs	r1, #2
 8005484:	e000      	b.n	8005488 <__cvt+0x44>
 8005486:	2103      	movs	r1, #3
 8005488:	ab03      	add	r3, sp, #12
 800548a:	9301      	str	r3, [sp, #4]
 800548c:	ab02      	add	r3, sp, #8
 800548e:	9300      	str	r3, [sp, #0]
 8005490:	ec45 4b10 	vmov	d0, r4, r5
 8005494:	4653      	mov	r3, sl
 8005496:	4632      	mov	r2, r6
 8005498:	f001 fdae 	bl	8006ff8 <_dtoa_r>
 800549c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80054a0:	4607      	mov	r7, r0
 80054a2:	d102      	bne.n	80054aa <__cvt+0x66>
 80054a4:	f019 0f01 	tst.w	r9, #1
 80054a8:	d022      	beq.n	80054f0 <__cvt+0xac>
 80054aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80054ae:	eb07 0906 	add.w	r9, r7, r6
 80054b2:	d110      	bne.n	80054d6 <__cvt+0x92>
 80054b4:	783b      	ldrb	r3, [r7, #0]
 80054b6:	2b30      	cmp	r3, #48	; 0x30
 80054b8:	d10a      	bne.n	80054d0 <__cvt+0x8c>
 80054ba:	2200      	movs	r2, #0
 80054bc:	2300      	movs	r3, #0
 80054be:	4620      	mov	r0, r4
 80054c0:	4629      	mov	r1, r5
 80054c2:	f7fb fb21 	bl	8000b08 <__aeabi_dcmpeq>
 80054c6:	b918      	cbnz	r0, 80054d0 <__cvt+0x8c>
 80054c8:	f1c6 0601 	rsb	r6, r6, #1
 80054cc:	f8ca 6000 	str.w	r6, [sl]
 80054d0:	f8da 3000 	ldr.w	r3, [sl]
 80054d4:	4499      	add	r9, r3
 80054d6:	2200      	movs	r2, #0
 80054d8:	2300      	movs	r3, #0
 80054da:	4620      	mov	r0, r4
 80054dc:	4629      	mov	r1, r5
 80054de:	f7fb fb13 	bl	8000b08 <__aeabi_dcmpeq>
 80054e2:	b108      	cbz	r0, 80054e8 <__cvt+0xa4>
 80054e4:	f8cd 900c 	str.w	r9, [sp, #12]
 80054e8:	2230      	movs	r2, #48	; 0x30
 80054ea:	9b03      	ldr	r3, [sp, #12]
 80054ec:	454b      	cmp	r3, r9
 80054ee:	d307      	bcc.n	8005500 <__cvt+0xbc>
 80054f0:	9b03      	ldr	r3, [sp, #12]
 80054f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80054f4:	1bdb      	subs	r3, r3, r7
 80054f6:	4638      	mov	r0, r7
 80054f8:	6013      	str	r3, [r2, #0]
 80054fa:	b004      	add	sp, #16
 80054fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005500:	1c59      	adds	r1, r3, #1
 8005502:	9103      	str	r1, [sp, #12]
 8005504:	701a      	strb	r2, [r3, #0]
 8005506:	e7f0      	b.n	80054ea <__cvt+0xa6>

08005508 <__exponent>:
 8005508:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800550a:	4603      	mov	r3, r0
 800550c:	2900      	cmp	r1, #0
 800550e:	bfb8      	it	lt
 8005510:	4249      	neglt	r1, r1
 8005512:	f803 2b02 	strb.w	r2, [r3], #2
 8005516:	bfb4      	ite	lt
 8005518:	222d      	movlt	r2, #45	; 0x2d
 800551a:	222b      	movge	r2, #43	; 0x2b
 800551c:	2909      	cmp	r1, #9
 800551e:	7042      	strb	r2, [r0, #1]
 8005520:	dd2a      	ble.n	8005578 <__exponent+0x70>
 8005522:	f10d 0407 	add.w	r4, sp, #7
 8005526:	46a4      	mov	ip, r4
 8005528:	270a      	movs	r7, #10
 800552a:	46a6      	mov	lr, r4
 800552c:	460a      	mov	r2, r1
 800552e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005532:	fb07 1516 	mls	r5, r7, r6, r1
 8005536:	3530      	adds	r5, #48	; 0x30
 8005538:	2a63      	cmp	r2, #99	; 0x63
 800553a:	f104 34ff 	add.w	r4, r4, #4294967295
 800553e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005542:	4631      	mov	r1, r6
 8005544:	dcf1      	bgt.n	800552a <__exponent+0x22>
 8005546:	3130      	adds	r1, #48	; 0x30
 8005548:	f1ae 0502 	sub.w	r5, lr, #2
 800554c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005550:	1c44      	adds	r4, r0, #1
 8005552:	4629      	mov	r1, r5
 8005554:	4561      	cmp	r1, ip
 8005556:	d30a      	bcc.n	800556e <__exponent+0x66>
 8005558:	f10d 0209 	add.w	r2, sp, #9
 800555c:	eba2 020e 	sub.w	r2, r2, lr
 8005560:	4565      	cmp	r5, ip
 8005562:	bf88      	it	hi
 8005564:	2200      	movhi	r2, #0
 8005566:	4413      	add	r3, r2
 8005568:	1a18      	subs	r0, r3, r0
 800556a:	b003      	add	sp, #12
 800556c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800556e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005572:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005576:	e7ed      	b.n	8005554 <__exponent+0x4c>
 8005578:	2330      	movs	r3, #48	; 0x30
 800557a:	3130      	adds	r1, #48	; 0x30
 800557c:	7083      	strb	r3, [r0, #2]
 800557e:	70c1      	strb	r1, [r0, #3]
 8005580:	1d03      	adds	r3, r0, #4
 8005582:	e7f1      	b.n	8005568 <__exponent+0x60>

08005584 <_printf_float>:
 8005584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005588:	ed2d 8b02 	vpush	{d8}
 800558c:	b08d      	sub	sp, #52	; 0x34
 800558e:	460c      	mov	r4, r1
 8005590:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005594:	4616      	mov	r6, r2
 8005596:	461f      	mov	r7, r3
 8005598:	4605      	mov	r5, r0
 800559a:	f002 fe8b 	bl	80082b4 <_localeconv_r>
 800559e:	f8d0 a000 	ldr.w	sl, [r0]
 80055a2:	4650      	mov	r0, sl
 80055a4:	f7fa fe34 	bl	8000210 <strlen>
 80055a8:	2300      	movs	r3, #0
 80055aa:	930a      	str	r3, [sp, #40]	; 0x28
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	9305      	str	r3, [sp, #20]
 80055b0:	f8d8 3000 	ldr.w	r3, [r8]
 80055b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80055b8:	3307      	adds	r3, #7
 80055ba:	f023 0307 	bic.w	r3, r3, #7
 80055be:	f103 0208 	add.w	r2, r3, #8
 80055c2:	f8c8 2000 	str.w	r2, [r8]
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80055ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80055d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80055d6:	9307      	str	r3, [sp, #28]
 80055d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80055dc:	ee08 0a10 	vmov	s16, r0
 80055e0:	4b9f      	ldr	r3, [pc, #636]	; (8005860 <_printf_float+0x2dc>)
 80055e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055e6:	f04f 32ff 	mov.w	r2, #4294967295
 80055ea:	f7fb fabf 	bl	8000b6c <__aeabi_dcmpun>
 80055ee:	bb88      	cbnz	r0, 8005654 <_printf_float+0xd0>
 80055f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055f4:	4b9a      	ldr	r3, [pc, #616]	; (8005860 <_printf_float+0x2dc>)
 80055f6:	f04f 32ff 	mov.w	r2, #4294967295
 80055fa:	f7fb fa99 	bl	8000b30 <__aeabi_dcmple>
 80055fe:	bb48      	cbnz	r0, 8005654 <_printf_float+0xd0>
 8005600:	2200      	movs	r2, #0
 8005602:	2300      	movs	r3, #0
 8005604:	4640      	mov	r0, r8
 8005606:	4649      	mov	r1, r9
 8005608:	f7fb fa88 	bl	8000b1c <__aeabi_dcmplt>
 800560c:	b110      	cbz	r0, 8005614 <_printf_float+0x90>
 800560e:	232d      	movs	r3, #45	; 0x2d
 8005610:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005614:	4b93      	ldr	r3, [pc, #588]	; (8005864 <_printf_float+0x2e0>)
 8005616:	4894      	ldr	r0, [pc, #592]	; (8005868 <_printf_float+0x2e4>)
 8005618:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800561c:	bf94      	ite	ls
 800561e:	4698      	movls	r8, r3
 8005620:	4680      	movhi	r8, r0
 8005622:	2303      	movs	r3, #3
 8005624:	6123      	str	r3, [r4, #16]
 8005626:	9b05      	ldr	r3, [sp, #20]
 8005628:	f023 0204 	bic.w	r2, r3, #4
 800562c:	6022      	str	r2, [r4, #0]
 800562e:	f04f 0900 	mov.w	r9, #0
 8005632:	9700      	str	r7, [sp, #0]
 8005634:	4633      	mov	r3, r6
 8005636:	aa0b      	add	r2, sp, #44	; 0x2c
 8005638:	4621      	mov	r1, r4
 800563a:	4628      	mov	r0, r5
 800563c:	f000 f9d8 	bl	80059f0 <_printf_common>
 8005640:	3001      	adds	r0, #1
 8005642:	f040 8090 	bne.w	8005766 <_printf_float+0x1e2>
 8005646:	f04f 30ff 	mov.w	r0, #4294967295
 800564a:	b00d      	add	sp, #52	; 0x34
 800564c:	ecbd 8b02 	vpop	{d8}
 8005650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005654:	4642      	mov	r2, r8
 8005656:	464b      	mov	r3, r9
 8005658:	4640      	mov	r0, r8
 800565a:	4649      	mov	r1, r9
 800565c:	f7fb fa86 	bl	8000b6c <__aeabi_dcmpun>
 8005660:	b140      	cbz	r0, 8005674 <_printf_float+0xf0>
 8005662:	464b      	mov	r3, r9
 8005664:	2b00      	cmp	r3, #0
 8005666:	bfbc      	itt	lt
 8005668:	232d      	movlt	r3, #45	; 0x2d
 800566a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800566e:	487f      	ldr	r0, [pc, #508]	; (800586c <_printf_float+0x2e8>)
 8005670:	4b7f      	ldr	r3, [pc, #508]	; (8005870 <_printf_float+0x2ec>)
 8005672:	e7d1      	b.n	8005618 <_printf_float+0x94>
 8005674:	6863      	ldr	r3, [r4, #4]
 8005676:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800567a:	9206      	str	r2, [sp, #24]
 800567c:	1c5a      	adds	r2, r3, #1
 800567e:	d13f      	bne.n	8005700 <_printf_float+0x17c>
 8005680:	2306      	movs	r3, #6
 8005682:	6063      	str	r3, [r4, #4]
 8005684:	9b05      	ldr	r3, [sp, #20]
 8005686:	6861      	ldr	r1, [r4, #4]
 8005688:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800568c:	2300      	movs	r3, #0
 800568e:	9303      	str	r3, [sp, #12]
 8005690:	ab0a      	add	r3, sp, #40	; 0x28
 8005692:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005696:	ab09      	add	r3, sp, #36	; 0x24
 8005698:	ec49 8b10 	vmov	d0, r8, r9
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	6022      	str	r2, [r4, #0]
 80056a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056a4:	4628      	mov	r0, r5
 80056a6:	f7ff fecd 	bl	8005444 <__cvt>
 80056aa:	9b06      	ldr	r3, [sp, #24]
 80056ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80056ae:	2b47      	cmp	r3, #71	; 0x47
 80056b0:	4680      	mov	r8, r0
 80056b2:	d108      	bne.n	80056c6 <_printf_float+0x142>
 80056b4:	1cc8      	adds	r0, r1, #3
 80056b6:	db02      	blt.n	80056be <_printf_float+0x13a>
 80056b8:	6863      	ldr	r3, [r4, #4]
 80056ba:	4299      	cmp	r1, r3
 80056bc:	dd41      	ble.n	8005742 <_printf_float+0x1be>
 80056be:	f1ab 0b02 	sub.w	fp, fp, #2
 80056c2:	fa5f fb8b 	uxtb.w	fp, fp
 80056c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80056ca:	d820      	bhi.n	800570e <_printf_float+0x18a>
 80056cc:	3901      	subs	r1, #1
 80056ce:	465a      	mov	r2, fp
 80056d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80056d4:	9109      	str	r1, [sp, #36]	; 0x24
 80056d6:	f7ff ff17 	bl	8005508 <__exponent>
 80056da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056dc:	1813      	adds	r3, r2, r0
 80056de:	2a01      	cmp	r2, #1
 80056e0:	4681      	mov	r9, r0
 80056e2:	6123      	str	r3, [r4, #16]
 80056e4:	dc02      	bgt.n	80056ec <_printf_float+0x168>
 80056e6:	6822      	ldr	r2, [r4, #0]
 80056e8:	07d2      	lsls	r2, r2, #31
 80056ea:	d501      	bpl.n	80056f0 <_printf_float+0x16c>
 80056ec:	3301      	adds	r3, #1
 80056ee:	6123      	str	r3, [r4, #16]
 80056f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d09c      	beq.n	8005632 <_printf_float+0xae>
 80056f8:	232d      	movs	r3, #45	; 0x2d
 80056fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80056fe:	e798      	b.n	8005632 <_printf_float+0xae>
 8005700:	9a06      	ldr	r2, [sp, #24]
 8005702:	2a47      	cmp	r2, #71	; 0x47
 8005704:	d1be      	bne.n	8005684 <_printf_float+0x100>
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1bc      	bne.n	8005684 <_printf_float+0x100>
 800570a:	2301      	movs	r3, #1
 800570c:	e7b9      	b.n	8005682 <_printf_float+0xfe>
 800570e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005712:	d118      	bne.n	8005746 <_printf_float+0x1c2>
 8005714:	2900      	cmp	r1, #0
 8005716:	6863      	ldr	r3, [r4, #4]
 8005718:	dd0b      	ble.n	8005732 <_printf_float+0x1ae>
 800571a:	6121      	str	r1, [r4, #16]
 800571c:	b913      	cbnz	r3, 8005724 <_printf_float+0x1a0>
 800571e:	6822      	ldr	r2, [r4, #0]
 8005720:	07d0      	lsls	r0, r2, #31
 8005722:	d502      	bpl.n	800572a <_printf_float+0x1a6>
 8005724:	3301      	adds	r3, #1
 8005726:	440b      	add	r3, r1
 8005728:	6123      	str	r3, [r4, #16]
 800572a:	65a1      	str	r1, [r4, #88]	; 0x58
 800572c:	f04f 0900 	mov.w	r9, #0
 8005730:	e7de      	b.n	80056f0 <_printf_float+0x16c>
 8005732:	b913      	cbnz	r3, 800573a <_printf_float+0x1b6>
 8005734:	6822      	ldr	r2, [r4, #0]
 8005736:	07d2      	lsls	r2, r2, #31
 8005738:	d501      	bpl.n	800573e <_printf_float+0x1ba>
 800573a:	3302      	adds	r3, #2
 800573c:	e7f4      	b.n	8005728 <_printf_float+0x1a4>
 800573e:	2301      	movs	r3, #1
 8005740:	e7f2      	b.n	8005728 <_printf_float+0x1a4>
 8005742:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005746:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005748:	4299      	cmp	r1, r3
 800574a:	db05      	blt.n	8005758 <_printf_float+0x1d4>
 800574c:	6823      	ldr	r3, [r4, #0]
 800574e:	6121      	str	r1, [r4, #16]
 8005750:	07d8      	lsls	r0, r3, #31
 8005752:	d5ea      	bpl.n	800572a <_printf_float+0x1a6>
 8005754:	1c4b      	adds	r3, r1, #1
 8005756:	e7e7      	b.n	8005728 <_printf_float+0x1a4>
 8005758:	2900      	cmp	r1, #0
 800575a:	bfd4      	ite	le
 800575c:	f1c1 0202 	rsble	r2, r1, #2
 8005760:	2201      	movgt	r2, #1
 8005762:	4413      	add	r3, r2
 8005764:	e7e0      	b.n	8005728 <_printf_float+0x1a4>
 8005766:	6823      	ldr	r3, [r4, #0]
 8005768:	055a      	lsls	r2, r3, #21
 800576a:	d407      	bmi.n	800577c <_printf_float+0x1f8>
 800576c:	6923      	ldr	r3, [r4, #16]
 800576e:	4642      	mov	r2, r8
 8005770:	4631      	mov	r1, r6
 8005772:	4628      	mov	r0, r5
 8005774:	47b8      	blx	r7
 8005776:	3001      	adds	r0, #1
 8005778:	d12c      	bne.n	80057d4 <_printf_float+0x250>
 800577a:	e764      	b.n	8005646 <_printf_float+0xc2>
 800577c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005780:	f240 80e0 	bls.w	8005944 <_printf_float+0x3c0>
 8005784:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005788:	2200      	movs	r2, #0
 800578a:	2300      	movs	r3, #0
 800578c:	f7fb f9bc 	bl	8000b08 <__aeabi_dcmpeq>
 8005790:	2800      	cmp	r0, #0
 8005792:	d034      	beq.n	80057fe <_printf_float+0x27a>
 8005794:	4a37      	ldr	r2, [pc, #220]	; (8005874 <_printf_float+0x2f0>)
 8005796:	2301      	movs	r3, #1
 8005798:	4631      	mov	r1, r6
 800579a:	4628      	mov	r0, r5
 800579c:	47b8      	blx	r7
 800579e:	3001      	adds	r0, #1
 80057a0:	f43f af51 	beq.w	8005646 <_printf_float+0xc2>
 80057a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80057a8:	429a      	cmp	r2, r3
 80057aa:	db02      	blt.n	80057b2 <_printf_float+0x22e>
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	07d8      	lsls	r0, r3, #31
 80057b0:	d510      	bpl.n	80057d4 <_printf_float+0x250>
 80057b2:	ee18 3a10 	vmov	r3, s16
 80057b6:	4652      	mov	r2, sl
 80057b8:	4631      	mov	r1, r6
 80057ba:	4628      	mov	r0, r5
 80057bc:	47b8      	blx	r7
 80057be:	3001      	adds	r0, #1
 80057c0:	f43f af41 	beq.w	8005646 <_printf_float+0xc2>
 80057c4:	f04f 0800 	mov.w	r8, #0
 80057c8:	f104 091a 	add.w	r9, r4, #26
 80057cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ce:	3b01      	subs	r3, #1
 80057d0:	4543      	cmp	r3, r8
 80057d2:	dc09      	bgt.n	80057e8 <_printf_float+0x264>
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	079b      	lsls	r3, r3, #30
 80057d8:	f100 8105 	bmi.w	80059e6 <_printf_float+0x462>
 80057dc:	68e0      	ldr	r0, [r4, #12]
 80057de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057e0:	4298      	cmp	r0, r3
 80057e2:	bfb8      	it	lt
 80057e4:	4618      	movlt	r0, r3
 80057e6:	e730      	b.n	800564a <_printf_float+0xc6>
 80057e8:	2301      	movs	r3, #1
 80057ea:	464a      	mov	r2, r9
 80057ec:	4631      	mov	r1, r6
 80057ee:	4628      	mov	r0, r5
 80057f0:	47b8      	blx	r7
 80057f2:	3001      	adds	r0, #1
 80057f4:	f43f af27 	beq.w	8005646 <_printf_float+0xc2>
 80057f8:	f108 0801 	add.w	r8, r8, #1
 80057fc:	e7e6      	b.n	80057cc <_printf_float+0x248>
 80057fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005800:	2b00      	cmp	r3, #0
 8005802:	dc39      	bgt.n	8005878 <_printf_float+0x2f4>
 8005804:	4a1b      	ldr	r2, [pc, #108]	; (8005874 <_printf_float+0x2f0>)
 8005806:	2301      	movs	r3, #1
 8005808:	4631      	mov	r1, r6
 800580a:	4628      	mov	r0, r5
 800580c:	47b8      	blx	r7
 800580e:	3001      	adds	r0, #1
 8005810:	f43f af19 	beq.w	8005646 <_printf_float+0xc2>
 8005814:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005818:	4313      	orrs	r3, r2
 800581a:	d102      	bne.n	8005822 <_printf_float+0x29e>
 800581c:	6823      	ldr	r3, [r4, #0]
 800581e:	07d9      	lsls	r1, r3, #31
 8005820:	d5d8      	bpl.n	80057d4 <_printf_float+0x250>
 8005822:	ee18 3a10 	vmov	r3, s16
 8005826:	4652      	mov	r2, sl
 8005828:	4631      	mov	r1, r6
 800582a:	4628      	mov	r0, r5
 800582c:	47b8      	blx	r7
 800582e:	3001      	adds	r0, #1
 8005830:	f43f af09 	beq.w	8005646 <_printf_float+0xc2>
 8005834:	f04f 0900 	mov.w	r9, #0
 8005838:	f104 0a1a 	add.w	sl, r4, #26
 800583c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583e:	425b      	negs	r3, r3
 8005840:	454b      	cmp	r3, r9
 8005842:	dc01      	bgt.n	8005848 <_printf_float+0x2c4>
 8005844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005846:	e792      	b.n	800576e <_printf_float+0x1ea>
 8005848:	2301      	movs	r3, #1
 800584a:	4652      	mov	r2, sl
 800584c:	4631      	mov	r1, r6
 800584e:	4628      	mov	r0, r5
 8005850:	47b8      	blx	r7
 8005852:	3001      	adds	r0, #1
 8005854:	f43f aef7 	beq.w	8005646 <_printf_float+0xc2>
 8005858:	f109 0901 	add.w	r9, r9, #1
 800585c:	e7ee      	b.n	800583c <_printf_float+0x2b8>
 800585e:	bf00      	nop
 8005860:	7fefffff 	.word	0x7fefffff
 8005864:	08009dd0 	.word	0x08009dd0
 8005868:	08009dd4 	.word	0x08009dd4
 800586c:	08009ddc 	.word	0x08009ddc
 8005870:	08009dd8 	.word	0x08009dd8
 8005874:	08009de0 	.word	0x08009de0
 8005878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800587a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800587c:	429a      	cmp	r2, r3
 800587e:	bfa8      	it	ge
 8005880:	461a      	movge	r2, r3
 8005882:	2a00      	cmp	r2, #0
 8005884:	4691      	mov	r9, r2
 8005886:	dc37      	bgt.n	80058f8 <_printf_float+0x374>
 8005888:	f04f 0b00 	mov.w	fp, #0
 800588c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005890:	f104 021a 	add.w	r2, r4, #26
 8005894:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005896:	9305      	str	r3, [sp, #20]
 8005898:	eba3 0309 	sub.w	r3, r3, r9
 800589c:	455b      	cmp	r3, fp
 800589e:	dc33      	bgt.n	8005908 <_printf_float+0x384>
 80058a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058a4:	429a      	cmp	r2, r3
 80058a6:	db3b      	blt.n	8005920 <_printf_float+0x39c>
 80058a8:	6823      	ldr	r3, [r4, #0]
 80058aa:	07da      	lsls	r2, r3, #31
 80058ac:	d438      	bmi.n	8005920 <_printf_float+0x39c>
 80058ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b0:	9a05      	ldr	r2, [sp, #20]
 80058b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058b4:	1a9a      	subs	r2, r3, r2
 80058b6:	eba3 0901 	sub.w	r9, r3, r1
 80058ba:	4591      	cmp	r9, r2
 80058bc:	bfa8      	it	ge
 80058be:	4691      	movge	r9, r2
 80058c0:	f1b9 0f00 	cmp.w	r9, #0
 80058c4:	dc35      	bgt.n	8005932 <_printf_float+0x3ae>
 80058c6:	f04f 0800 	mov.w	r8, #0
 80058ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80058ce:	f104 0a1a 	add.w	sl, r4, #26
 80058d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058d6:	1a9b      	subs	r3, r3, r2
 80058d8:	eba3 0309 	sub.w	r3, r3, r9
 80058dc:	4543      	cmp	r3, r8
 80058de:	f77f af79 	ble.w	80057d4 <_printf_float+0x250>
 80058e2:	2301      	movs	r3, #1
 80058e4:	4652      	mov	r2, sl
 80058e6:	4631      	mov	r1, r6
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b8      	blx	r7
 80058ec:	3001      	adds	r0, #1
 80058ee:	f43f aeaa 	beq.w	8005646 <_printf_float+0xc2>
 80058f2:	f108 0801 	add.w	r8, r8, #1
 80058f6:	e7ec      	b.n	80058d2 <_printf_float+0x34e>
 80058f8:	4613      	mov	r3, r2
 80058fa:	4631      	mov	r1, r6
 80058fc:	4642      	mov	r2, r8
 80058fe:	4628      	mov	r0, r5
 8005900:	47b8      	blx	r7
 8005902:	3001      	adds	r0, #1
 8005904:	d1c0      	bne.n	8005888 <_printf_float+0x304>
 8005906:	e69e      	b.n	8005646 <_printf_float+0xc2>
 8005908:	2301      	movs	r3, #1
 800590a:	4631      	mov	r1, r6
 800590c:	4628      	mov	r0, r5
 800590e:	9205      	str	r2, [sp, #20]
 8005910:	47b8      	blx	r7
 8005912:	3001      	adds	r0, #1
 8005914:	f43f ae97 	beq.w	8005646 <_printf_float+0xc2>
 8005918:	9a05      	ldr	r2, [sp, #20]
 800591a:	f10b 0b01 	add.w	fp, fp, #1
 800591e:	e7b9      	b.n	8005894 <_printf_float+0x310>
 8005920:	ee18 3a10 	vmov	r3, s16
 8005924:	4652      	mov	r2, sl
 8005926:	4631      	mov	r1, r6
 8005928:	4628      	mov	r0, r5
 800592a:	47b8      	blx	r7
 800592c:	3001      	adds	r0, #1
 800592e:	d1be      	bne.n	80058ae <_printf_float+0x32a>
 8005930:	e689      	b.n	8005646 <_printf_float+0xc2>
 8005932:	9a05      	ldr	r2, [sp, #20]
 8005934:	464b      	mov	r3, r9
 8005936:	4442      	add	r2, r8
 8005938:	4631      	mov	r1, r6
 800593a:	4628      	mov	r0, r5
 800593c:	47b8      	blx	r7
 800593e:	3001      	adds	r0, #1
 8005940:	d1c1      	bne.n	80058c6 <_printf_float+0x342>
 8005942:	e680      	b.n	8005646 <_printf_float+0xc2>
 8005944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005946:	2a01      	cmp	r2, #1
 8005948:	dc01      	bgt.n	800594e <_printf_float+0x3ca>
 800594a:	07db      	lsls	r3, r3, #31
 800594c:	d538      	bpl.n	80059c0 <_printf_float+0x43c>
 800594e:	2301      	movs	r3, #1
 8005950:	4642      	mov	r2, r8
 8005952:	4631      	mov	r1, r6
 8005954:	4628      	mov	r0, r5
 8005956:	47b8      	blx	r7
 8005958:	3001      	adds	r0, #1
 800595a:	f43f ae74 	beq.w	8005646 <_printf_float+0xc2>
 800595e:	ee18 3a10 	vmov	r3, s16
 8005962:	4652      	mov	r2, sl
 8005964:	4631      	mov	r1, r6
 8005966:	4628      	mov	r0, r5
 8005968:	47b8      	blx	r7
 800596a:	3001      	adds	r0, #1
 800596c:	f43f ae6b 	beq.w	8005646 <_printf_float+0xc2>
 8005970:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005974:	2200      	movs	r2, #0
 8005976:	2300      	movs	r3, #0
 8005978:	f7fb f8c6 	bl	8000b08 <__aeabi_dcmpeq>
 800597c:	b9d8      	cbnz	r0, 80059b6 <_printf_float+0x432>
 800597e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005980:	f108 0201 	add.w	r2, r8, #1
 8005984:	3b01      	subs	r3, #1
 8005986:	4631      	mov	r1, r6
 8005988:	4628      	mov	r0, r5
 800598a:	47b8      	blx	r7
 800598c:	3001      	adds	r0, #1
 800598e:	d10e      	bne.n	80059ae <_printf_float+0x42a>
 8005990:	e659      	b.n	8005646 <_printf_float+0xc2>
 8005992:	2301      	movs	r3, #1
 8005994:	4652      	mov	r2, sl
 8005996:	4631      	mov	r1, r6
 8005998:	4628      	mov	r0, r5
 800599a:	47b8      	blx	r7
 800599c:	3001      	adds	r0, #1
 800599e:	f43f ae52 	beq.w	8005646 <_printf_float+0xc2>
 80059a2:	f108 0801 	add.w	r8, r8, #1
 80059a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059a8:	3b01      	subs	r3, #1
 80059aa:	4543      	cmp	r3, r8
 80059ac:	dcf1      	bgt.n	8005992 <_printf_float+0x40e>
 80059ae:	464b      	mov	r3, r9
 80059b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80059b4:	e6dc      	b.n	8005770 <_printf_float+0x1ec>
 80059b6:	f04f 0800 	mov.w	r8, #0
 80059ba:	f104 0a1a 	add.w	sl, r4, #26
 80059be:	e7f2      	b.n	80059a6 <_printf_float+0x422>
 80059c0:	2301      	movs	r3, #1
 80059c2:	4642      	mov	r2, r8
 80059c4:	e7df      	b.n	8005986 <_printf_float+0x402>
 80059c6:	2301      	movs	r3, #1
 80059c8:	464a      	mov	r2, r9
 80059ca:	4631      	mov	r1, r6
 80059cc:	4628      	mov	r0, r5
 80059ce:	47b8      	blx	r7
 80059d0:	3001      	adds	r0, #1
 80059d2:	f43f ae38 	beq.w	8005646 <_printf_float+0xc2>
 80059d6:	f108 0801 	add.w	r8, r8, #1
 80059da:	68e3      	ldr	r3, [r4, #12]
 80059dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059de:	1a5b      	subs	r3, r3, r1
 80059e0:	4543      	cmp	r3, r8
 80059e2:	dcf0      	bgt.n	80059c6 <_printf_float+0x442>
 80059e4:	e6fa      	b.n	80057dc <_printf_float+0x258>
 80059e6:	f04f 0800 	mov.w	r8, #0
 80059ea:	f104 0919 	add.w	r9, r4, #25
 80059ee:	e7f4      	b.n	80059da <_printf_float+0x456>

080059f0 <_printf_common>:
 80059f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059f4:	4616      	mov	r6, r2
 80059f6:	4699      	mov	r9, r3
 80059f8:	688a      	ldr	r2, [r1, #8]
 80059fa:	690b      	ldr	r3, [r1, #16]
 80059fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a00:	4293      	cmp	r3, r2
 8005a02:	bfb8      	it	lt
 8005a04:	4613      	movlt	r3, r2
 8005a06:	6033      	str	r3, [r6, #0]
 8005a08:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a0c:	4607      	mov	r7, r0
 8005a0e:	460c      	mov	r4, r1
 8005a10:	b10a      	cbz	r2, 8005a16 <_printf_common+0x26>
 8005a12:	3301      	adds	r3, #1
 8005a14:	6033      	str	r3, [r6, #0]
 8005a16:	6823      	ldr	r3, [r4, #0]
 8005a18:	0699      	lsls	r1, r3, #26
 8005a1a:	bf42      	ittt	mi
 8005a1c:	6833      	ldrmi	r3, [r6, #0]
 8005a1e:	3302      	addmi	r3, #2
 8005a20:	6033      	strmi	r3, [r6, #0]
 8005a22:	6825      	ldr	r5, [r4, #0]
 8005a24:	f015 0506 	ands.w	r5, r5, #6
 8005a28:	d106      	bne.n	8005a38 <_printf_common+0x48>
 8005a2a:	f104 0a19 	add.w	sl, r4, #25
 8005a2e:	68e3      	ldr	r3, [r4, #12]
 8005a30:	6832      	ldr	r2, [r6, #0]
 8005a32:	1a9b      	subs	r3, r3, r2
 8005a34:	42ab      	cmp	r3, r5
 8005a36:	dc26      	bgt.n	8005a86 <_printf_common+0x96>
 8005a38:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a3c:	1e13      	subs	r3, r2, #0
 8005a3e:	6822      	ldr	r2, [r4, #0]
 8005a40:	bf18      	it	ne
 8005a42:	2301      	movne	r3, #1
 8005a44:	0692      	lsls	r2, r2, #26
 8005a46:	d42b      	bmi.n	8005aa0 <_printf_common+0xb0>
 8005a48:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005a4c:	4649      	mov	r1, r9
 8005a4e:	4638      	mov	r0, r7
 8005a50:	47c0      	blx	r8
 8005a52:	3001      	adds	r0, #1
 8005a54:	d01e      	beq.n	8005a94 <_printf_common+0xa4>
 8005a56:	6823      	ldr	r3, [r4, #0]
 8005a58:	68e5      	ldr	r5, [r4, #12]
 8005a5a:	6832      	ldr	r2, [r6, #0]
 8005a5c:	f003 0306 	and.w	r3, r3, #6
 8005a60:	2b04      	cmp	r3, #4
 8005a62:	bf08      	it	eq
 8005a64:	1aad      	subeq	r5, r5, r2
 8005a66:	68a3      	ldr	r3, [r4, #8]
 8005a68:	6922      	ldr	r2, [r4, #16]
 8005a6a:	bf0c      	ite	eq
 8005a6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a70:	2500      	movne	r5, #0
 8005a72:	4293      	cmp	r3, r2
 8005a74:	bfc4      	itt	gt
 8005a76:	1a9b      	subgt	r3, r3, r2
 8005a78:	18ed      	addgt	r5, r5, r3
 8005a7a:	2600      	movs	r6, #0
 8005a7c:	341a      	adds	r4, #26
 8005a7e:	42b5      	cmp	r5, r6
 8005a80:	d11a      	bne.n	8005ab8 <_printf_common+0xc8>
 8005a82:	2000      	movs	r0, #0
 8005a84:	e008      	b.n	8005a98 <_printf_common+0xa8>
 8005a86:	2301      	movs	r3, #1
 8005a88:	4652      	mov	r2, sl
 8005a8a:	4649      	mov	r1, r9
 8005a8c:	4638      	mov	r0, r7
 8005a8e:	47c0      	blx	r8
 8005a90:	3001      	adds	r0, #1
 8005a92:	d103      	bne.n	8005a9c <_printf_common+0xac>
 8005a94:	f04f 30ff 	mov.w	r0, #4294967295
 8005a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a9c:	3501      	adds	r5, #1
 8005a9e:	e7c6      	b.n	8005a2e <_printf_common+0x3e>
 8005aa0:	18e1      	adds	r1, r4, r3
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	2030      	movs	r0, #48	; 0x30
 8005aa6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005aaa:	4422      	add	r2, r4
 8005aac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ab0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005ab4:	3302      	adds	r3, #2
 8005ab6:	e7c7      	b.n	8005a48 <_printf_common+0x58>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	4622      	mov	r2, r4
 8005abc:	4649      	mov	r1, r9
 8005abe:	4638      	mov	r0, r7
 8005ac0:	47c0      	blx	r8
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	d0e6      	beq.n	8005a94 <_printf_common+0xa4>
 8005ac6:	3601      	adds	r6, #1
 8005ac8:	e7d9      	b.n	8005a7e <_printf_common+0x8e>
	...

08005acc <_printf_i>:
 8005acc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad0:	7e0f      	ldrb	r7, [r1, #24]
 8005ad2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ad4:	2f78      	cmp	r7, #120	; 0x78
 8005ad6:	4691      	mov	r9, r2
 8005ad8:	4680      	mov	r8, r0
 8005ada:	460c      	mov	r4, r1
 8005adc:	469a      	mov	sl, r3
 8005ade:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ae2:	d807      	bhi.n	8005af4 <_printf_i+0x28>
 8005ae4:	2f62      	cmp	r7, #98	; 0x62
 8005ae6:	d80a      	bhi.n	8005afe <_printf_i+0x32>
 8005ae8:	2f00      	cmp	r7, #0
 8005aea:	f000 80d8 	beq.w	8005c9e <_printf_i+0x1d2>
 8005aee:	2f58      	cmp	r7, #88	; 0x58
 8005af0:	f000 80a3 	beq.w	8005c3a <_printf_i+0x16e>
 8005af4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005af8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005afc:	e03a      	b.n	8005b74 <_printf_i+0xa8>
 8005afe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b02:	2b15      	cmp	r3, #21
 8005b04:	d8f6      	bhi.n	8005af4 <_printf_i+0x28>
 8005b06:	a101      	add	r1, pc, #4	; (adr r1, 8005b0c <_printf_i+0x40>)
 8005b08:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b0c:	08005b65 	.word	0x08005b65
 8005b10:	08005b79 	.word	0x08005b79
 8005b14:	08005af5 	.word	0x08005af5
 8005b18:	08005af5 	.word	0x08005af5
 8005b1c:	08005af5 	.word	0x08005af5
 8005b20:	08005af5 	.word	0x08005af5
 8005b24:	08005b79 	.word	0x08005b79
 8005b28:	08005af5 	.word	0x08005af5
 8005b2c:	08005af5 	.word	0x08005af5
 8005b30:	08005af5 	.word	0x08005af5
 8005b34:	08005af5 	.word	0x08005af5
 8005b38:	08005c85 	.word	0x08005c85
 8005b3c:	08005ba9 	.word	0x08005ba9
 8005b40:	08005c67 	.word	0x08005c67
 8005b44:	08005af5 	.word	0x08005af5
 8005b48:	08005af5 	.word	0x08005af5
 8005b4c:	08005ca7 	.word	0x08005ca7
 8005b50:	08005af5 	.word	0x08005af5
 8005b54:	08005ba9 	.word	0x08005ba9
 8005b58:	08005af5 	.word	0x08005af5
 8005b5c:	08005af5 	.word	0x08005af5
 8005b60:	08005c6f 	.word	0x08005c6f
 8005b64:	682b      	ldr	r3, [r5, #0]
 8005b66:	1d1a      	adds	r2, r3, #4
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	602a      	str	r2, [r5, #0]
 8005b6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b70:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b74:	2301      	movs	r3, #1
 8005b76:	e0a3      	b.n	8005cc0 <_printf_i+0x1f4>
 8005b78:	6820      	ldr	r0, [r4, #0]
 8005b7a:	6829      	ldr	r1, [r5, #0]
 8005b7c:	0606      	lsls	r6, r0, #24
 8005b7e:	f101 0304 	add.w	r3, r1, #4
 8005b82:	d50a      	bpl.n	8005b9a <_printf_i+0xce>
 8005b84:	680e      	ldr	r6, [r1, #0]
 8005b86:	602b      	str	r3, [r5, #0]
 8005b88:	2e00      	cmp	r6, #0
 8005b8a:	da03      	bge.n	8005b94 <_printf_i+0xc8>
 8005b8c:	232d      	movs	r3, #45	; 0x2d
 8005b8e:	4276      	negs	r6, r6
 8005b90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b94:	485e      	ldr	r0, [pc, #376]	; (8005d10 <_printf_i+0x244>)
 8005b96:	230a      	movs	r3, #10
 8005b98:	e019      	b.n	8005bce <_printf_i+0x102>
 8005b9a:	680e      	ldr	r6, [r1, #0]
 8005b9c:	602b      	str	r3, [r5, #0]
 8005b9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005ba2:	bf18      	it	ne
 8005ba4:	b236      	sxthne	r6, r6
 8005ba6:	e7ef      	b.n	8005b88 <_printf_i+0xbc>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	6820      	ldr	r0, [r4, #0]
 8005bac:	1d19      	adds	r1, r3, #4
 8005bae:	6029      	str	r1, [r5, #0]
 8005bb0:	0601      	lsls	r1, r0, #24
 8005bb2:	d501      	bpl.n	8005bb8 <_printf_i+0xec>
 8005bb4:	681e      	ldr	r6, [r3, #0]
 8005bb6:	e002      	b.n	8005bbe <_printf_i+0xf2>
 8005bb8:	0646      	lsls	r6, r0, #25
 8005bba:	d5fb      	bpl.n	8005bb4 <_printf_i+0xe8>
 8005bbc:	881e      	ldrh	r6, [r3, #0]
 8005bbe:	4854      	ldr	r0, [pc, #336]	; (8005d10 <_printf_i+0x244>)
 8005bc0:	2f6f      	cmp	r7, #111	; 0x6f
 8005bc2:	bf0c      	ite	eq
 8005bc4:	2308      	moveq	r3, #8
 8005bc6:	230a      	movne	r3, #10
 8005bc8:	2100      	movs	r1, #0
 8005bca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005bce:	6865      	ldr	r5, [r4, #4]
 8005bd0:	60a5      	str	r5, [r4, #8]
 8005bd2:	2d00      	cmp	r5, #0
 8005bd4:	bfa2      	ittt	ge
 8005bd6:	6821      	ldrge	r1, [r4, #0]
 8005bd8:	f021 0104 	bicge.w	r1, r1, #4
 8005bdc:	6021      	strge	r1, [r4, #0]
 8005bde:	b90e      	cbnz	r6, 8005be4 <_printf_i+0x118>
 8005be0:	2d00      	cmp	r5, #0
 8005be2:	d04d      	beq.n	8005c80 <_printf_i+0x1b4>
 8005be4:	4615      	mov	r5, r2
 8005be6:	fbb6 f1f3 	udiv	r1, r6, r3
 8005bea:	fb03 6711 	mls	r7, r3, r1, r6
 8005bee:	5dc7      	ldrb	r7, [r0, r7]
 8005bf0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005bf4:	4637      	mov	r7, r6
 8005bf6:	42bb      	cmp	r3, r7
 8005bf8:	460e      	mov	r6, r1
 8005bfa:	d9f4      	bls.n	8005be6 <_printf_i+0x11a>
 8005bfc:	2b08      	cmp	r3, #8
 8005bfe:	d10b      	bne.n	8005c18 <_printf_i+0x14c>
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	07de      	lsls	r6, r3, #31
 8005c04:	d508      	bpl.n	8005c18 <_printf_i+0x14c>
 8005c06:	6923      	ldr	r3, [r4, #16]
 8005c08:	6861      	ldr	r1, [r4, #4]
 8005c0a:	4299      	cmp	r1, r3
 8005c0c:	bfde      	ittt	le
 8005c0e:	2330      	movle	r3, #48	; 0x30
 8005c10:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c14:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c18:	1b52      	subs	r2, r2, r5
 8005c1a:	6122      	str	r2, [r4, #16]
 8005c1c:	f8cd a000 	str.w	sl, [sp]
 8005c20:	464b      	mov	r3, r9
 8005c22:	aa03      	add	r2, sp, #12
 8005c24:	4621      	mov	r1, r4
 8005c26:	4640      	mov	r0, r8
 8005c28:	f7ff fee2 	bl	80059f0 <_printf_common>
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	d14c      	bne.n	8005cca <_printf_i+0x1fe>
 8005c30:	f04f 30ff 	mov.w	r0, #4294967295
 8005c34:	b004      	add	sp, #16
 8005c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c3a:	4835      	ldr	r0, [pc, #212]	; (8005d10 <_printf_i+0x244>)
 8005c3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005c40:	6829      	ldr	r1, [r5, #0]
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	f851 6b04 	ldr.w	r6, [r1], #4
 8005c48:	6029      	str	r1, [r5, #0]
 8005c4a:	061d      	lsls	r5, r3, #24
 8005c4c:	d514      	bpl.n	8005c78 <_printf_i+0x1ac>
 8005c4e:	07df      	lsls	r7, r3, #31
 8005c50:	bf44      	itt	mi
 8005c52:	f043 0320 	orrmi.w	r3, r3, #32
 8005c56:	6023      	strmi	r3, [r4, #0]
 8005c58:	b91e      	cbnz	r6, 8005c62 <_printf_i+0x196>
 8005c5a:	6823      	ldr	r3, [r4, #0]
 8005c5c:	f023 0320 	bic.w	r3, r3, #32
 8005c60:	6023      	str	r3, [r4, #0]
 8005c62:	2310      	movs	r3, #16
 8005c64:	e7b0      	b.n	8005bc8 <_printf_i+0xfc>
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	f043 0320 	orr.w	r3, r3, #32
 8005c6c:	6023      	str	r3, [r4, #0]
 8005c6e:	2378      	movs	r3, #120	; 0x78
 8005c70:	4828      	ldr	r0, [pc, #160]	; (8005d14 <_printf_i+0x248>)
 8005c72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c76:	e7e3      	b.n	8005c40 <_printf_i+0x174>
 8005c78:	0659      	lsls	r1, r3, #25
 8005c7a:	bf48      	it	mi
 8005c7c:	b2b6      	uxthmi	r6, r6
 8005c7e:	e7e6      	b.n	8005c4e <_printf_i+0x182>
 8005c80:	4615      	mov	r5, r2
 8005c82:	e7bb      	b.n	8005bfc <_printf_i+0x130>
 8005c84:	682b      	ldr	r3, [r5, #0]
 8005c86:	6826      	ldr	r6, [r4, #0]
 8005c88:	6961      	ldr	r1, [r4, #20]
 8005c8a:	1d18      	adds	r0, r3, #4
 8005c8c:	6028      	str	r0, [r5, #0]
 8005c8e:	0635      	lsls	r5, r6, #24
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	d501      	bpl.n	8005c98 <_printf_i+0x1cc>
 8005c94:	6019      	str	r1, [r3, #0]
 8005c96:	e002      	b.n	8005c9e <_printf_i+0x1d2>
 8005c98:	0670      	lsls	r0, r6, #25
 8005c9a:	d5fb      	bpl.n	8005c94 <_printf_i+0x1c8>
 8005c9c:	8019      	strh	r1, [r3, #0]
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	6123      	str	r3, [r4, #16]
 8005ca2:	4615      	mov	r5, r2
 8005ca4:	e7ba      	b.n	8005c1c <_printf_i+0x150>
 8005ca6:	682b      	ldr	r3, [r5, #0]
 8005ca8:	1d1a      	adds	r2, r3, #4
 8005caa:	602a      	str	r2, [r5, #0]
 8005cac:	681d      	ldr	r5, [r3, #0]
 8005cae:	6862      	ldr	r2, [r4, #4]
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	f7fa fab4 	bl	8000220 <memchr>
 8005cb8:	b108      	cbz	r0, 8005cbe <_printf_i+0x1f2>
 8005cba:	1b40      	subs	r0, r0, r5
 8005cbc:	6060      	str	r0, [r4, #4]
 8005cbe:	6863      	ldr	r3, [r4, #4]
 8005cc0:	6123      	str	r3, [r4, #16]
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc8:	e7a8      	b.n	8005c1c <_printf_i+0x150>
 8005cca:	6923      	ldr	r3, [r4, #16]
 8005ccc:	462a      	mov	r2, r5
 8005cce:	4649      	mov	r1, r9
 8005cd0:	4640      	mov	r0, r8
 8005cd2:	47d0      	blx	sl
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	d0ab      	beq.n	8005c30 <_printf_i+0x164>
 8005cd8:	6823      	ldr	r3, [r4, #0]
 8005cda:	079b      	lsls	r3, r3, #30
 8005cdc:	d413      	bmi.n	8005d06 <_printf_i+0x23a>
 8005cde:	68e0      	ldr	r0, [r4, #12]
 8005ce0:	9b03      	ldr	r3, [sp, #12]
 8005ce2:	4298      	cmp	r0, r3
 8005ce4:	bfb8      	it	lt
 8005ce6:	4618      	movlt	r0, r3
 8005ce8:	e7a4      	b.n	8005c34 <_printf_i+0x168>
 8005cea:	2301      	movs	r3, #1
 8005cec:	4632      	mov	r2, r6
 8005cee:	4649      	mov	r1, r9
 8005cf0:	4640      	mov	r0, r8
 8005cf2:	47d0      	blx	sl
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	d09b      	beq.n	8005c30 <_printf_i+0x164>
 8005cf8:	3501      	adds	r5, #1
 8005cfa:	68e3      	ldr	r3, [r4, #12]
 8005cfc:	9903      	ldr	r1, [sp, #12]
 8005cfe:	1a5b      	subs	r3, r3, r1
 8005d00:	42ab      	cmp	r3, r5
 8005d02:	dcf2      	bgt.n	8005cea <_printf_i+0x21e>
 8005d04:	e7eb      	b.n	8005cde <_printf_i+0x212>
 8005d06:	2500      	movs	r5, #0
 8005d08:	f104 0619 	add.w	r6, r4, #25
 8005d0c:	e7f5      	b.n	8005cfa <_printf_i+0x22e>
 8005d0e:	bf00      	nop
 8005d10:	08009de2 	.word	0x08009de2
 8005d14:	08009df3 	.word	0x08009df3

08005d18 <_scanf_float>:
 8005d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1c:	b087      	sub	sp, #28
 8005d1e:	4617      	mov	r7, r2
 8005d20:	9303      	str	r3, [sp, #12]
 8005d22:	688b      	ldr	r3, [r1, #8]
 8005d24:	1e5a      	subs	r2, r3, #1
 8005d26:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005d2a:	bf83      	ittte	hi
 8005d2c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005d30:	195b      	addhi	r3, r3, r5
 8005d32:	9302      	strhi	r3, [sp, #8]
 8005d34:	2300      	movls	r3, #0
 8005d36:	bf86      	itte	hi
 8005d38:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005d3c:	608b      	strhi	r3, [r1, #8]
 8005d3e:	9302      	strls	r3, [sp, #8]
 8005d40:	680b      	ldr	r3, [r1, #0]
 8005d42:	468b      	mov	fp, r1
 8005d44:	2500      	movs	r5, #0
 8005d46:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005d4a:	f84b 3b1c 	str.w	r3, [fp], #28
 8005d4e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005d52:	4680      	mov	r8, r0
 8005d54:	460c      	mov	r4, r1
 8005d56:	465e      	mov	r6, fp
 8005d58:	46aa      	mov	sl, r5
 8005d5a:	46a9      	mov	r9, r5
 8005d5c:	9501      	str	r5, [sp, #4]
 8005d5e:	68a2      	ldr	r2, [r4, #8]
 8005d60:	b152      	cbz	r2, 8005d78 <_scanf_float+0x60>
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	781b      	ldrb	r3, [r3, #0]
 8005d66:	2b4e      	cmp	r3, #78	; 0x4e
 8005d68:	d864      	bhi.n	8005e34 <_scanf_float+0x11c>
 8005d6a:	2b40      	cmp	r3, #64	; 0x40
 8005d6c:	d83c      	bhi.n	8005de8 <_scanf_float+0xd0>
 8005d6e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005d72:	b2c8      	uxtb	r0, r1
 8005d74:	280e      	cmp	r0, #14
 8005d76:	d93a      	bls.n	8005dee <_scanf_float+0xd6>
 8005d78:	f1b9 0f00 	cmp.w	r9, #0
 8005d7c:	d003      	beq.n	8005d86 <_scanf_float+0x6e>
 8005d7e:	6823      	ldr	r3, [r4, #0]
 8005d80:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d8a:	f1ba 0f01 	cmp.w	sl, #1
 8005d8e:	f200 8113 	bhi.w	8005fb8 <_scanf_float+0x2a0>
 8005d92:	455e      	cmp	r6, fp
 8005d94:	f200 8105 	bhi.w	8005fa2 <_scanf_float+0x28a>
 8005d98:	2501      	movs	r5, #1
 8005d9a:	4628      	mov	r0, r5
 8005d9c:	b007      	add	sp, #28
 8005d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005da2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005da6:	2a0d      	cmp	r2, #13
 8005da8:	d8e6      	bhi.n	8005d78 <_scanf_float+0x60>
 8005daa:	a101      	add	r1, pc, #4	; (adr r1, 8005db0 <_scanf_float+0x98>)
 8005dac:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005db0:	08005eef 	.word	0x08005eef
 8005db4:	08005d79 	.word	0x08005d79
 8005db8:	08005d79 	.word	0x08005d79
 8005dbc:	08005d79 	.word	0x08005d79
 8005dc0:	08005f4f 	.word	0x08005f4f
 8005dc4:	08005f27 	.word	0x08005f27
 8005dc8:	08005d79 	.word	0x08005d79
 8005dcc:	08005d79 	.word	0x08005d79
 8005dd0:	08005efd 	.word	0x08005efd
 8005dd4:	08005d79 	.word	0x08005d79
 8005dd8:	08005d79 	.word	0x08005d79
 8005ddc:	08005d79 	.word	0x08005d79
 8005de0:	08005d79 	.word	0x08005d79
 8005de4:	08005eb5 	.word	0x08005eb5
 8005de8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005dec:	e7db      	b.n	8005da6 <_scanf_float+0x8e>
 8005dee:	290e      	cmp	r1, #14
 8005df0:	d8c2      	bhi.n	8005d78 <_scanf_float+0x60>
 8005df2:	a001      	add	r0, pc, #4	; (adr r0, 8005df8 <_scanf_float+0xe0>)
 8005df4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005df8:	08005ea7 	.word	0x08005ea7
 8005dfc:	08005d79 	.word	0x08005d79
 8005e00:	08005ea7 	.word	0x08005ea7
 8005e04:	08005f3b 	.word	0x08005f3b
 8005e08:	08005d79 	.word	0x08005d79
 8005e0c:	08005e55 	.word	0x08005e55
 8005e10:	08005e91 	.word	0x08005e91
 8005e14:	08005e91 	.word	0x08005e91
 8005e18:	08005e91 	.word	0x08005e91
 8005e1c:	08005e91 	.word	0x08005e91
 8005e20:	08005e91 	.word	0x08005e91
 8005e24:	08005e91 	.word	0x08005e91
 8005e28:	08005e91 	.word	0x08005e91
 8005e2c:	08005e91 	.word	0x08005e91
 8005e30:	08005e91 	.word	0x08005e91
 8005e34:	2b6e      	cmp	r3, #110	; 0x6e
 8005e36:	d809      	bhi.n	8005e4c <_scanf_float+0x134>
 8005e38:	2b60      	cmp	r3, #96	; 0x60
 8005e3a:	d8b2      	bhi.n	8005da2 <_scanf_float+0x8a>
 8005e3c:	2b54      	cmp	r3, #84	; 0x54
 8005e3e:	d077      	beq.n	8005f30 <_scanf_float+0x218>
 8005e40:	2b59      	cmp	r3, #89	; 0x59
 8005e42:	d199      	bne.n	8005d78 <_scanf_float+0x60>
 8005e44:	2d07      	cmp	r5, #7
 8005e46:	d197      	bne.n	8005d78 <_scanf_float+0x60>
 8005e48:	2508      	movs	r5, #8
 8005e4a:	e029      	b.n	8005ea0 <_scanf_float+0x188>
 8005e4c:	2b74      	cmp	r3, #116	; 0x74
 8005e4e:	d06f      	beq.n	8005f30 <_scanf_float+0x218>
 8005e50:	2b79      	cmp	r3, #121	; 0x79
 8005e52:	e7f6      	b.n	8005e42 <_scanf_float+0x12a>
 8005e54:	6821      	ldr	r1, [r4, #0]
 8005e56:	05c8      	lsls	r0, r1, #23
 8005e58:	d51a      	bpl.n	8005e90 <_scanf_float+0x178>
 8005e5a:	9b02      	ldr	r3, [sp, #8]
 8005e5c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005e60:	6021      	str	r1, [r4, #0]
 8005e62:	f109 0901 	add.w	r9, r9, #1
 8005e66:	b11b      	cbz	r3, 8005e70 <_scanf_float+0x158>
 8005e68:	3b01      	subs	r3, #1
 8005e6a:	3201      	adds	r2, #1
 8005e6c:	9302      	str	r3, [sp, #8]
 8005e6e:	60a2      	str	r2, [r4, #8]
 8005e70:	68a3      	ldr	r3, [r4, #8]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	60a3      	str	r3, [r4, #8]
 8005e76:	6923      	ldr	r3, [r4, #16]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	6123      	str	r3, [r4, #16]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	607b      	str	r3, [r7, #4]
 8005e84:	f340 8084 	ble.w	8005f90 <_scanf_float+0x278>
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	603b      	str	r3, [r7, #0]
 8005e8e:	e766      	b.n	8005d5e <_scanf_float+0x46>
 8005e90:	eb1a 0f05 	cmn.w	sl, r5
 8005e94:	f47f af70 	bne.w	8005d78 <_scanf_float+0x60>
 8005e98:	6822      	ldr	r2, [r4, #0]
 8005e9a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005e9e:	6022      	str	r2, [r4, #0]
 8005ea0:	f806 3b01 	strb.w	r3, [r6], #1
 8005ea4:	e7e4      	b.n	8005e70 <_scanf_float+0x158>
 8005ea6:	6822      	ldr	r2, [r4, #0]
 8005ea8:	0610      	lsls	r0, r2, #24
 8005eaa:	f57f af65 	bpl.w	8005d78 <_scanf_float+0x60>
 8005eae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005eb2:	e7f4      	b.n	8005e9e <_scanf_float+0x186>
 8005eb4:	f1ba 0f00 	cmp.w	sl, #0
 8005eb8:	d10e      	bne.n	8005ed8 <_scanf_float+0x1c0>
 8005eba:	f1b9 0f00 	cmp.w	r9, #0
 8005ebe:	d10e      	bne.n	8005ede <_scanf_float+0x1c6>
 8005ec0:	6822      	ldr	r2, [r4, #0]
 8005ec2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005ec6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005eca:	d108      	bne.n	8005ede <_scanf_float+0x1c6>
 8005ecc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005ed0:	6022      	str	r2, [r4, #0]
 8005ed2:	f04f 0a01 	mov.w	sl, #1
 8005ed6:	e7e3      	b.n	8005ea0 <_scanf_float+0x188>
 8005ed8:	f1ba 0f02 	cmp.w	sl, #2
 8005edc:	d055      	beq.n	8005f8a <_scanf_float+0x272>
 8005ede:	2d01      	cmp	r5, #1
 8005ee0:	d002      	beq.n	8005ee8 <_scanf_float+0x1d0>
 8005ee2:	2d04      	cmp	r5, #4
 8005ee4:	f47f af48 	bne.w	8005d78 <_scanf_float+0x60>
 8005ee8:	3501      	adds	r5, #1
 8005eea:	b2ed      	uxtb	r5, r5
 8005eec:	e7d8      	b.n	8005ea0 <_scanf_float+0x188>
 8005eee:	f1ba 0f01 	cmp.w	sl, #1
 8005ef2:	f47f af41 	bne.w	8005d78 <_scanf_float+0x60>
 8005ef6:	f04f 0a02 	mov.w	sl, #2
 8005efa:	e7d1      	b.n	8005ea0 <_scanf_float+0x188>
 8005efc:	b97d      	cbnz	r5, 8005f1e <_scanf_float+0x206>
 8005efe:	f1b9 0f00 	cmp.w	r9, #0
 8005f02:	f47f af3c 	bne.w	8005d7e <_scanf_float+0x66>
 8005f06:	6822      	ldr	r2, [r4, #0]
 8005f08:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005f0c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005f10:	f47f af39 	bne.w	8005d86 <_scanf_float+0x6e>
 8005f14:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f18:	6022      	str	r2, [r4, #0]
 8005f1a:	2501      	movs	r5, #1
 8005f1c:	e7c0      	b.n	8005ea0 <_scanf_float+0x188>
 8005f1e:	2d03      	cmp	r5, #3
 8005f20:	d0e2      	beq.n	8005ee8 <_scanf_float+0x1d0>
 8005f22:	2d05      	cmp	r5, #5
 8005f24:	e7de      	b.n	8005ee4 <_scanf_float+0x1cc>
 8005f26:	2d02      	cmp	r5, #2
 8005f28:	f47f af26 	bne.w	8005d78 <_scanf_float+0x60>
 8005f2c:	2503      	movs	r5, #3
 8005f2e:	e7b7      	b.n	8005ea0 <_scanf_float+0x188>
 8005f30:	2d06      	cmp	r5, #6
 8005f32:	f47f af21 	bne.w	8005d78 <_scanf_float+0x60>
 8005f36:	2507      	movs	r5, #7
 8005f38:	e7b2      	b.n	8005ea0 <_scanf_float+0x188>
 8005f3a:	6822      	ldr	r2, [r4, #0]
 8005f3c:	0591      	lsls	r1, r2, #22
 8005f3e:	f57f af1b 	bpl.w	8005d78 <_scanf_float+0x60>
 8005f42:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005f46:	6022      	str	r2, [r4, #0]
 8005f48:	f8cd 9004 	str.w	r9, [sp, #4]
 8005f4c:	e7a8      	b.n	8005ea0 <_scanf_float+0x188>
 8005f4e:	6822      	ldr	r2, [r4, #0]
 8005f50:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005f54:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005f58:	d006      	beq.n	8005f68 <_scanf_float+0x250>
 8005f5a:	0550      	lsls	r0, r2, #21
 8005f5c:	f57f af0c 	bpl.w	8005d78 <_scanf_float+0x60>
 8005f60:	f1b9 0f00 	cmp.w	r9, #0
 8005f64:	f43f af0f 	beq.w	8005d86 <_scanf_float+0x6e>
 8005f68:	0591      	lsls	r1, r2, #22
 8005f6a:	bf58      	it	pl
 8005f6c:	9901      	ldrpl	r1, [sp, #4]
 8005f6e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005f72:	bf58      	it	pl
 8005f74:	eba9 0101 	subpl.w	r1, r9, r1
 8005f78:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005f7c:	bf58      	it	pl
 8005f7e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	f04f 0900 	mov.w	r9, #0
 8005f88:	e78a      	b.n	8005ea0 <_scanf_float+0x188>
 8005f8a:	f04f 0a03 	mov.w	sl, #3
 8005f8e:	e787      	b.n	8005ea0 <_scanf_float+0x188>
 8005f90:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005f94:	4639      	mov	r1, r7
 8005f96:	4640      	mov	r0, r8
 8005f98:	4798      	blx	r3
 8005f9a:	2800      	cmp	r0, #0
 8005f9c:	f43f aedf 	beq.w	8005d5e <_scanf_float+0x46>
 8005fa0:	e6ea      	b.n	8005d78 <_scanf_float+0x60>
 8005fa2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fa6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005faa:	463a      	mov	r2, r7
 8005fac:	4640      	mov	r0, r8
 8005fae:	4798      	blx	r3
 8005fb0:	6923      	ldr	r3, [r4, #16]
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	6123      	str	r3, [r4, #16]
 8005fb6:	e6ec      	b.n	8005d92 <_scanf_float+0x7a>
 8005fb8:	1e6b      	subs	r3, r5, #1
 8005fba:	2b06      	cmp	r3, #6
 8005fbc:	d825      	bhi.n	800600a <_scanf_float+0x2f2>
 8005fbe:	2d02      	cmp	r5, #2
 8005fc0:	d836      	bhi.n	8006030 <_scanf_float+0x318>
 8005fc2:	455e      	cmp	r6, fp
 8005fc4:	f67f aee8 	bls.w	8005d98 <_scanf_float+0x80>
 8005fc8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fcc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005fd0:	463a      	mov	r2, r7
 8005fd2:	4640      	mov	r0, r8
 8005fd4:	4798      	blx	r3
 8005fd6:	6923      	ldr	r3, [r4, #16]
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	6123      	str	r3, [r4, #16]
 8005fdc:	e7f1      	b.n	8005fc2 <_scanf_float+0x2aa>
 8005fde:	9802      	ldr	r0, [sp, #8]
 8005fe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005fe4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005fe8:	9002      	str	r0, [sp, #8]
 8005fea:	463a      	mov	r2, r7
 8005fec:	4640      	mov	r0, r8
 8005fee:	4798      	blx	r3
 8005ff0:	6923      	ldr	r3, [r4, #16]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	6123      	str	r3, [r4, #16]
 8005ff6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ffa:	fa5f fa8a 	uxtb.w	sl, sl
 8005ffe:	f1ba 0f02 	cmp.w	sl, #2
 8006002:	d1ec      	bne.n	8005fde <_scanf_float+0x2c6>
 8006004:	3d03      	subs	r5, #3
 8006006:	b2ed      	uxtb	r5, r5
 8006008:	1b76      	subs	r6, r6, r5
 800600a:	6823      	ldr	r3, [r4, #0]
 800600c:	05da      	lsls	r2, r3, #23
 800600e:	d52f      	bpl.n	8006070 <_scanf_float+0x358>
 8006010:	055b      	lsls	r3, r3, #21
 8006012:	d510      	bpl.n	8006036 <_scanf_float+0x31e>
 8006014:	455e      	cmp	r6, fp
 8006016:	f67f aebf 	bls.w	8005d98 <_scanf_float+0x80>
 800601a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800601e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006022:	463a      	mov	r2, r7
 8006024:	4640      	mov	r0, r8
 8006026:	4798      	blx	r3
 8006028:	6923      	ldr	r3, [r4, #16]
 800602a:	3b01      	subs	r3, #1
 800602c:	6123      	str	r3, [r4, #16]
 800602e:	e7f1      	b.n	8006014 <_scanf_float+0x2fc>
 8006030:	46aa      	mov	sl, r5
 8006032:	9602      	str	r6, [sp, #8]
 8006034:	e7df      	b.n	8005ff6 <_scanf_float+0x2de>
 8006036:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	2965      	cmp	r1, #101	; 0x65
 800603e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006042:	f106 35ff 	add.w	r5, r6, #4294967295
 8006046:	6123      	str	r3, [r4, #16]
 8006048:	d00c      	beq.n	8006064 <_scanf_float+0x34c>
 800604a:	2945      	cmp	r1, #69	; 0x45
 800604c:	d00a      	beq.n	8006064 <_scanf_float+0x34c>
 800604e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006052:	463a      	mov	r2, r7
 8006054:	4640      	mov	r0, r8
 8006056:	4798      	blx	r3
 8006058:	6923      	ldr	r3, [r4, #16]
 800605a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800605e:	3b01      	subs	r3, #1
 8006060:	1eb5      	subs	r5, r6, #2
 8006062:	6123      	str	r3, [r4, #16]
 8006064:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006068:	463a      	mov	r2, r7
 800606a:	4640      	mov	r0, r8
 800606c:	4798      	blx	r3
 800606e:	462e      	mov	r6, r5
 8006070:	6825      	ldr	r5, [r4, #0]
 8006072:	f015 0510 	ands.w	r5, r5, #16
 8006076:	d159      	bne.n	800612c <_scanf_float+0x414>
 8006078:	7035      	strb	r5, [r6, #0]
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006080:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006084:	d11b      	bne.n	80060be <_scanf_float+0x3a6>
 8006086:	9b01      	ldr	r3, [sp, #4]
 8006088:	454b      	cmp	r3, r9
 800608a:	eba3 0209 	sub.w	r2, r3, r9
 800608e:	d123      	bne.n	80060d8 <_scanf_float+0x3c0>
 8006090:	2200      	movs	r2, #0
 8006092:	4659      	mov	r1, fp
 8006094:	4640      	mov	r0, r8
 8006096:	f000 fe99 	bl	8006dcc <_strtod_r>
 800609a:	6822      	ldr	r2, [r4, #0]
 800609c:	9b03      	ldr	r3, [sp, #12]
 800609e:	f012 0f02 	tst.w	r2, #2
 80060a2:	ec57 6b10 	vmov	r6, r7, d0
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	d021      	beq.n	80060ee <_scanf_float+0x3d6>
 80060aa:	9903      	ldr	r1, [sp, #12]
 80060ac:	1d1a      	adds	r2, r3, #4
 80060ae:	600a      	str	r2, [r1, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	e9c3 6700 	strd	r6, r7, [r3]
 80060b6:	68e3      	ldr	r3, [r4, #12]
 80060b8:	3301      	adds	r3, #1
 80060ba:	60e3      	str	r3, [r4, #12]
 80060bc:	e66d      	b.n	8005d9a <_scanf_float+0x82>
 80060be:	9b04      	ldr	r3, [sp, #16]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d0e5      	beq.n	8006090 <_scanf_float+0x378>
 80060c4:	9905      	ldr	r1, [sp, #20]
 80060c6:	230a      	movs	r3, #10
 80060c8:	462a      	mov	r2, r5
 80060ca:	3101      	adds	r1, #1
 80060cc:	4640      	mov	r0, r8
 80060ce:	f000 ff05 	bl	8006edc <_strtol_r>
 80060d2:	9b04      	ldr	r3, [sp, #16]
 80060d4:	9e05      	ldr	r6, [sp, #20]
 80060d6:	1ac2      	subs	r2, r0, r3
 80060d8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80060dc:	429e      	cmp	r6, r3
 80060de:	bf28      	it	cs
 80060e0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80060e4:	4912      	ldr	r1, [pc, #72]	; (8006130 <_scanf_float+0x418>)
 80060e6:	4630      	mov	r0, r6
 80060e8:	f000 f82c 	bl	8006144 <siprintf>
 80060ec:	e7d0      	b.n	8006090 <_scanf_float+0x378>
 80060ee:	9903      	ldr	r1, [sp, #12]
 80060f0:	f012 0f04 	tst.w	r2, #4
 80060f4:	f103 0204 	add.w	r2, r3, #4
 80060f8:	600a      	str	r2, [r1, #0]
 80060fa:	d1d9      	bne.n	80060b0 <_scanf_float+0x398>
 80060fc:	f8d3 8000 	ldr.w	r8, [r3]
 8006100:	ee10 2a10 	vmov	r2, s0
 8006104:	ee10 0a10 	vmov	r0, s0
 8006108:	463b      	mov	r3, r7
 800610a:	4639      	mov	r1, r7
 800610c:	f7fa fd2e 	bl	8000b6c <__aeabi_dcmpun>
 8006110:	b128      	cbz	r0, 800611e <_scanf_float+0x406>
 8006112:	4808      	ldr	r0, [pc, #32]	; (8006134 <_scanf_float+0x41c>)
 8006114:	f000 f810 	bl	8006138 <nanf>
 8006118:	ed88 0a00 	vstr	s0, [r8]
 800611c:	e7cb      	b.n	80060b6 <_scanf_float+0x39e>
 800611e:	4630      	mov	r0, r6
 8006120:	4639      	mov	r1, r7
 8006122:	f7fa fd81 	bl	8000c28 <__aeabi_d2f>
 8006126:	f8c8 0000 	str.w	r0, [r8]
 800612a:	e7c4      	b.n	80060b6 <_scanf_float+0x39e>
 800612c:	2500      	movs	r5, #0
 800612e:	e634      	b.n	8005d9a <_scanf_float+0x82>
 8006130:	08009e04 	.word	0x08009e04
 8006134:	0800a210 	.word	0x0800a210

08006138 <nanf>:
 8006138:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006140 <nanf+0x8>
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	7fc00000 	.word	0x7fc00000

08006144 <siprintf>:
 8006144:	b40e      	push	{r1, r2, r3}
 8006146:	b500      	push	{lr}
 8006148:	b09c      	sub	sp, #112	; 0x70
 800614a:	ab1d      	add	r3, sp, #116	; 0x74
 800614c:	9002      	str	r0, [sp, #8]
 800614e:	9006      	str	r0, [sp, #24]
 8006150:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006154:	4809      	ldr	r0, [pc, #36]	; (800617c <siprintf+0x38>)
 8006156:	9107      	str	r1, [sp, #28]
 8006158:	9104      	str	r1, [sp, #16]
 800615a:	4909      	ldr	r1, [pc, #36]	; (8006180 <siprintf+0x3c>)
 800615c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006160:	9105      	str	r1, [sp, #20]
 8006162:	6800      	ldr	r0, [r0, #0]
 8006164:	9301      	str	r3, [sp, #4]
 8006166:	a902      	add	r1, sp, #8
 8006168:	f002 fee4 	bl	8008f34 <_svfiprintf_r>
 800616c:	9b02      	ldr	r3, [sp, #8]
 800616e:	2200      	movs	r2, #0
 8006170:	701a      	strb	r2, [r3, #0]
 8006172:	b01c      	add	sp, #112	; 0x70
 8006174:	f85d eb04 	ldr.w	lr, [sp], #4
 8006178:	b003      	add	sp, #12
 800617a:	4770      	bx	lr
 800617c:	2000000c 	.word	0x2000000c
 8006180:	ffff0208 	.word	0xffff0208

08006184 <sulp>:
 8006184:	b570      	push	{r4, r5, r6, lr}
 8006186:	4604      	mov	r4, r0
 8006188:	460d      	mov	r5, r1
 800618a:	ec45 4b10 	vmov	d0, r4, r5
 800618e:	4616      	mov	r6, r2
 8006190:	f002 fc2e 	bl	80089f0 <__ulp>
 8006194:	ec51 0b10 	vmov	r0, r1, d0
 8006198:	b17e      	cbz	r6, 80061ba <sulp+0x36>
 800619a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800619e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	dd09      	ble.n	80061ba <sulp+0x36>
 80061a6:	051b      	lsls	r3, r3, #20
 80061a8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80061ac:	2400      	movs	r4, #0
 80061ae:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80061b2:	4622      	mov	r2, r4
 80061b4:	462b      	mov	r3, r5
 80061b6:	f7fa fa3f 	bl	8000638 <__aeabi_dmul>
 80061ba:	bd70      	pop	{r4, r5, r6, pc}
 80061bc:	0000      	movs	r0, r0
	...

080061c0 <_strtod_l>:
 80061c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c4:	ed2d 8b02 	vpush	{d8}
 80061c8:	b09d      	sub	sp, #116	; 0x74
 80061ca:	461f      	mov	r7, r3
 80061cc:	2300      	movs	r3, #0
 80061ce:	9318      	str	r3, [sp, #96]	; 0x60
 80061d0:	4ba2      	ldr	r3, [pc, #648]	; (800645c <_strtod_l+0x29c>)
 80061d2:	9213      	str	r2, [sp, #76]	; 0x4c
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	9305      	str	r3, [sp, #20]
 80061d8:	4604      	mov	r4, r0
 80061da:	4618      	mov	r0, r3
 80061dc:	4688      	mov	r8, r1
 80061de:	f7fa f817 	bl	8000210 <strlen>
 80061e2:	f04f 0a00 	mov.w	sl, #0
 80061e6:	4605      	mov	r5, r0
 80061e8:	f04f 0b00 	mov.w	fp, #0
 80061ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80061f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061f2:	781a      	ldrb	r2, [r3, #0]
 80061f4:	2a2b      	cmp	r2, #43	; 0x2b
 80061f6:	d04e      	beq.n	8006296 <_strtod_l+0xd6>
 80061f8:	d83b      	bhi.n	8006272 <_strtod_l+0xb2>
 80061fa:	2a0d      	cmp	r2, #13
 80061fc:	d834      	bhi.n	8006268 <_strtod_l+0xa8>
 80061fe:	2a08      	cmp	r2, #8
 8006200:	d834      	bhi.n	800626c <_strtod_l+0xac>
 8006202:	2a00      	cmp	r2, #0
 8006204:	d03e      	beq.n	8006284 <_strtod_l+0xc4>
 8006206:	2300      	movs	r3, #0
 8006208:	930a      	str	r3, [sp, #40]	; 0x28
 800620a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800620c:	7833      	ldrb	r3, [r6, #0]
 800620e:	2b30      	cmp	r3, #48	; 0x30
 8006210:	f040 80b0 	bne.w	8006374 <_strtod_l+0x1b4>
 8006214:	7873      	ldrb	r3, [r6, #1]
 8006216:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800621a:	2b58      	cmp	r3, #88	; 0x58
 800621c:	d168      	bne.n	80062f0 <_strtod_l+0x130>
 800621e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006220:	9301      	str	r3, [sp, #4]
 8006222:	ab18      	add	r3, sp, #96	; 0x60
 8006224:	9702      	str	r7, [sp, #8]
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	4a8d      	ldr	r2, [pc, #564]	; (8006460 <_strtod_l+0x2a0>)
 800622a:	ab19      	add	r3, sp, #100	; 0x64
 800622c:	a917      	add	r1, sp, #92	; 0x5c
 800622e:	4620      	mov	r0, r4
 8006230:	f001 fd38 	bl	8007ca4 <__gethex>
 8006234:	f010 0707 	ands.w	r7, r0, #7
 8006238:	4605      	mov	r5, r0
 800623a:	d005      	beq.n	8006248 <_strtod_l+0x88>
 800623c:	2f06      	cmp	r7, #6
 800623e:	d12c      	bne.n	800629a <_strtod_l+0xda>
 8006240:	3601      	adds	r6, #1
 8006242:	2300      	movs	r3, #0
 8006244:	9617      	str	r6, [sp, #92]	; 0x5c
 8006246:	930a      	str	r3, [sp, #40]	; 0x28
 8006248:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800624a:	2b00      	cmp	r3, #0
 800624c:	f040 8590 	bne.w	8006d70 <_strtod_l+0xbb0>
 8006250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006252:	b1eb      	cbz	r3, 8006290 <_strtod_l+0xd0>
 8006254:	4652      	mov	r2, sl
 8006256:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800625a:	ec43 2b10 	vmov	d0, r2, r3
 800625e:	b01d      	add	sp, #116	; 0x74
 8006260:	ecbd 8b02 	vpop	{d8}
 8006264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006268:	2a20      	cmp	r2, #32
 800626a:	d1cc      	bne.n	8006206 <_strtod_l+0x46>
 800626c:	3301      	adds	r3, #1
 800626e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006270:	e7be      	b.n	80061f0 <_strtod_l+0x30>
 8006272:	2a2d      	cmp	r2, #45	; 0x2d
 8006274:	d1c7      	bne.n	8006206 <_strtod_l+0x46>
 8006276:	2201      	movs	r2, #1
 8006278:	920a      	str	r2, [sp, #40]	; 0x28
 800627a:	1c5a      	adds	r2, r3, #1
 800627c:	9217      	str	r2, [sp, #92]	; 0x5c
 800627e:	785b      	ldrb	r3, [r3, #1]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d1c2      	bne.n	800620a <_strtod_l+0x4a>
 8006284:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006286:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800628a:	2b00      	cmp	r3, #0
 800628c:	f040 856e 	bne.w	8006d6c <_strtod_l+0xbac>
 8006290:	4652      	mov	r2, sl
 8006292:	465b      	mov	r3, fp
 8006294:	e7e1      	b.n	800625a <_strtod_l+0x9a>
 8006296:	2200      	movs	r2, #0
 8006298:	e7ee      	b.n	8006278 <_strtod_l+0xb8>
 800629a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800629c:	b13a      	cbz	r2, 80062ae <_strtod_l+0xee>
 800629e:	2135      	movs	r1, #53	; 0x35
 80062a0:	a81a      	add	r0, sp, #104	; 0x68
 80062a2:	f002 fcb0 	bl	8008c06 <__copybits>
 80062a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80062a8:	4620      	mov	r0, r4
 80062aa:	f002 f86f 	bl	800838c <_Bfree>
 80062ae:	3f01      	subs	r7, #1
 80062b0:	2f04      	cmp	r7, #4
 80062b2:	d806      	bhi.n	80062c2 <_strtod_l+0x102>
 80062b4:	e8df f007 	tbb	[pc, r7]
 80062b8:	1714030a 	.word	0x1714030a
 80062bc:	0a          	.byte	0x0a
 80062bd:	00          	.byte	0x00
 80062be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80062c2:	0728      	lsls	r0, r5, #28
 80062c4:	d5c0      	bpl.n	8006248 <_strtod_l+0x88>
 80062c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80062ca:	e7bd      	b.n	8006248 <_strtod_l+0x88>
 80062cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80062d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80062d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80062de:	e7f0      	b.n	80062c2 <_strtod_l+0x102>
 80062e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8006464 <_strtod_l+0x2a4>
 80062e4:	e7ed      	b.n	80062c2 <_strtod_l+0x102>
 80062e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80062ea:	f04f 3aff 	mov.w	sl, #4294967295
 80062ee:	e7e8      	b.n	80062c2 <_strtod_l+0x102>
 80062f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80062f6:	785b      	ldrb	r3, [r3, #1]
 80062f8:	2b30      	cmp	r3, #48	; 0x30
 80062fa:	d0f9      	beq.n	80062f0 <_strtod_l+0x130>
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d0a3      	beq.n	8006248 <_strtod_l+0x88>
 8006300:	2301      	movs	r3, #1
 8006302:	f04f 0900 	mov.w	r9, #0
 8006306:	9304      	str	r3, [sp, #16]
 8006308:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800630a:	9308      	str	r3, [sp, #32]
 800630c:	f8cd 901c 	str.w	r9, [sp, #28]
 8006310:	464f      	mov	r7, r9
 8006312:	220a      	movs	r2, #10
 8006314:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006316:	7806      	ldrb	r6, [r0, #0]
 8006318:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800631c:	b2d9      	uxtb	r1, r3
 800631e:	2909      	cmp	r1, #9
 8006320:	d92a      	bls.n	8006378 <_strtod_l+0x1b8>
 8006322:	9905      	ldr	r1, [sp, #20]
 8006324:	462a      	mov	r2, r5
 8006326:	f002 ff1f 	bl	8009168 <strncmp>
 800632a:	b398      	cbz	r0, 8006394 <_strtod_l+0x1d4>
 800632c:	2000      	movs	r0, #0
 800632e:	4632      	mov	r2, r6
 8006330:	463d      	mov	r5, r7
 8006332:	9005      	str	r0, [sp, #20]
 8006334:	4603      	mov	r3, r0
 8006336:	2a65      	cmp	r2, #101	; 0x65
 8006338:	d001      	beq.n	800633e <_strtod_l+0x17e>
 800633a:	2a45      	cmp	r2, #69	; 0x45
 800633c:	d118      	bne.n	8006370 <_strtod_l+0x1b0>
 800633e:	b91d      	cbnz	r5, 8006348 <_strtod_l+0x188>
 8006340:	9a04      	ldr	r2, [sp, #16]
 8006342:	4302      	orrs	r2, r0
 8006344:	d09e      	beq.n	8006284 <_strtod_l+0xc4>
 8006346:	2500      	movs	r5, #0
 8006348:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800634c:	f108 0201 	add.w	r2, r8, #1
 8006350:	9217      	str	r2, [sp, #92]	; 0x5c
 8006352:	f898 2001 	ldrb.w	r2, [r8, #1]
 8006356:	2a2b      	cmp	r2, #43	; 0x2b
 8006358:	d075      	beq.n	8006446 <_strtod_l+0x286>
 800635a:	2a2d      	cmp	r2, #45	; 0x2d
 800635c:	d07b      	beq.n	8006456 <_strtod_l+0x296>
 800635e:	f04f 0c00 	mov.w	ip, #0
 8006362:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006366:	2909      	cmp	r1, #9
 8006368:	f240 8082 	bls.w	8006470 <_strtod_l+0x2b0>
 800636c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006370:	2600      	movs	r6, #0
 8006372:	e09d      	b.n	80064b0 <_strtod_l+0x2f0>
 8006374:	2300      	movs	r3, #0
 8006376:	e7c4      	b.n	8006302 <_strtod_l+0x142>
 8006378:	2f08      	cmp	r7, #8
 800637a:	bfd8      	it	le
 800637c:	9907      	ldrle	r1, [sp, #28]
 800637e:	f100 0001 	add.w	r0, r0, #1
 8006382:	bfda      	itte	le
 8006384:	fb02 3301 	mlale	r3, r2, r1, r3
 8006388:	9307      	strle	r3, [sp, #28]
 800638a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800638e:	3701      	adds	r7, #1
 8006390:	9017      	str	r0, [sp, #92]	; 0x5c
 8006392:	e7bf      	b.n	8006314 <_strtod_l+0x154>
 8006394:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006396:	195a      	adds	r2, r3, r5
 8006398:	9217      	str	r2, [sp, #92]	; 0x5c
 800639a:	5d5a      	ldrb	r2, [r3, r5]
 800639c:	2f00      	cmp	r7, #0
 800639e:	d037      	beq.n	8006410 <_strtod_l+0x250>
 80063a0:	9005      	str	r0, [sp, #20]
 80063a2:	463d      	mov	r5, r7
 80063a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80063a8:	2b09      	cmp	r3, #9
 80063aa:	d912      	bls.n	80063d2 <_strtod_l+0x212>
 80063ac:	2301      	movs	r3, #1
 80063ae:	e7c2      	b.n	8006336 <_strtod_l+0x176>
 80063b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063b2:	1c5a      	adds	r2, r3, #1
 80063b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80063b6:	785a      	ldrb	r2, [r3, #1]
 80063b8:	3001      	adds	r0, #1
 80063ba:	2a30      	cmp	r2, #48	; 0x30
 80063bc:	d0f8      	beq.n	80063b0 <_strtod_l+0x1f0>
 80063be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	f200 84d9 	bhi.w	8006d7a <_strtod_l+0xbba>
 80063c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80063ca:	9005      	str	r0, [sp, #20]
 80063cc:	2000      	movs	r0, #0
 80063ce:	9308      	str	r3, [sp, #32]
 80063d0:	4605      	mov	r5, r0
 80063d2:	3a30      	subs	r2, #48	; 0x30
 80063d4:	f100 0301 	add.w	r3, r0, #1
 80063d8:	d014      	beq.n	8006404 <_strtod_l+0x244>
 80063da:	9905      	ldr	r1, [sp, #20]
 80063dc:	4419      	add	r1, r3
 80063de:	9105      	str	r1, [sp, #20]
 80063e0:	462b      	mov	r3, r5
 80063e2:	eb00 0e05 	add.w	lr, r0, r5
 80063e6:	210a      	movs	r1, #10
 80063e8:	4573      	cmp	r3, lr
 80063ea:	d113      	bne.n	8006414 <_strtod_l+0x254>
 80063ec:	182b      	adds	r3, r5, r0
 80063ee:	2b08      	cmp	r3, #8
 80063f0:	f105 0501 	add.w	r5, r5, #1
 80063f4:	4405      	add	r5, r0
 80063f6:	dc1c      	bgt.n	8006432 <_strtod_l+0x272>
 80063f8:	9907      	ldr	r1, [sp, #28]
 80063fa:	230a      	movs	r3, #10
 80063fc:	fb03 2301 	mla	r3, r3, r1, r2
 8006400:	9307      	str	r3, [sp, #28]
 8006402:	2300      	movs	r3, #0
 8006404:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006406:	1c51      	adds	r1, r2, #1
 8006408:	9117      	str	r1, [sp, #92]	; 0x5c
 800640a:	7852      	ldrb	r2, [r2, #1]
 800640c:	4618      	mov	r0, r3
 800640e:	e7c9      	b.n	80063a4 <_strtod_l+0x1e4>
 8006410:	4638      	mov	r0, r7
 8006412:	e7d2      	b.n	80063ba <_strtod_l+0x1fa>
 8006414:	2b08      	cmp	r3, #8
 8006416:	dc04      	bgt.n	8006422 <_strtod_l+0x262>
 8006418:	9e07      	ldr	r6, [sp, #28]
 800641a:	434e      	muls	r6, r1
 800641c:	9607      	str	r6, [sp, #28]
 800641e:	3301      	adds	r3, #1
 8006420:	e7e2      	b.n	80063e8 <_strtod_l+0x228>
 8006422:	f103 0c01 	add.w	ip, r3, #1
 8006426:	f1bc 0f10 	cmp.w	ip, #16
 800642a:	bfd8      	it	le
 800642c:	fb01 f909 	mulle.w	r9, r1, r9
 8006430:	e7f5      	b.n	800641e <_strtod_l+0x25e>
 8006432:	2d10      	cmp	r5, #16
 8006434:	bfdc      	itt	le
 8006436:	230a      	movle	r3, #10
 8006438:	fb03 2909 	mlale	r9, r3, r9, r2
 800643c:	e7e1      	b.n	8006402 <_strtod_l+0x242>
 800643e:	2300      	movs	r3, #0
 8006440:	9305      	str	r3, [sp, #20]
 8006442:	2301      	movs	r3, #1
 8006444:	e77c      	b.n	8006340 <_strtod_l+0x180>
 8006446:	f04f 0c00 	mov.w	ip, #0
 800644a:	f108 0202 	add.w	r2, r8, #2
 800644e:	9217      	str	r2, [sp, #92]	; 0x5c
 8006450:	f898 2002 	ldrb.w	r2, [r8, #2]
 8006454:	e785      	b.n	8006362 <_strtod_l+0x1a2>
 8006456:	f04f 0c01 	mov.w	ip, #1
 800645a:	e7f6      	b.n	800644a <_strtod_l+0x28a>
 800645c:	0800a058 	.word	0x0800a058
 8006460:	08009e0c 	.word	0x08009e0c
 8006464:	7ff00000 	.word	0x7ff00000
 8006468:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800646a:	1c51      	adds	r1, r2, #1
 800646c:	9117      	str	r1, [sp, #92]	; 0x5c
 800646e:	7852      	ldrb	r2, [r2, #1]
 8006470:	2a30      	cmp	r2, #48	; 0x30
 8006472:	d0f9      	beq.n	8006468 <_strtod_l+0x2a8>
 8006474:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006478:	2908      	cmp	r1, #8
 800647a:	f63f af79 	bhi.w	8006370 <_strtod_l+0x1b0>
 800647e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006482:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006484:	9206      	str	r2, [sp, #24]
 8006486:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006488:	1c51      	adds	r1, r2, #1
 800648a:	9117      	str	r1, [sp, #92]	; 0x5c
 800648c:	7852      	ldrb	r2, [r2, #1]
 800648e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8006492:	2e09      	cmp	r6, #9
 8006494:	d937      	bls.n	8006506 <_strtod_l+0x346>
 8006496:	9e06      	ldr	r6, [sp, #24]
 8006498:	1b89      	subs	r1, r1, r6
 800649a:	2908      	cmp	r1, #8
 800649c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80064a0:	dc02      	bgt.n	80064a8 <_strtod_l+0x2e8>
 80064a2:	4576      	cmp	r6, lr
 80064a4:	bfa8      	it	ge
 80064a6:	4676      	movge	r6, lr
 80064a8:	f1bc 0f00 	cmp.w	ip, #0
 80064ac:	d000      	beq.n	80064b0 <_strtod_l+0x2f0>
 80064ae:	4276      	negs	r6, r6
 80064b0:	2d00      	cmp	r5, #0
 80064b2:	d14d      	bne.n	8006550 <_strtod_l+0x390>
 80064b4:	9904      	ldr	r1, [sp, #16]
 80064b6:	4301      	orrs	r1, r0
 80064b8:	f47f aec6 	bne.w	8006248 <_strtod_l+0x88>
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f47f aee1 	bne.w	8006284 <_strtod_l+0xc4>
 80064c2:	2a69      	cmp	r2, #105	; 0x69
 80064c4:	d027      	beq.n	8006516 <_strtod_l+0x356>
 80064c6:	dc24      	bgt.n	8006512 <_strtod_l+0x352>
 80064c8:	2a49      	cmp	r2, #73	; 0x49
 80064ca:	d024      	beq.n	8006516 <_strtod_l+0x356>
 80064cc:	2a4e      	cmp	r2, #78	; 0x4e
 80064ce:	f47f aed9 	bne.w	8006284 <_strtod_l+0xc4>
 80064d2:	499f      	ldr	r1, [pc, #636]	; (8006750 <_strtod_l+0x590>)
 80064d4:	a817      	add	r0, sp, #92	; 0x5c
 80064d6:	f001 fe3d 	bl	8008154 <__match>
 80064da:	2800      	cmp	r0, #0
 80064dc:	f43f aed2 	beq.w	8006284 <_strtod_l+0xc4>
 80064e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064e2:	781b      	ldrb	r3, [r3, #0]
 80064e4:	2b28      	cmp	r3, #40	; 0x28
 80064e6:	d12d      	bne.n	8006544 <_strtod_l+0x384>
 80064e8:	499a      	ldr	r1, [pc, #616]	; (8006754 <_strtod_l+0x594>)
 80064ea:	aa1a      	add	r2, sp, #104	; 0x68
 80064ec:	a817      	add	r0, sp, #92	; 0x5c
 80064ee:	f001 fe45 	bl	800817c <__hexnan>
 80064f2:	2805      	cmp	r0, #5
 80064f4:	d126      	bne.n	8006544 <_strtod_l+0x384>
 80064f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80064f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80064fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006500:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006504:	e6a0      	b.n	8006248 <_strtod_l+0x88>
 8006506:	210a      	movs	r1, #10
 8006508:	fb01 2e0e 	mla	lr, r1, lr, r2
 800650c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006510:	e7b9      	b.n	8006486 <_strtod_l+0x2c6>
 8006512:	2a6e      	cmp	r2, #110	; 0x6e
 8006514:	e7db      	b.n	80064ce <_strtod_l+0x30e>
 8006516:	4990      	ldr	r1, [pc, #576]	; (8006758 <_strtod_l+0x598>)
 8006518:	a817      	add	r0, sp, #92	; 0x5c
 800651a:	f001 fe1b 	bl	8008154 <__match>
 800651e:	2800      	cmp	r0, #0
 8006520:	f43f aeb0 	beq.w	8006284 <_strtod_l+0xc4>
 8006524:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006526:	498d      	ldr	r1, [pc, #564]	; (800675c <_strtod_l+0x59c>)
 8006528:	3b01      	subs	r3, #1
 800652a:	a817      	add	r0, sp, #92	; 0x5c
 800652c:	9317      	str	r3, [sp, #92]	; 0x5c
 800652e:	f001 fe11 	bl	8008154 <__match>
 8006532:	b910      	cbnz	r0, 800653a <_strtod_l+0x37a>
 8006534:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006536:	3301      	adds	r3, #1
 8006538:	9317      	str	r3, [sp, #92]	; 0x5c
 800653a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800676c <_strtod_l+0x5ac>
 800653e:	f04f 0a00 	mov.w	sl, #0
 8006542:	e681      	b.n	8006248 <_strtod_l+0x88>
 8006544:	4886      	ldr	r0, [pc, #536]	; (8006760 <_strtod_l+0x5a0>)
 8006546:	f002 fdf7 	bl	8009138 <nan>
 800654a:	ec5b ab10 	vmov	sl, fp, d0
 800654e:	e67b      	b.n	8006248 <_strtod_l+0x88>
 8006550:	9b05      	ldr	r3, [sp, #20]
 8006552:	9807      	ldr	r0, [sp, #28]
 8006554:	1af3      	subs	r3, r6, r3
 8006556:	2f00      	cmp	r7, #0
 8006558:	bf08      	it	eq
 800655a:	462f      	moveq	r7, r5
 800655c:	2d10      	cmp	r5, #16
 800655e:	9306      	str	r3, [sp, #24]
 8006560:	46a8      	mov	r8, r5
 8006562:	bfa8      	it	ge
 8006564:	f04f 0810 	movge.w	r8, #16
 8006568:	f7f9 ffec 	bl	8000544 <__aeabi_ui2d>
 800656c:	2d09      	cmp	r5, #9
 800656e:	4682      	mov	sl, r0
 8006570:	468b      	mov	fp, r1
 8006572:	dd13      	ble.n	800659c <_strtod_l+0x3dc>
 8006574:	4b7b      	ldr	r3, [pc, #492]	; (8006764 <_strtod_l+0x5a4>)
 8006576:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800657a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800657e:	f7fa f85b 	bl	8000638 <__aeabi_dmul>
 8006582:	4682      	mov	sl, r0
 8006584:	4648      	mov	r0, r9
 8006586:	468b      	mov	fp, r1
 8006588:	f7f9 ffdc 	bl	8000544 <__aeabi_ui2d>
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
 8006590:	4650      	mov	r0, sl
 8006592:	4659      	mov	r1, fp
 8006594:	f7f9 fe9a 	bl	80002cc <__adddf3>
 8006598:	4682      	mov	sl, r0
 800659a:	468b      	mov	fp, r1
 800659c:	2d0f      	cmp	r5, #15
 800659e:	dc38      	bgt.n	8006612 <_strtod_l+0x452>
 80065a0:	9b06      	ldr	r3, [sp, #24]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	f43f ae50 	beq.w	8006248 <_strtod_l+0x88>
 80065a8:	dd24      	ble.n	80065f4 <_strtod_l+0x434>
 80065aa:	2b16      	cmp	r3, #22
 80065ac:	dc0b      	bgt.n	80065c6 <_strtod_l+0x406>
 80065ae:	496d      	ldr	r1, [pc, #436]	; (8006764 <_strtod_l+0x5a4>)
 80065b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065b8:	4652      	mov	r2, sl
 80065ba:	465b      	mov	r3, fp
 80065bc:	f7fa f83c 	bl	8000638 <__aeabi_dmul>
 80065c0:	4682      	mov	sl, r0
 80065c2:	468b      	mov	fp, r1
 80065c4:	e640      	b.n	8006248 <_strtod_l+0x88>
 80065c6:	9a06      	ldr	r2, [sp, #24]
 80065c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80065cc:	4293      	cmp	r3, r2
 80065ce:	db20      	blt.n	8006612 <_strtod_l+0x452>
 80065d0:	4c64      	ldr	r4, [pc, #400]	; (8006764 <_strtod_l+0x5a4>)
 80065d2:	f1c5 050f 	rsb	r5, r5, #15
 80065d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80065da:	4652      	mov	r2, sl
 80065dc:	465b      	mov	r3, fp
 80065de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065e2:	f7fa f829 	bl	8000638 <__aeabi_dmul>
 80065e6:	9b06      	ldr	r3, [sp, #24]
 80065e8:	1b5d      	subs	r5, r3, r5
 80065ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80065ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80065f2:	e7e3      	b.n	80065bc <_strtod_l+0x3fc>
 80065f4:	9b06      	ldr	r3, [sp, #24]
 80065f6:	3316      	adds	r3, #22
 80065f8:	db0b      	blt.n	8006612 <_strtod_l+0x452>
 80065fa:	9b05      	ldr	r3, [sp, #20]
 80065fc:	1b9e      	subs	r6, r3, r6
 80065fe:	4b59      	ldr	r3, [pc, #356]	; (8006764 <_strtod_l+0x5a4>)
 8006600:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8006604:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006608:	4650      	mov	r0, sl
 800660a:	4659      	mov	r1, fp
 800660c:	f7fa f93e 	bl	800088c <__aeabi_ddiv>
 8006610:	e7d6      	b.n	80065c0 <_strtod_l+0x400>
 8006612:	9b06      	ldr	r3, [sp, #24]
 8006614:	eba5 0808 	sub.w	r8, r5, r8
 8006618:	4498      	add	r8, r3
 800661a:	f1b8 0f00 	cmp.w	r8, #0
 800661e:	dd74      	ble.n	800670a <_strtod_l+0x54a>
 8006620:	f018 030f 	ands.w	r3, r8, #15
 8006624:	d00a      	beq.n	800663c <_strtod_l+0x47c>
 8006626:	494f      	ldr	r1, [pc, #316]	; (8006764 <_strtod_l+0x5a4>)
 8006628:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800662c:	4652      	mov	r2, sl
 800662e:	465b      	mov	r3, fp
 8006630:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006634:	f7fa f800 	bl	8000638 <__aeabi_dmul>
 8006638:	4682      	mov	sl, r0
 800663a:	468b      	mov	fp, r1
 800663c:	f038 080f 	bics.w	r8, r8, #15
 8006640:	d04f      	beq.n	80066e2 <_strtod_l+0x522>
 8006642:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006646:	dd22      	ble.n	800668e <_strtod_l+0x4ce>
 8006648:	2500      	movs	r5, #0
 800664a:	462e      	mov	r6, r5
 800664c:	9507      	str	r5, [sp, #28]
 800664e:	9505      	str	r5, [sp, #20]
 8006650:	2322      	movs	r3, #34	; 0x22
 8006652:	f8df b118 	ldr.w	fp, [pc, #280]	; 800676c <_strtod_l+0x5ac>
 8006656:	6023      	str	r3, [r4, #0]
 8006658:	f04f 0a00 	mov.w	sl, #0
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	2b00      	cmp	r3, #0
 8006660:	f43f adf2 	beq.w	8006248 <_strtod_l+0x88>
 8006664:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006666:	4620      	mov	r0, r4
 8006668:	f001 fe90 	bl	800838c <_Bfree>
 800666c:	9905      	ldr	r1, [sp, #20]
 800666e:	4620      	mov	r0, r4
 8006670:	f001 fe8c 	bl	800838c <_Bfree>
 8006674:	4631      	mov	r1, r6
 8006676:	4620      	mov	r0, r4
 8006678:	f001 fe88 	bl	800838c <_Bfree>
 800667c:	9907      	ldr	r1, [sp, #28]
 800667e:	4620      	mov	r0, r4
 8006680:	f001 fe84 	bl	800838c <_Bfree>
 8006684:	4629      	mov	r1, r5
 8006686:	4620      	mov	r0, r4
 8006688:	f001 fe80 	bl	800838c <_Bfree>
 800668c:	e5dc      	b.n	8006248 <_strtod_l+0x88>
 800668e:	4b36      	ldr	r3, [pc, #216]	; (8006768 <_strtod_l+0x5a8>)
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	2300      	movs	r3, #0
 8006694:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006698:	4650      	mov	r0, sl
 800669a:	4659      	mov	r1, fp
 800669c:	4699      	mov	r9, r3
 800669e:	f1b8 0f01 	cmp.w	r8, #1
 80066a2:	dc21      	bgt.n	80066e8 <_strtod_l+0x528>
 80066a4:	b10b      	cbz	r3, 80066aa <_strtod_l+0x4ea>
 80066a6:	4682      	mov	sl, r0
 80066a8:	468b      	mov	fp, r1
 80066aa:	4b2f      	ldr	r3, [pc, #188]	; (8006768 <_strtod_l+0x5a8>)
 80066ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80066b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80066b4:	4652      	mov	r2, sl
 80066b6:	465b      	mov	r3, fp
 80066b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80066bc:	f7f9 ffbc 	bl	8000638 <__aeabi_dmul>
 80066c0:	4b2a      	ldr	r3, [pc, #168]	; (800676c <_strtod_l+0x5ac>)
 80066c2:	460a      	mov	r2, r1
 80066c4:	400b      	ands	r3, r1
 80066c6:	492a      	ldr	r1, [pc, #168]	; (8006770 <_strtod_l+0x5b0>)
 80066c8:	428b      	cmp	r3, r1
 80066ca:	4682      	mov	sl, r0
 80066cc:	d8bc      	bhi.n	8006648 <_strtod_l+0x488>
 80066ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80066d2:	428b      	cmp	r3, r1
 80066d4:	bf86      	itte	hi
 80066d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8006774 <_strtod_l+0x5b4>
 80066da:	f04f 3aff 	movhi.w	sl, #4294967295
 80066de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80066e2:	2300      	movs	r3, #0
 80066e4:	9304      	str	r3, [sp, #16]
 80066e6:	e084      	b.n	80067f2 <_strtod_l+0x632>
 80066e8:	f018 0f01 	tst.w	r8, #1
 80066ec:	d005      	beq.n	80066fa <_strtod_l+0x53a>
 80066ee:	9b04      	ldr	r3, [sp, #16]
 80066f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f4:	f7f9 ffa0 	bl	8000638 <__aeabi_dmul>
 80066f8:	2301      	movs	r3, #1
 80066fa:	9a04      	ldr	r2, [sp, #16]
 80066fc:	3208      	adds	r2, #8
 80066fe:	f109 0901 	add.w	r9, r9, #1
 8006702:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006706:	9204      	str	r2, [sp, #16]
 8006708:	e7c9      	b.n	800669e <_strtod_l+0x4de>
 800670a:	d0ea      	beq.n	80066e2 <_strtod_l+0x522>
 800670c:	f1c8 0800 	rsb	r8, r8, #0
 8006710:	f018 020f 	ands.w	r2, r8, #15
 8006714:	d00a      	beq.n	800672c <_strtod_l+0x56c>
 8006716:	4b13      	ldr	r3, [pc, #76]	; (8006764 <_strtod_l+0x5a4>)
 8006718:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800671c:	4650      	mov	r0, sl
 800671e:	4659      	mov	r1, fp
 8006720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006724:	f7fa f8b2 	bl	800088c <__aeabi_ddiv>
 8006728:	4682      	mov	sl, r0
 800672a:	468b      	mov	fp, r1
 800672c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006730:	d0d7      	beq.n	80066e2 <_strtod_l+0x522>
 8006732:	f1b8 0f1f 	cmp.w	r8, #31
 8006736:	dd1f      	ble.n	8006778 <_strtod_l+0x5b8>
 8006738:	2500      	movs	r5, #0
 800673a:	462e      	mov	r6, r5
 800673c:	9507      	str	r5, [sp, #28]
 800673e:	9505      	str	r5, [sp, #20]
 8006740:	2322      	movs	r3, #34	; 0x22
 8006742:	f04f 0a00 	mov.w	sl, #0
 8006746:	f04f 0b00 	mov.w	fp, #0
 800674a:	6023      	str	r3, [r4, #0]
 800674c:	e786      	b.n	800665c <_strtod_l+0x49c>
 800674e:	bf00      	nop
 8006750:	08009ddd 	.word	0x08009ddd
 8006754:	08009e20 	.word	0x08009e20
 8006758:	08009dd5 	.word	0x08009dd5
 800675c:	08009f64 	.word	0x08009f64
 8006760:	0800a210 	.word	0x0800a210
 8006764:	0800a0f0 	.word	0x0800a0f0
 8006768:	0800a0c8 	.word	0x0800a0c8
 800676c:	7ff00000 	.word	0x7ff00000
 8006770:	7ca00000 	.word	0x7ca00000
 8006774:	7fefffff 	.word	0x7fefffff
 8006778:	f018 0310 	ands.w	r3, r8, #16
 800677c:	bf18      	it	ne
 800677e:	236a      	movne	r3, #106	; 0x6a
 8006780:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006b30 <_strtod_l+0x970>
 8006784:	9304      	str	r3, [sp, #16]
 8006786:	4650      	mov	r0, sl
 8006788:	4659      	mov	r1, fp
 800678a:	2300      	movs	r3, #0
 800678c:	f018 0f01 	tst.w	r8, #1
 8006790:	d004      	beq.n	800679c <_strtod_l+0x5dc>
 8006792:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006796:	f7f9 ff4f 	bl	8000638 <__aeabi_dmul>
 800679a:	2301      	movs	r3, #1
 800679c:	ea5f 0868 	movs.w	r8, r8, asr #1
 80067a0:	f109 0908 	add.w	r9, r9, #8
 80067a4:	d1f2      	bne.n	800678c <_strtod_l+0x5cc>
 80067a6:	b10b      	cbz	r3, 80067ac <_strtod_l+0x5ec>
 80067a8:	4682      	mov	sl, r0
 80067aa:	468b      	mov	fp, r1
 80067ac:	9b04      	ldr	r3, [sp, #16]
 80067ae:	b1c3      	cbz	r3, 80067e2 <_strtod_l+0x622>
 80067b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80067b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	4659      	mov	r1, fp
 80067bc:	dd11      	ble.n	80067e2 <_strtod_l+0x622>
 80067be:	2b1f      	cmp	r3, #31
 80067c0:	f340 8124 	ble.w	8006a0c <_strtod_l+0x84c>
 80067c4:	2b34      	cmp	r3, #52	; 0x34
 80067c6:	bfde      	ittt	le
 80067c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80067cc:	f04f 33ff 	movle.w	r3, #4294967295
 80067d0:	fa03 f202 	lslle.w	r2, r3, r2
 80067d4:	f04f 0a00 	mov.w	sl, #0
 80067d8:	bfcc      	ite	gt
 80067da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80067de:	ea02 0b01 	andle.w	fp, r2, r1
 80067e2:	2200      	movs	r2, #0
 80067e4:	2300      	movs	r3, #0
 80067e6:	4650      	mov	r0, sl
 80067e8:	4659      	mov	r1, fp
 80067ea:	f7fa f98d 	bl	8000b08 <__aeabi_dcmpeq>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d1a2      	bne.n	8006738 <_strtod_l+0x578>
 80067f2:	9b07      	ldr	r3, [sp, #28]
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	9908      	ldr	r1, [sp, #32]
 80067f8:	462b      	mov	r3, r5
 80067fa:	463a      	mov	r2, r7
 80067fc:	4620      	mov	r0, r4
 80067fe:	f001 fe2d 	bl	800845c <__s2b>
 8006802:	9007      	str	r0, [sp, #28]
 8006804:	2800      	cmp	r0, #0
 8006806:	f43f af1f 	beq.w	8006648 <_strtod_l+0x488>
 800680a:	9b05      	ldr	r3, [sp, #20]
 800680c:	1b9e      	subs	r6, r3, r6
 800680e:	9b06      	ldr	r3, [sp, #24]
 8006810:	2b00      	cmp	r3, #0
 8006812:	bfb4      	ite	lt
 8006814:	4633      	movlt	r3, r6
 8006816:	2300      	movge	r3, #0
 8006818:	930c      	str	r3, [sp, #48]	; 0x30
 800681a:	9b06      	ldr	r3, [sp, #24]
 800681c:	2500      	movs	r5, #0
 800681e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006822:	9312      	str	r3, [sp, #72]	; 0x48
 8006824:	462e      	mov	r6, r5
 8006826:	9b07      	ldr	r3, [sp, #28]
 8006828:	4620      	mov	r0, r4
 800682a:	6859      	ldr	r1, [r3, #4]
 800682c:	f001 fd6e 	bl	800830c <_Balloc>
 8006830:	9005      	str	r0, [sp, #20]
 8006832:	2800      	cmp	r0, #0
 8006834:	f43f af0c 	beq.w	8006650 <_strtod_l+0x490>
 8006838:	9b07      	ldr	r3, [sp, #28]
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	3202      	adds	r2, #2
 800683e:	f103 010c 	add.w	r1, r3, #12
 8006842:	0092      	lsls	r2, r2, #2
 8006844:	300c      	adds	r0, #12
 8006846:	f001 fd53 	bl	80082f0 <memcpy>
 800684a:	ec4b ab10 	vmov	d0, sl, fp
 800684e:	aa1a      	add	r2, sp, #104	; 0x68
 8006850:	a919      	add	r1, sp, #100	; 0x64
 8006852:	4620      	mov	r0, r4
 8006854:	f002 f948 	bl	8008ae8 <__d2b>
 8006858:	ec4b ab18 	vmov	d8, sl, fp
 800685c:	9018      	str	r0, [sp, #96]	; 0x60
 800685e:	2800      	cmp	r0, #0
 8006860:	f43f aef6 	beq.w	8006650 <_strtod_l+0x490>
 8006864:	2101      	movs	r1, #1
 8006866:	4620      	mov	r0, r4
 8006868:	f001 fe92 	bl	8008590 <__i2b>
 800686c:	4606      	mov	r6, r0
 800686e:	2800      	cmp	r0, #0
 8006870:	f43f aeee 	beq.w	8006650 <_strtod_l+0x490>
 8006874:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006876:	9904      	ldr	r1, [sp, #16]
 8006878:	2b00      	cmp	r3, #0
 800687a:	bfab      	itete	ge
 800687c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800687e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006880:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006882:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006886:	bfac      	ite	ge
 8006888:	eb03 0902 	addge.w	r9, r3, r2
 800688c:	1ad7      	sublt	r7, r2, r3
 800688e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006890:	eba3 0801 	sub.w	r8, r3, r1
 8006894:	4490      	add	r8, r2
 8006896:	4ba1      	ldr	r3, [pc, #644]	; (8006b1c <_strtod_l+0x95c>)
 8006898:	f108 38ff 	add.w	r8, r8, #4294967295
 800689c:	4598      	cmp	r8, r3
 800689e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80068a2:	f280 80c7 	bge.w	8006a34 <_strtod_l+0x874>
 80068a6:	eba3 0308 	sub.w	r3, r3, r8
 80068aa:	2b1f      	cmp	r3, #31
 80068ac:	eba2 0203 	sub.w	r2, r2, r3
 80068b0:	f04f 0101 	mov.w	r1, #1
 80068b4:	f300 80b1 	bgt.w	8006a1a <_strtod_l+0x85a>
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	930d      	str	r3, [sp, #52]	; 0x34
 80068be:	2300      	movs	r3, #0
 80068c0:	9308      	str	r3, [sp, #32]
 80068c2:	eb09 0802 	add.w	r8, r9, r2
 80068c6:	9b04      	ldr	r3, [sp, #16]
 80068c8:	45c1      	cmp	r9, r8
 80068ca:	4417      	add	r7, r2
 80068cc:	441f      	add	r7, r3
 80068ce:	464b      	mov	r3, r9
 80068d0:	bfa8      	it	ge
 80068d2:	4643      	movge	r3, r8
 80068d4:	42bb      	cmp	r3, r7
 80068d6:	bfa8      	it	ge
 80068d8:	463b      	movge	r3, r7
 80068da:	2b00      	cmp	r3, #0
 80068dc:	bfc2      	ittt	gt
 80068de:	eba8 0803 	subgt.w	r8, r8, r3
 80068e2:	1aff      	subgt	r7, r7, r3
 80068e4:	eba9 0903 	subgt.w	r9, r9, r3
 80068e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	dd17      	ble.n	800691e <_strtod_l+0x75e>
 80068ee:	4631      	mov	r1, r6
 80068f0:	461a      	mov	r2, r3
 80068f2:	4620      	mov	r0, r4
 80068f4:	f001 ff0c 	bl	8008710 <__pow5mult>
 80068f8:	4606      	mov	r6, r0
 80068fa:	2800      	cmp	r0, #0
 80068fc:	f43f aea8 	beq.w	8006650 <_strtod_l+0x490>
 8006900:	4601      	mov	r1, r0
 8006902:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006904:	4620      	mov	r0, r4
 8006906:	f001 fe59 	bl	80085bc <__multiply>
 800690a:	900b      	str	r0, [sp, #44]	; 0x2c
 800690c:	2800      	cmp	r0, #0
 800690e:	f43f ae9f 	beq.w	8006650 <_strtod_l+0x490>
 8006912:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006914:	4620      	mov	r0, r4
 8006916:	f001 fd39 	bl	800838c <_Bfree>
 800691a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800691c:	9318      	str	r3, [sp, #96]	; 0x60
 800691e:	f1b8 0f00 	cmp.w	r8, #0
 8006922:	f300 808c 	bgt.w	8006a3e <_strtod_l+0x87e>
 8006926:	9b06      	ldr	r3, [sp, #24]
 8006928:	2b00      	cmp	r3, #0
 800692a:	dd08      	ble.n	800693e <_strtod_l+0x77e>
 800692c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800692e:	9905      	ldr	r1, [sp, #20]
 8006930:	4620      	mov	r0, r4
 8006932:	f001 feed 	bl	8008710 <__pow5mult>
 8006936:	9005      	str	r0, [sp, #20]
 8006938:	2800      	cmp	r0, #0
 800693a:	f43f ae89 	beq.w	8006650 <_strtod_l+0x490>
 800693e:	2f00      	cmp	r7, #0
 8006940:	dd08      	ble.n	8006954 <_strtod_l+0x794>
 8006942:	9905      	ldr	r1, [sp, #20]
 8006944:	463a      	mov	r2, r7
 8006946:	4620      	mov	r0, r4
 8006948:	f001 ff3c 	bl	80087c4 <__lshift>
 800694c:	9005      	str	r0, [sp, #20]
 800694e:	2800      	cmp	r0, #0
 8006950:	f43f ae7e 	beq.w	8006650 <_strtod_l+0x490>
 8006954:	f1b9 0f00 	cmp.w	r9, #0
 8006958:	dd08      	ble.n	800696c <_strtod_l+0x7ac>
 800695a:	4631      	mov	r1, r6
 800695c:	464a      	mov	r2, r9
 800695e:	4620      	mov	r0, r4
 8006960:	f001 ff30 	bl	80087c4 <__lshift>
 8006964:	4606      	mov	r6, r0
 8006966:	2800      	cmp	r0, #0
 8006968:	f43f ae72 	beq.w	8006650 <_strtod_l+0x490>
 800696c:	9a05      	ldr	r2, [sp, #20]
 800696e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006970:	4620      	mov	r0, r4
 8006972:	f001 ffb3 	bl	80088dc <__mdiff>
 8006976:	4605      	mov	r5, r0
 8006978:	2800      	cmp	r0, #0
 800697a:	f43f ae69 	beq.w	8006650 <_strtod_l+0x490>
 800697e:	68c3      	ldr	r3, [r0, #12]
 8006980:	930b      	str	r3, [sp, #44]	; 0x2c
 8006982:	2300      	movs	r3, #0
 8006984:	60c3      	str	r3, [r0, #12]
 8006986:	4631      	mov	r1, r6
 8006988:	f001 ff8c 	bl	80088a4 <__mcmp>
 800698c:	2800      	cmp	r0, #0
 800698e:	da60      	bge.n	8006a52 <_strtod_l+0x892>
 8006990:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006992:	ea53 030a 	orrs.w	r3, r3, sl
 8006996:	f040 8082 	bne.w	8006a9e <_strtod_l+0x8de>
 800699a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d17d      	bne.n	8006a9e <_strtod_l+0x8de>
 80069a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80069a6:	0d1b      	lsrs	r3, r3, #20
 80069a8:	051b      	lsls	r3, r3, #20
 80069aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80069ae:	d976      	bls.n	8006a9e <_strtod_l+0x8de>
 80069b0:	696b      	ldr	r3, [r5, #20]
 80069b2:	b913      	cbnz	r3, 80069ba <_strtod_l+0x7fa>
 80069b4:	692b      	ldr	r3, [r5, #16]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	dd71      	ble.n	8006a9e <_strtod_l+0x8de>
 80069ba:	4629      	mov	r1, r5
 80069bc:	2201      	movs	r2, #1
 80069be:	4620      	mov	r0, r4
 80069c0:	f001 ff00 	bl	80087c4 <__lshift>
 80069c4:	4631      	mov	r1, r6
 80069c6:	4605      	mov	r5, r0
 80069c8:	f001 ff6c 	bl	80088a4 <__mcmp>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	dd66      	ble.n	8006a9e <_strtod_l+0x8de>
 80069d0:	9904      	ldr	r1, [sp, #16]
 80069d2:	4a53      	ldr	r2, [pc, #332]	; (8006b20 <_strtod_l+0x960>)
 80069d4:	465b      	mov	r3, fp
 80069d6:	2900      	cmp	r1, #0
 80069d8:	f000 8081 	beq.w	8006ade <_strtod_l+0x91e>
 80069dc:	ea02 010b 	and.w	r1, r2, fp
 80069e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80069e4:	dc7b      	bgt.n	8006ade <_strtod_l+0x91e>
 80069e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80069ea:	f77f aea9 	ble.w	8006740 <_strtod_l+0x580>
 80069ee:	4b4d      	ldr	r3, [pc, #308]	; (8006b24 <_strtod_l+0x964>)
 80069f0:	4650      	mov	r0, sl
 80069f2:	4659      	mov	r1, fp
 80069f4:	2200      	movs	r2, #0
 80069f6:	f7f9 fe1f 	bl	8000638 <__aeabi_dmul>
 80069fa:	460b      	mov	r3, r1
 80069fc:	4303      	orrs	r3, r0
 80069fe:	bf08      	it	eq
 8006a00:	2322      	moveq	r3, #34	; 0x22
 8006a02:	4682      	mov	sl, r0
 8006a04:	468b      	mov	fp, r1
 8006a06:	bf08      	it	eq
 8006a08:	6023      	streq	r3, [r4, #0]
 8006a0a:	e62b      	b.n	8006664 <_strtod_l+0x4a4>
 8006a0c:	f04f 32ff 	mov.w	r2, #4294967295
 8006a10:	fa02 f303 	lsl.w	r3, r2, r3
 8006a14:	ea03 0a0a 	and.w	sl, r3, sl
 8006a18:	e6e3      	b.n	80067e2 <_strtod_l+0x622>
 8006a1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006a1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006a22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006a26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006a2a:	fa01 f308 	lsl.w	r3, r1, r8
 8006a2e:	9308      	str	r3, [sp, #32]
 8006a30:	910d      	str	r1, [sp, #52]	; 0x34
 8006a32:	e746      	b.n	80068c2 <_strtod_l+0x702>
 8006a34:	2300      	movs	r3, #0
 8006a36:	9308      	str	r3, [sp, #32]
 8006a38:	2301      	movs	r3, #1
 8006a3a:	930d      	str	r3, [sp, #52]	; 0x34
 8006a3c:	e741      	b.n	80068c2 <_strtod_l+0x702>
 8006a3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006a40:	4642      	mov	r2, r8
 8006a42:	4620      	mov	r0, r4
 8006a44:	f001 febe 	bl	80087c4 <__lshift>
 8006a48:	9018      	str	r0, [sp, #96]	; 0x60
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	f47f af6b 	bne.w	8006926 <_strtod_l+0x766>
 8006a50:	e5fe      	b.n	8006650 <_strtod_l+0x490>
 8006a52:	465f      	mov	r7, fp
 8006a54:	d16e      	bne.n	8006b34 <_strtod_l+0x974>
 8006a56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006a5c:	b342      	cbz	r2, 8006ab0 <_strtod_l+0x8f0>
 8006a5e:	4a32      	ldr	r2, [pc, #200]	; (8006b28 <_strtod_l+0x968>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d128      	bne.n	8006ab6 <_strtod_l+0x8f6>
 8006a64:	9b04      	ldr	r3, [sp, #16]
 8006a66:	4651      	mov	r1, sl
 8006a68:	b1eb      	cbz	r3, 8006aa6 <_strtod_l+0x8e6>
 8006a6a:	4b2d      	ldr	r3, [pc, #180]	; (8006b20 <_strtod_l+0x960>)
 8006a6c:	403b      	ands	r3, r7
 8006a6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a72:	f04f 32ff 	mov.w	r2, #4294967295
 8006a76:	d819      	bhi.n	8006aac <_strtod_l+0x8ec>
 8006a78:	0d1b      	lsrs	r3, r3, #20
 8006a7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	4299      	cmp	r1, r3
 8006a84:	d117      	bne.n	8006ab6 <_strtod_l+0x8f6>
 8006a86:	4b29      	ldr	r3, [pc, #164]	; (8006b2c <_strtod_l+0x96c>)
 8006a88:	429f      	cmp	r7, r3
 8006a8a:	d102      	bne.n	8006a92 <_strtod_l+0x8d2>
 8006a8c:	3101      	adds	r1, #1
 8006a8e:	f43f addf 	beq.w	8006650 <_strtod_l+0x490>
 8006a92:	4b23      	ldr	r3, [pc, #140]	; (8006b20 <_strtod_l+0x960>)
 8006a94:	403b      	ands	r3, r7
 8006a96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006a9a:	f04f 0a00 	mov.w	sl, #0
 8006a9e:	9b04      	ldr	r3, [sp, #16]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d1a4      	bne.n	80069ee <_strtod_l+0x82e>
 8006aa4:	e5de      	b.n	8006664 <_strtod_l+0x4a4>
 8006aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aaa:	e7ea      	b.n	8006a82 <_strtod_l+0x8c2>
 8006aac:	4613      	mov	r3, r2
 8006aae:	e7e8      	b.n	8006a82 <_strtod_l+0x8c2>
 8006ab0:	ea53 030a 	orrs.w	r3, r3, sl
 8006ab4:	d08c      	beq.n	80069d0 <_strtod_l+0x810>
 8006ab6:	9b08      	ldr	r3, [sp, #32]
 8006ab8:	b1db      	cbz	r3, 8006af2 <_strtod_l+0x932>
 8006aba:	423b      	tst	r3, r7
 8006abc:	d0ef      	beq.n	8006a9e <_strtod_l+0x8de>
 8006abe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac0:	9a04      	ldr	r2, [sp, #16]
 8006ac2:	4650      	mov	r0, sl
 8006ac4:	4659      	mov	r1, fp
 8006ac6:	b1c3      	cbz	r3, 8006afa <_strtod_l+0x93a>
 8006ac8:	f7ff fb5c 	bl	8006184 <sulp>
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
 8006ad0:	ec51 0b18 	vmov	r0, r1, d8
 8006ad4:	f7f9 fbfa 	bl	80002cc <__adddf3>
 8006ad8:	4682      	mov	sl, r0
 8006ada:	468b      	mov	fp, r1
 8006adc:	e7df      	b.n	8006a9e <_strtod_l+0x8de>
 8006ade:	4013      	ands	r3, r2
 8006ae0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006ae4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006ae8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006aec:	f04f 3aff 	mov.w	sl, #4294967295
 8006af0:	e7d5      	b.n	8006a9e <_strtod_l+0x8de>
 8006af2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006af4:	ea13 0f0a 	tst.w	r3, sl
 8006af8:	e7e0      	b.n	8006abc <_strtod_l+0x8fc>
 8006afa:	f7ff fb43 	bl	8006184 <sulp>
 8006afe:	4602      	mov	r2, r0
 8006b00:	460b      	mov	r3, r1
 8006b02:	ec51 0b18 	vmov	r0, r1, d8
 8006b06:	f7f9 fbdf 	bl	80002c8 <__aeabi_dsub>
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	4682      	mov	sl, r0
 8006b10:	468b      	mov	fp, r1
 8006b12:	f7f9 fff9 	bl	8000b08 <__aeabi_dcmpeq>
 8006b16:	2800      	cmp	r0, #0
 8006b18:	d0c1      	beq.n	8006a9e <_strtod_l+0x8de>
 8006b1a:	e611      	b.n	8006740 <_strtod_l+0x580>
 8006b1c:	fffffc02 	.word	0xfffffc02
 8006b20:	7ff00000 	.word	0x7ff00000
 8006b24:	39500000 	.word	0x39500000
 8006b28:	000fffff 	.word	0x000fffff
 8006b2c:	7fefffff 	.word	0x7fefffff
 8006b30:	08009e38 	.word	0x08009e38
 8006b34:	4631      	mov	r1, r6
 8006b36:	4628      	mov	r0, r5
 8006b38:	f002 f832 	bl	8008ba0 <__ratio>
 8006b3c:	ec59 8b10 	vmov	r8, r9, d0
 8006b40:	ee10 0a10 	vmov	r0, s0
 8006b44:	2200      	movs	r2, #0
 8006b46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7f9 fff0 	bl	8000b30 <__aeabi_dcmple>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d07a      	beq.n	8006c4a <_strtod_l+0xa8a>
 8006b54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d04a      	beq.n	8006bf0 <_strtod_l+0xa30>
 8006b5a:	4b95      	ldr	r3, [pc, #596]	; (8006db0 <_strtod_l+0xbf0>)
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006b62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006db0 <_strtod_l+0xbf0>
 8006b66:	f04f 0800 	mov.w	r8, #0
 8006b6a:	4b92      	ldr	r3, [pc, #584]	; (8006db4 <_strtod_l+0xbf4>)
 8006b6c:	403b      	ands	r3, r7
 8006b6e:	930d      	str	r3, [sp, #52]	; 0x34
 8006b70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b72:	4b91      	ldr	r3, [pc, #580]	; (8006db8 <_strtod_l+0xbf8>)
 8006b74:	429a      	cmp	r2, r3
 8006b76:	f040 80b0 	bne.w	8006cda <_strtod_l+0xb1a>
 8006b7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006b82:	ec4b ab10 	vmov	d0, sl, fp
 8006b86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b8a:	f001 ff31 	bl	80089f0 <__ulp>
 8006b8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006b92:	ec53 2b10 	vmov	r2, r3, d0
 8006b96:	f7f9 fd4f 	bl	8000638 <__aeabi_dmul>
 8006b9a:	4652      	mov	r2, sl
 8006b9c:	465b      	mov	r3, fp
 8006b9e:	f7f9 fb95 	bl	80002cc <__adddf3>
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4983      	ldr	r1, [pc, #524]	; (8006db4 <_strtod_l+0xbf4>)
 8006ba6:	4a85      	ldr	r2, [pc, #532]	; (8006dbc <_strtod_l+0xbfc>)
 8006ba8:	4019      	ands	r1, r3
 8006baa:	4291      	cmp	r1, r2
 8006bac:	4682      	mov	sl, r0
 8006bae:	d960      	bls.n	8006c72 <_strtod_l+0xab2>
 8006bb0:	ee18 3a90 	vmov	r3, s17
 8006bb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d104      	bne.n	8006bc6 <_strtod_l+0xa06>
 8006bbc:	ee18 3a10 	vmov	r3, s16
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	f43f ad45 	beq.w	8006650 <_strtod_l+0x490>
 8006bc6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006dc8 <_strtod_l+0xc08>
 8006bca:	f04f 3aff 	mov.w	sl, #4294967295
 8006bce:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006bd0:	4620      	mov	r0, r4
 8006bd2:	f001 fbdb 	bl	800838c <_Bfree>
 8006bd6:	9905      	ldr	r1, [sp, #20]
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f001 fbd7 	bl	800838c <_Bfree>
 8006bde:	4631      	mov	r1, r6
 8006be0:	4620      	mov	r0, r4
 8006be2:	f001 fbd3 	bl	800838c <_Bfree>
 8006be6:	4629      	mov	r1, r5
 8006be8:	4620      	mov	r0, r4
 8006bea:	f001 fbcf 	bl	800838c <_Bfree>
 8006bee:	e61a      	b.n	8006826 <_strtod_l+0x666>
 8006bf0:	f1ba 0f00 	cmp.w	sl, #0
 8006bf4:	d11b      	bne.n	8006c2e <_strtod_l+0xa6e>
 8006bf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bfa:	b9f3      	cbnz	r3, 8006c3a <_strtod_l+0xa7a>
 8006bfc:	4b6c      	ldr	r3, [pc, #432]	; (8006db0 <_strtod_l+0xbf0>)
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4640      	mov	r0, r8
 8006c02:	4649      	mov	r1, r9
 8006c04:	f7f9 ff8a 	bl	8000b1c <__aeabi_dcmplt>
 8006c08:	b9d0      	cbnz	r0, 8006c40 <_strtod_l+0xa80>
 8006c0a:	4640      	mov	r0, r8
 8006c0c:	4649      	mov	r1, r9
 8006c0e:	4b6c      	ldr	r3, [pc, #432]	; (8006dc0 <_strtod_l+0xc00>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	f7f9 fd11 	bl	8000638 <__aeabi_dmul>
 8006c16:	4680      	mov	r8, r0
 8006c18:	4689      	mov	r9, r1
 8006c1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006c1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006c22:	9315      	str	r3, [sp, #84]	; 0x54
 8006c24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006c28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c2c:	e79d      	b.n	8006b6a <_strtod_l+0x9aa>
 8006c2e:	f1ba 0f01 	cmp.w	sl, #1
 8006c32:	d102      	bne.n	8006c3a <_strtod_l+0xa7a>
 8006c34:	2f00      	cmp	r7, #0
 8006c36:	f43f ad83 	beq.w	8006740 <_strtod_l+0x580>
 8006c3a:	4b62      	ldr	r3, [pc, #392]	; (8006dc4 <_strtod_l+0xc04>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	e78e      	b.n	8006b5e <_strtod_l+0x99e>
 8006c40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006dc0 <_strtod_l+0xc00>
 8006c44:	f04f 0800 	mov.w	r8, #0
 8006c48:	e7e7      	b.n	8006c1a <_strtod_l+0xa5a>
 8006c4a:	4b5d      	ldr	r3, [pc, #372]	; (8006dc0 <_strtod_l+0xc00>)
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	4649      	mov	r1, r9
 8006c50:	2200      	movs	r2, #0
 8006c52:	f7f9 fcf1 	bl	8000638 <__aeabi_dmul>
 8006c56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c58:	4680      	mov	r8, r0
 8006c5a:	4689      	mov	r9, r1
 8006c5c:	b933      	cbnz	r3, 8006c6c <_strtod_l+0xaac>
 8006c5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c62:	900e      	str	r0, [sp, #56]	; 0x38
 8006c64:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8006c6a:	e7dd      	b.n	8006c28 <_strtod_l+0xa68>
 8006c6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006c70:	e7f9      	b.n	8006c66 <_strtod_l+0xaa6>
 8006c72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006c76:	9b04      	ldr	r3, [sp, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1a8      	bne.n	8006bce <_strtod_l+0xa0e>
 8006c7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006c80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c82:	0d1b      	lsrs	r3, r3, #20
 8006c84:	051b      	lsls	r3, r3, #20
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d1a1      	bne.n	8006bce <_strtod_l+0xa0e>
 8006c8a:	4640      	mov	r0, r8
 8006c8c:	4649      	mov	r1, r9
 8006c8e:	f7fa f883 	bl	8000d98 <__aeabi_d2lz>
 8006c92:	f7f9 fca3 	bl	80005dc <__aeabi_l2d>
 8006c96:	4602      	mov	r2, r0
 8006c98:	460b      	mov	r3, r1
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	4649      	mov	r1, r9
 8006c9e:	f7f9 fb13 	bl	80002c8 <__aeabi_dsub>
 8006ca2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ca4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006ca8:	ea43 030a 	orr.w	r3, r3, sl
 8006cac:	4313      	orrs	r3, r2
 8006cae:	4680      	mov	r8, r0
 8006cb0:	4689      	mov	r9, r1
 8006cb2:	d055      	beq.n	8006d60 <_strtod_l+0xba0>
 8006cb4:	a336      	add	r3, pc, #216	; (adr r3, 8006d90 <_strtod_l+0xbd0>)
 8006cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cba:	f7f9 ff2f 	bl	8000b1c <__aeabi_dcmplt>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f47f acd0 	bne.w	8006664 <_strtod_l+0x4a4>
 8006cc4:	a334      	add	r3, pc, #208	; (adr r3, 8006d98 <_strtod_l+0xbd8>)
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	4640      	mov	r0, r8
 8006ccc:	4649      	mov	r1, r9
 8006cce:	f7f9 ff43 	bl	8000b58 <__aeabi_dcmpgt>
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	f43f af7b 	beq.w	8006bce <_strtod_l+0xa0e>
 8006cd8:	e4c4      	b.n	8006664 <_strtod_l+0x4a4>
 8006cda:	9b04      	ldr	r3, [sp, #16]
 8006cdc:	b333      	cbz	r3, 8006d2c <_strtod_l+0xb6c>
 8006cde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ce0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006ce4:	d822      	bhi.n	8006d2c <_strtod_l+0xb6c>
 8006ce6:	a32e      	add	r3, pc, #184	; (adr r3, 8006da0 <_strtod_l+0xbe0>)
 8006ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cec:	4640      	mov	r0, r8
 8006cee:	4649      	mov	r1, r9
 8006cf0:	f7f9 ff1e 	bl	8000b30 <__aeabi_dcmple>
 8006cf4:	b1a0      	cbz	r0, 8006d20 <_strtod_l+0xb60>
 8006cf6:	4649      	mov	r1, r9
 8006cf8:	4640      	mov	r0, r8
 8006cfa:	f7f9 ff75 	bl	8000be8 <__aeabi_d2uiz>
 8006cfe:	2801      	cmp	r0, #1
 8006d00:	bf38      	it	cc
 8006d02:	2001      	movcc	r0, #1
 8006d04:	f7f9 fc1e 	bl	8000544 <__aeabi_ui2d>
 8006d08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d0a:	4680      	mov	r8, r0
 8006d0c:	4689      	mov	r9, r1
 8006d0e:	bb23      	cbnz	r3, 8006d5a <_strtod_l+0xb9a>
 8006d10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006d14:	9010      	str	r0, [sp, #64]	; 0x40
 8006d16:	9311      	str	r3, [sp, #68]	; 0x44
 8006d18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006d1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d24:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006d28:	1a9b      	subs	r3, r3, r2
 8006d2a:	9309      	str	r3, [sp, #36]	; 0x24
 8006d2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006d30:	eeb0 0a48 	vmov.f32	s0, s16
 8006d34:	eef0 0a68 	vmov.f32	s1, s17
 8006d38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006d3c:	f001 fe58 	bl	80089f0 <__ulp>
 8006d40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006d44:	ec53 2b10 	vmov	r2, r3, d0
 8006d48:	f7f9 fc76 	bl	8000638 <__aeabi_dmul>
 8006d4c:	ec53 2b18 	vmov	r2, r3, d8
 8006d50:	f7f9 fabc 	bl	80002cc <__adddf3>
 8006d54:	4682      	mov	sl, r0
 8006d56:	468b      	mov	fp, r1
 8006d58:	e78d      	b.n	8006c76 <_strtod_l+0xab6>
 8006d5a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8006d5e:	e7db      	b.n	8006d18 <_strtod_l+0xb58>
 8006d60:	a311      	add	r3, pc, #68	; (adr r3, 8006da8 <_strtod_l+0xbe8>)
 8006d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d66:	f7f9 fed9 	bl	8000b1c <__aeabi_dcmplt>
 8006d6a:	e7b2      	b.n	8006cd2 <_strtod_l+0xb12>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	930a      	str	r3, [sp, #40]	; 0x28
 8006d70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006d72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	f7ff ba6b 	b.w	8006250 <_strtod_l+0x90>
 8006d7a:	2a65      	cmp	r2, #101	; 0x65
 8006d7c:	f43f ab5f 	beq.w	800643e <_strtod_l+0x27e>
 8006d80:	2a45      	cmp	r2, #69	; 0x45
 8006d82:	f43f ab5c 	beq.w	800643e <_strtod_l+0x27e>
 8006d86:	2301      	movs	r3, #1
 8006d88:	f7ff bb94 	b.w	80064b4 <_strtod_l+0x2f4>
 8006d8c:	f3af 8000 	nop.w
 8006d90:	94a03595 	.word	0x94a03595
 8006d94:	3fdfffff 	.word	0x3fdfffff
 8006d98:	35afe535 	.word	0x35afe535
 8006d9c:	3fe00000 	.word	0x3fe00000
 8006da0:	ffc00000 	.word	0xffc00000
 8006da4:	41dfffff 	.word	0x41dfffff
 8006da8:	94a03595 	.word	0x94a03595
 8006dac:	3fcfffff 	.word	0x3fcfffff
 8006db0:	3ff00000 	.word	0x3ff00000
 8006db4:	7ff00000 	.word	0x7ff00000
 8006db8:	7fe00000 	.word	0x7fe00000
 8006dbc:	7c9fffff 	.word	0x7c9fffff
 8006dc0:	3fe00000 	.word	0x3fe00000
 8006dc4:	bff00000 	.word	0xbff00000
 8006dc8:	7fefffff 	.word	0x7fefffff

08006dcc <_strtod_r>:
 8006dcc:	4b01      	ldr	r3, [pc, #4]	; (8006dd4 <_strtod_r+0x8>)
 8006dce:	f7ff b9f7 	b.w	80061c0 <_strtod_l>
 8006dd2:	bf00      	nop
 8006dd4:	20000074 	.word	0x20000074

08006dd8 <_strtol_l.constprop.0>:
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006dde:	d001      	beq.n	8006de4 <_strtol_l.constprop.0+0xc>
 8006de0:	2b24      	cmp	r3, #36	; 0x24
 8006de2:	d906      	bls.n	8006df2 <_strtol_l.constprop.0+0x1a>
 8006de4:	f7fe fafc 	bl	80053e0 <__errno>
 8006de8:	2316      	movs	r3, #22
 8006dea:	6003      	str	r3, [r0, #0]
 8006dec:	2000      	movs	r0, #0
 8006dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006df2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006ed8 <_strtol_l.constprop.0+0x100>
 8006df6:	460d      	mov	r5, r1
 8006df8:	462e      	mov	r6, r5
 8006dfa:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006dfe:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006e02:	f017 0708 	ands.w	r7, r7, #8
 8006e06:	d1f7      	bne.n	8006df8 <_strtol_l.constprop.0+0x20>
 8006e08:	2c2d      	cmp	r4, #45	; 0x2d
 8006e0a:	d132      	bne.n	8006e72 <_strtol_l.constprop.0+0x9a>
 8006e0c:	782c      	ldrb	r4, [r5, #0]
 8006e0e:	2701      	movs	r7, #1
 8006e10:	1cb5      	adds	r5, r6, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d05b      	beq.n	8006ece <_strtol_l.constprop.0+0xf6>
 8006e16:	2b10      	cmp	r3, #16
 8006e18:	d109      	bne.n	8006e2e <_strtol_l.constprop.0+0x56>
 8006e1a:	2c30      	cmp	r4, #48	; 0x30
 8006e1c:	d107      	bne.n	8006e2e <_strtol_l.constprop.0+0x56>
 8006e1e:	782c      	ldrb	r4, [r5, #0]
 8006e20:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006e24:	2c58      	cmp	r4, #88	; 0x58
 8006e26:	d14d      	bne.n	8006ec4 <_strtol_l.constprop.0+0xec>
 8006e28:	786c      	ldrb	r4, [r5, #1]
 8006e2a:	2310      	movs	r3, #16
 8006e2c:	3502      	adds	r5, #2
 8006e2e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006e32:	f108 38ff 	add.w	r8, r8, #4294967295
 8006e36:	f04f 0c00 	mov.w	ip, #0
 8006e3a:	fbb8 f9f3 	udiv	r9, r8, r3
 8006e3e:	4666      	mov	r6, ip
 8006e40:	fb03 8a19 	mls	sl, r3, r9, r8
 8006e44:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006e48:	f1be 0f09 	cmp.w	lr, #9
 8006e4c:	d816      	bhi.n	8006e7c <_strtol_l.constprop.0+0xa4>
 8006e4e:	4674      	mov	r4, lr
 8006e50:	42a3      	cmp	r3, r4
 8006e52:	dd24      	ble.n	8006e9e <_strtol_l.constprop.0+0xc6>
 8006e54:	f1bc 0f00 	cmp.w	ip, #0
 8006e58:	db1e      	blt.n	8006e98 <_strtol_l.constprop.0+0xc0>
 8006e5a:	45b1      	cmp	r9, r6
 8006e5c:	d31c      	bcc.n	8006e98 <_strtol_l.constprop.0+0xc0>
 8006e5e:	d101      	bne.n	8006e64 <_strtol_l.constprop.0+0x8c>
 8006e60:	45a2      	cmp	sl, r4
 8006e62:	db19      	blt.n	8006e98 <_strtol_l.constprop.0+0xc0>
 8006e64:	fb06 4603 	mla	r6, r6, r3, r4
 8006e68:	f04f 0c01 	mov.w	ip, #1
 8006e6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006e70:	e7e8      	b.n	8006e44 <_strtol_l.constprop.0+0x6c>
 8006e72:	2c2b      	cmp	r4, #43	; 0x2b
 8006e74:	bf04      	itt	eq
 8006e76:	782c      	ldrbeq	r4, [r5, #0]
 8006e78:	1cb5      	addeq	r5, r6, #2
 8006e7a:	e7ca      	b.n	8006e12 <_strtol_l.constprop.0+0x3a>
 8006e7c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006e80:	f1be 0f19 	cmp.w	lr, #25
 8006e84:	d801      	bhi.n	8006e8a <_strtol_l.constprop.0+0xb2>
 8006e86:	3c37      	subs	r4, #55	; 0x37
 8006e88:	e7e2      	b.n	8006e50 <_strtol_l.constprop.0+0x78>
 8006e8a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8006e8e:	f1be 0f19 	cmp.w	lr, #25
 8006e92:	d804      	bhi.n	8006e9e <_strtol_l.constprop.0+0xc6>
 8006e94:	3c57      	subs	r4, #87	; 0x57
 8006e96:	e7db      	b.n	8006e50 <_strtol_l.constprop.0+0x78>
 8006e98:	f04f 3cff 	mov.w	ip, #4294967295
 8006e9c:	e7e6      	b.n	8006e6c <_strtol_l.constprop.0+0x94>
 8006e9e:	f1bc 0f00 	cmp.w	ip, #0
 8006ea2:	da05      	bge.n	8006eb0 <_strtol_l.constprop.0+0xd8>
 8006ea4:	2322      	movs	r3, #34	; 0x22
 8006ea6:	6003      	str	r3, [r0, #0]
 8006ea8:	4646      	mov	r6, r8
 8006eaa:	b942      	cbnz	r2, 8006ebe <_strtol_l.constprop.0+0xe6>
 8006eac:	4630      	mov	r0, r6
 8006eae:	e79e      	b.n	8006dee <_strtol_l.constprop.0+0x16>
 8006eb0:	b107      	cbz	r7, 8006eb4 <_strtol_l.constprop.0+0xdc>
 8006eb2:	4276      	negs	r6, r6
 8006eb4:	2a00      	cmp	r2, #0
 8006eb6:	d0f9      	beq.n	8006eac <_strtol_l.constprop.0+0xd4>
 8006eb8:	f1bc 0f00 	cmp.w	ip, #0
 8006ebc:	d000      	beq.n	8006ec0 <_strtol_l.constprop.0+0xe8>
 8006ebe:	1e69      	subs	r1, r5, #1
 8006ec0:	6011      	str	r1, [r2, #0]
 8006ec2:	e7f3      	b.n	8006eac <_strtol_l.constprop.0+0xd4>
 8006ec4:	2430      	movs	r4, #48	; 0x30
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d1b1      	bne.n	8006e2e <_strtol_l.constprop.0+0x56>
 8006eca:	2308      	movs	r3, #8
 8006ecc:	e7af      	b.n	8006e2e <_strtol_l.constprop.0+0x56>
 8006ece:	2c30      	cmp	r4, #48	; 0x30
 8006ed0:	d0a5      	beq.n	8006e1e <_strtol_l.constprop.0+0x46>
 8006ed2:	230a      	movs	r3, #10
 8006ed4:	e7ab      	b.n	8006e2e <_strtol_l.constprop.0+0x56>
 8006ed6:	bf00      	nop
 8006ed8:	08009e61 	.word	0x08009e61

08006edc <_strtol_r>:
 8006edc:	f7ff bf7c 	b.w	8006dd8 <_strtol_l.constprop.0>

08006ee0 <quorem>:
 8006ee0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee4:	6903      	ldr	r3, [r0, #16]
 8006ee6:	690c      	ldr	r4, [r1, #16]
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	4607      	mov	r7, r0
 8006eec:	f2c0 8081 	blt.w	8006ff2 <quorem+0x112>
 8006ef0:	3c01      	subs	r4, #1
 8006ef2:	f101 0814 	add.w	r8, r1, #20
 8006ef6:	f100 0514 	add.w	r5, r0, #20
 8006efa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006efe:	9301      	str	r3, [sp, #4]
 8006f00:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f04:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006f10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f14:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f18:	d331      	bcc.n	8006f7e <quorem+0x9e>
 8006f1a:	f04f 0e00 	mov.w	lr, #0
 8006f1e:	4640      	mov	r0, r8
 8006f20:	46ac      	mov	ip, r5
 8006f22:	46f2      	mov	sl, lr
 8006f24:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f28:	b293      	uxth	r3, r2
 8006f2a:	fb06 e303 	mla	r3, r6, r3, lr
 8006f2e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	ebaa 0303 	sub.w	r3, sl, r3
 8006f38:	f8dc a000 	ldr.w	sl, [ip]
 8006f3c:	0c12      	lsrs	r2, r2, #16
 8006f3e:	fa13 f38a 	uxtah	r3, r3, sl
 8006f42:	fb06 e202 	mla	r2, r6, r2, lr
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	9b00      	ldr	r3, [sp, #0]
 8006f4a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f4e:	b292      	uxth	r2, r2
 8006f50:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f58:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f5c:	4581      	cmp	r9, r0
 8006f5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f62:	f84c 3b04 	str.w	r3, [ip], #4
 8006f66:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f6a:	d2db      	bcs.n	8006f24 <quorem+0x44>
 8006f6c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f70:	b92b      	cbnz	r3, 8006f7e <quorem+0x9e>
 8006f72:	9b01      	ldr	r3, [sp, #4]
 8006f74:	3b04      	subs	r3, #4
 8006f76:	429d      	cmp	r5, r3
 8006f78:	461a      	mov	r2, r3
 8006f7a:	d32e      	bcc.n	8006fda <quorem+0xfa>
 8006f7c:	613c      	str	r4, [r7, #16]
 8006f7e:	4638      	mov	r0, r7
 8006f80:	f001 fc90 	bl	80088a4 <__mcmp>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	db24      	blt.n	8006fd2 <quorem+0xf2>
 8006f88:	3601      	adds	r6, #1
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	f04f 0c00 	mov.w	ip, #0
 8006f90:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f94:	f8d0 e000 	ldr.w	lr, [r0]
 8006f98:	b293      	uxth	r3, r2
 8006f9a:	ebac 0303 	sub.w	r3, ip, r3
 8006f9e:	0c12      	lsrs	r2, r2, #16
 8006fa0:	fa13 f38e 	uxtah	r3, r3, lr
 8006fa4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006fa8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fb2:	45c1      	cmp	r9, r8
 8006fb4:	f840 3b04 	str.w	r3, [r0], #4
 8006fb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006fbc:	d2e8      	bcs.n	8006f90 <quorem+0xb0>
 8006fbe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fc2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fc6:	b922      	cbnz	r2, 8006fd2 <quorem+0xf2>
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	429d      	cmp	r5, r3
 8006fcc:	461a      	mov	r2, r3
 8006fce:	d30a      	bcc.n	8006fe6 <quorem+0x106>
 8006fd0:	613c      	str	r4, [r7, #16]
 8006fd2:	4630      	mov	r0, r6
 8006fd4:	b003      	add	sp, #12
 8006fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fda:	6812      	ldr	r2, [r2, #0]
 8006fdc:	3b04      	subs	r3, #4
 8006fde:	2a00      	cmp	r2, #0
 8006fe0:	d1cc      	bne.n	8006f7c <quorem+0x9c>
 8006fe2:	3c01      	subs	r4, #1
 8006fe4:	e7c7      	b.n	8006f76 <quorem+0x96>
 8006fe6:	6812      	ldr	r2, [r2, #0]
 8006fe8:	3b04      	subs	r3, #4
 8006fea:	2a00      	cmp	r2, #0
 8006fec:	d1f0      	bne.n	8006fd0 <quorem+0xf0>
 8006fee:	3c01      	subs	r4, #1
 8006ff0:	e7eb      	b.n	8006fca <quorem+0xea>
 8006ff2:	2000      	movs	r0, #0
 8006ff4:	e7ee      	b.n	8006fd4 <quorem+0xf4>
	...

08006ff8 <_dtoa_r>:
 8006ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ffc:	ed2d 8b04 	vpush	{d8-d9}
 8007000:	ec57 6b10 	vmov	r6, r7, d0
 8007004:	b093      	sub	sp, #76	; 0x4c
 8007006:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007008:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800700c:	9106      	str	r1, [sp, #24]
 800700e:	ee10 aa10 	vmov	sl, s0
 8007012:	4604      	mov	r4, r0
 8007014:	9209      	str	r2, [sp, #36]	; 0x24
 8007016:	930c      	str	r3, [sp, #48]	; 0x30
 8007018:	46bb      	mov	fp, r7
 800701a:	b975      	cbnz	r5, 800703a <_dtoa_r+0x42>
 800701c:	2010      	movs	r0, #16
 800701e:	f001 f94d 	bl	80082bc <malloc>
 8007022:	4602      	mov	r2, r0
 8007024:	6260      	str	r0, [r4, #36]	; 0x24
 8007026:	b920      	cbnz	r0, 8007032 <_dtoa_r+0x3a>
 8007028:	4ba7      	ldr	r3, [pc, #668]	; (80072c8 <_dtoa_r+0x2d0>)
 800702a:	21ea      	movs	r1, #234	; 0xea
 800702c:	48a7      	ldr	r0, [pc, #668]	; (80072cc <_dtoa_r+0x2d4>)
 800702e:	f002 f8bd 	bl	80091ac <__assert_func>
 8007032:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007036:	6005      	str	r5, [r0, #0]
 8007038:	60c5      	str	r5, [r0, #12]
 800703a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800703c:	6819      	ldr	r1, [r3, #0]
 800703e:	b151      	cbz	r1, 8007056 <_dtoa_r+0x5e>
 8007040:	685a      	ldr	r2, [r3, #4]
 8007042:	604a      	str	r2, [r1, #4]
 8007044:	2301      	movs	r3, #1
 8007046:	4093      	lsls	r3, r2
 8007048:	608b      	str	r3, [r1, #8]
 800704a:	4620      	mov	r0, r4
 800704c:	f001 f99e 	bl	800838c <_Bfree>
 8007050:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007052:	2200      	movs	r2, #0
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	1e3b      	subs	r3, r7, #0
 8007058:	bfaa      	itet	ge
 800705a:	2300      	movge	r3, #0
 800705c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007060:	f8c8 3000 	strge.w	r3, [r8]
 8007064:	4b9a      	ldr	r3, [pc, #616]	; (80072d0 <_dtoa_r+0x2d8>)
 8007066:	bfbc      	itt	lt
 8007068:	2201      	movlt	r2, #1
 800706a:	f8c8 2000 	strlt.w	r2, [r8]
 800706e:	ea33 030b 	bics.w	r3, r3, fp
 8007072:	d11b      	bne.n	80070ac <_dtoa_r+0xb4>
 8007074:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007076:	f242 730f 	movw	r3, #9999	; 0x270f
 800707a:	6013      	str	r3, [r2, #0]
 800707c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007080:	4333      	orrs	r3, r6
 8007082:	f000 8592 	beq.w	8007baa <_dtoa_r+0xbb2>
 8007086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007088:	b963      	cbnz	r3, 80070a4 <_dtoa_r+0xac>
 800708a:	4b92      	ldr	r3, [pc, #584]	; (80072d4 <_dtoa_r+0x2dc>)
 800708c:	e022      	b.n	80070d4 <_dtoa_r+0xdc>
 800708e:	4b92      	ldr	r3, [pc, #584]	; (80072d8 <_dtoa_r+0x2e0>)
 8007090:	9301      	str	r3, [sp, #4]
 8007092:	3308      	adds	r3, #8
 8007094:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007096:	6013      	str	r3, [r2, #0]
 8007098:	9801      	ldr	r0, [sp, #4]
 800709a:	b013      	add	sp, #76	; 0x4c
 800709c:	ecbd 8b04 	vpop	{d8-d9}
 80070a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070a4:	4b8b      	ldr	r3, [pc, #556]	; (80072d4 <_dtoa_r+0x2dc>)
 80070a6:	9301      	str	r3, [sp, #4]
 80070a8:	3303      	adds	r3, #3
 80070aa:	e7f3      	b.n	8007094 <_dtoa_r+0x9c>
 80070ac:	2200      	movs	r2, #0
 80070ae:	2300      	movs	r3, #0
 80070b0:	4650      	mov	r0, sl
 80070b2:	4659      	mov	r1, fp
 80070b4:	f7f9 fd28 	bl	8000b08 <__aeabi_dcmpeq>
 80070b8:	ec4b ab19 	vmov	d9, sl, fp
 80070bc:	4680      	mov	r8, r0
 80070be:	b158      	cbz	r0, 80070d8 <_dtoa_r+0xe0>
 80070c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070c2:	2301      	movs	r3, #1
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	f000 856b 	beq.w	8007ba4 <_dtoa_r+0xbac>
 80070ce:	4883      	ldr	r0, [pc, #524]	; (80072dc <_dtoa_r+0x2e4>)
 80070d0:	6018      	str	r0, [r3, #0]
 80070d2:	1e43      	subs	r3, r0, #1
 80070d4:	9301      	str	r3, [sp, #4]
 80070d6:	e7df      	b.n	8007098 <_dtoa_r+0xa0>
 80070d8:	ec4b ab10 	vmov	d0, sl, fp
 80070dc:	aa10      	add	r2, sp, #64	; 0x40
 80070de:	a911      	add	r1, sp, #68	; 0x44
 80070e0:	4620      	mov	r0, r4
 80070e2:	f001 fd01 	bl	8008ae8 <__d2b>
 80070e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80070ea:	ee08 0a10 	vmov	s16, r0
 80070ee:	2d00      	cmp	r5, #0
 80070f0:	f000 8084 	beq.w	80071fc <_dtoa_r+0x204>
 80070f4:	ee19 3a90 	vmov	r3, s19
 80070f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007100:	4656      	mov	r6, sl
 8007102:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007106:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800710a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800710e:	4b74      	ldr	r3, [pc, #464]	; (80072e0 <_dtoa_r+0x2e8>)
 8007110:	2200      	movs	r2, #0
 8007112:	4630      	mov	r0, r6
 8007114:	4639      	mov	r1, r7
 8007116:	f7f9 f8d7 	bl	80002c8 <__aeabi_dsub>
 800711a:	a365      	add	r3, pc, #404	; (adr r3, 80072b0 <_dtoa_r+0x2b8>)
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f7f9 fa8a 	bl	8000638 <__aeabi_dmul>
 8007124:	a364      	add	r3, pc, #400	; (adr r3, 80072b8 <_dtoa_r+0x2c0>)
 8007126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800712a:	f7f9 f8cf 	bl	80002cc <__adddf3>
 800712e:	4606      	mov	r6, r0
 8007130:	4628      	mov	r0, r5
 8007132:	460f      	mov	r7, r1
 8007134:	f7f9 fa16 	bl	8000564 <__aeabi_i2d>
 8007138:	a361      	add	r3, pc, #388	; (adr r3, 80072c0 <_dtoa_r+0x2c8>)
 800713a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713e:	f7f9 fa7b 	bl	8000638 <__aeabi_dmul>
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	4630      	mov	r0, r6
 8007148:	4639      	mov	r1, r7
 800714a:	f7f9 f8bf 	bl	80002cc <__adddf3>
 800714e:	4606      	mov	r6, r0
 8007150:	460f      	mov	r7, r1
 8007152:	f7f9 fd21 	bl	8000b98 <__aeabi_d2iz>
 8007156:	2200      	movs	r2, #0
 8007158:	9000      	str	r0, [sp, #0]
 800715a:	2300      	movs	r3, #0
 800715c:	4630      	mov	r0, r6
 800715e:	4639      	mov	r1, r7
 8007160:	f7f9 fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8007164:	b150      	cbz	r0, 800717c <_dtoa_r+0x184>
 8007166:	9800      	ldr	r0, [sp, #0]
 8007168:	f7f9 f9fc 	bl	8000564 <__aeabi_i2d>
 800716c:	4632      	mov	r2, r6
 800716e:	463b      	mov	r3, r7
 8007170:	f7f9 fcca 	bl	8000b08 <__aeabi_dcmpeq>
 8007174:	b910      	cbnz	r0, 800717c <_dtoa_r+0x184>
 8007176:	9b00      	ldr	r3, [sp, #0]
 8007178:	3b01      	subs	r3, #1
 800717a:	9300      	str	r3, [sp, #0]
 800717c:	9b00      	ldr	r3, [sp, #0]
 800717e:	2b16      	cmp	r3, #22
 8007180:	d85a      	bhi.n	8007238 <_dtoa_r+0x240>
 8007182:	9a00      	ldr	r2, [sp, #0]
 8007184:	4b57      	ldr	r3, [pc, #348]	; (80072e4 <_dtoa_r+0x2ec>)
 8007186:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800718a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718e:	ec51 0b19 	vmov	r0, r1, d9
 8007192:	f7f9 fcc3 	bl	8000b1c <__aeabi_dcmplt>
 8007196:	2800      	cmp	r0, #0
 8007198:	d050      	beq.n	800723c <_dtoa_r+0x244>
 800719a:	9b00      	ldr	r3, [sp, #0]
 800719c:	3b01      	subs	r3, #1
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	2300      	movs	r3, #0
 80071a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80071a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071a6:	1b5d      	subs	r5, r3, r5
 80071a8:	1e6b      	subs	r3, r5, #1
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	bf45      	ittet	mi
 80071ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80071b2:	9304      	strmi	r3, [sp, #16]
 80071b4:	2300      	movpl	r3, #0
 80071b6:	2300      	movmi	r3, #0
 80071b8:	bf4c      	ite	mi
 80071ba:	9305      	strmi	r3, [sp, #20]
 80071bc:	9304      	strpl	r3, [sp, #16]
 80071be:	9b00      	ldr	r3, [sp, #0]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	db3d      	blt.n	8007240 <_dtoa_r+0x248>
 80071c4:	9b05      	ldr	r3, [sp, #20]
 80071c6:	9a00      	ldr	r2, [sp, #0]
 80071c8:	920a      	str	r2, [sp, #40]	; 0x28
 80071ca:	4413      	add	r3, r2
 80071cc:	9305      	str	r3, [sp, #20]
 80071ce:	2300      	movs	r3, #0
 80071d0:	9307      	str	r3, [sp, #28]
 80071d2:	9b06      	ldr	r3, [sp, #24]
 80071d4:	2b09      	cmp	r3, #9
 80071d6:	f200 8089 	bhi.w	80072ec <_dtoa_r+0x2f4>
 80071da:	2b05      	cmp	r3, #5
 80071dc:	bfc4      	itt	gt
 80071de:	3b04      	subgt	r3, #4
 80071e0:	9306      	strgt	r3, [sp, #24]
 80071e2:	9b06      	ldr	r3, [sp, #24]
 80071e4:	f1a3 0302 	sub.w	r3, r3, #2
 80071e8:	bfcc      	ite	gt
 80071ea:	2500      	movgt	r5, #0
 80071ec:	2501      	movle	r5, #1
 80071ee:	2b03      	cmp	r3, #3
 80071f0:	f200 8087 	bhi.w	8007302 <_dtoa_r+0x30a>
 80071f4:	e8df f003 	tbb	[pc, r3]
 80071f8:	59383a2d 	.word	0x59383a2d
 80071fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007200:	441d      	add	r5, r3
 8007202:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007206:	2b20      	cmp	r3, #32
 8007208:	bfc1      	itttt	gt
 800720a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800720e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007212:	fa0b f303 	lslgt.w	r3, fp, r3
 8007216:	fa26 f000 	lsrgt.w	r0, r6, r0
 800721a:	bfda      	itte	le
 800721c:	f1c3 0320 	rsble	r3, r3, #32
 8007220:	fa06 f003 	lslle.w	r0, r6, r3
 8007224:	4318      	orrgt	r0, r3
 8007226:	f7f9 f98d 	bl	8000544 <__aeabi_ui2d>
 800722a:	2301      	movs	r3, #1
 800722c:	4606      	mov	r6, r0
 800722e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007232:	3d01      	subs	r5, #1
 8007234:	930e      	str	r3, [sp, #56]	; 0x38
 8007236:	e76a      	b.n	800710e <_dtoa_r+0x116>
 8007238:	2301      	movs	r3, #1
 800723a:	e7b2      	b.n	80071a2 <_dtoa_r+0x1aa>
 800723c:	900b      	str	r0, [sp, #44]	; 0x2c
 800723e:	e7b1      	b.n	80071a4 <_dtoa_r+0x1ac>
 8007240:	9b04      	ldr	r3, [sp, #16]
 8007242:	9a00      	ldr	r2, [sp, #0]
 8007244:	1a9b      	subs	r3, r3, r2
 8007246:	9304      	str	r3, [sp, #16]
 8007248:	4253      	negs	r3, r2
 800724a:	9307      	str	r3, [sp, #28]
 800724c:	2300      	movs	r3, #0
 800724e:	930a      	str	r3, [sp, #40]	; 0x28
 8007250:	e7bf      	b.n	80071d2 <_dtoa_r+0x1da>
 8007252:	2300      	movs	r3, #0
 8007254:	9308      	str	r3, [sp, #32]
 8007256:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007258:	2b00      	cmp	r3, #0
 800725a:	dc55      	bgt.n	8007308 <_dtoa_r+0x310>
 800725c:	2301      	movs	r3, #1
 800725e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007262:	461a      	mov	r2, r3
 8007264:	9209      	str	r2, [sp, #36]	; 0x24
 8007266:	e00c      	b.n	8007282 <_dtoa_r+0x28a>
 8007268:	2301      	movs	r3, #1
 800726a:	e7f3      	b.n	8007254 <_dtoa_r+0x25c>
 800726c:	2300      	movs	r3, #0
 800726e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007270:	9308      	str	r3, [sp, #32]
 8007272:	9b00      	ldr	r3, [sp, #0]
 8007274:	4413      	add	r3, r2
 8007276:	9302      	str	r3, [sp, #8]
 8007278:	3301      	adds	r3, #1
 800727a:	2b01      	cmp	r3, #1
 800727c:	9303      	str	r3, [sp, #12]
 800727e:	bfb8      	it	lt
 8007280:	2301      	movlt	r3, #1
 8007282:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007284:	2200      	movs	r2, #0
 8007286:	6042      	str	r2, [r0, #4]
 8007288:	2204      	movs	r2, #4
 800728a:	f102 0614 	add.w	r6, r2, #20
 800728e:	429e      	cmp	r6, r3
 8007290:	6841      	ldr	r1, [r0, #4]
 8007292:	d93d      	bls.n	8007310 <_dtoa_r+0x318>
 8007294:	4620      	mov	r0, r4
 8007296:	f001 f839 	bl	800830c <_Balloc>
 800729a:	9001      	str	r0, [sp, #4]
 800729c:	2800      	cmp	r0, #0
 800729e:	d13b      	bne.n	8007318 <_dtoa_r+0x320>
 80072a0:	4b11      	ldr	r3, [pc, #68]	; (80072e8 <_dtoa_r+0x2f0>)
 80072a2:	4602      	mov	r2, r0
 80072a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80072a8:	e6c0      	b.n	800702c <_dtoa_r+0x34>
 80072aa:	2301      	movs	r3, #1
 80072ac:	e7df      	b.n	800726e <_dtoa_r+0x276>
 80072ae:	bf00      	nop
 80072b0:	636f4361 	.word	0x636f4361
 80072b4:	3fd287a7 	.word	0x3fd287a7
 80072b8:	8b60c8b3 	.word	0x8b60c8b3
 80072bc:	3fc68a28 	.word	0x3fc68a28
 80072c0:	509f79fb 	.word	0x509f79fb
 80072c4:	3fd34413 	.word	0x3fd34413
 80072c8:	08009f6e 	.word	0x08009f6e
 80072cc:	08009f85 	.word	0x08009f85
 80072d0:	7ff00000 	.word	0x7ff00000
 80072d4:	08009f6a 	.word	0x08009f6a
 80072d8:	08009f61 	.word	0x08009f61
 80072dc:	08009de1 	.word	0x08009de1
 80072e0:	3ff80000 	.word	0x3ff80000
 80072e4:	0800a0f0 	.word	0x0800a0f0
 80072e8:	08009fe0 	.word	0x08009fe0
 80072ec:	2501      	movs	r5, #1
 80072ee:	2300      	movs	r3, #0
 80072f0:	9306      	str	r3, [sp, #24]
 80072f2:	9508      	str	r5, [sp, #32]
 80072f4:	f04f 33ff 	mov.w	r3, #4294967295
 80072f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072fc:	2200      	movs	r2, #0
 80072fe:	2312      	movs	r3, #18
 8007300:	e7b0      	b.n	8007264 <_dtoa_r+0x26c>
 8007302:	2301      	movs	r3, #1
 8007304:	9308      	str	r3, [sp, #32]
 8007306:	e7f5      	b.n	80072f4 <_dtoa_r+0x2fc>
 8007308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800730e:	e7b8      	b.n	8007282 <_dtoa_r+0x28a>
 8007310:	3101      	adds	r1, #1
 8007312:	6041      	str	r1, [r0, #4]
 8007314:	0052      	lsls	r2, r2, #1
 8007316:	e7b8      	b.n	800728a <_dtoa_r+0x292>
 8007318:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800731a:	9a01      	ldr	r2, [sp, #4]
 800731c:	601a      	str	r2, [r3, #0]
 800731e:	9b03      	ldr	r3, [sp, #12]
 8007320:	2b0e      	cmp	r3, #14
 8007322:	f200 809d 	bhi.w	8007460 <_dtoa_r+0x468>
 8007326:	2d00      	cmp	r5, #0
 8007328:	f000 809a 	beq.w	8007460 <_dtoa_r+0x468>
 800732c:	9b00      	ldr	r3, [sp, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	dd32      	ble.n	8007398 <_dtoa_r+0x3a0>
 8007332:	4ab7      	ldr	r2, [pc, #732]	; (8007610 <_dtoa_r+0x618>)
 8007334:	f003 030f 	and.w	r3, r3, #15
 8007338:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800733c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007340:	9b00      	ldr	r3, [sp, #0]
 8007342:	05d8      	lsls	r0, r3, #23
 8007344:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007348:	d516      	bpl.n	8007378 <_dtoa_r+0x380>
 800734a:	4bb2      	ldr	r3, [pc, #712]	; (8007614 <_dtoa_r+0x61c>)
 800734c:	ec51 0b19 	vmov	r0, r1, d9
 8007350:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007354:	f7f9 fa9a 	bl	800088c <__aeabi_ddiv>
 8007358:	f007 070f 	and.w	r7, r7, #15
 800735c:	4682      	mov	sl, r0
 800735e:	468b      	mov	fp, r1
 8007360:	2503      	movs	r5, #3
 8007362:	4eac      	ldr	r6, [pc, #688]	; (8007614 <_dtoa_r+0x61c>)
 8007364:	b957      	cbnz	r7, 800737c <_dtoa_r+0x384>
 8007366:	4642      	mov	r2, r8
 8007368:	464b      	mov	r3, r9
 800736a:	4650      	mov	r0, sl
 800736c:	4659      	mov	r1, fp
 800736e:	f7f9 fa8d 	bl	800088c <__aeabi_ddiv>
 8007372:	4682      	mov	sl, r0
 8007374:	468b      	mov	fp, r1
 8007376:	e028      	b.n	80073ca <_dtoa_r+0x3d2>
 8007378:	2502      	movs	r5, #2
 800737a:	e7f2      	b.n	8007362 <_dtoa_r+0x36a>
 800737c:	07f9      	lsls	r1, r7, #31
 800737e:	d508      	bpl.n	8007392 <_dtoa_r+0x39a>
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007388:	f7f9 f956 	bl	8000638 <__aeabi_dmul>
 800738c:	3501      	adds	r5, #1
 800738e:	4680      	mov	r8, r0
 8007390:	4689      	mov	r9, r1
 8007392:	107f      	asrs	r7, r7, #1
 8007394:	3608      	adds	r6, #8
 8007396:	e7e5      	b.n	8007364 <_dtoa_r+0x36c>
 8007398:	f000 809b 	beq.w	80074d2 <_dtoa_r+0x4da>
 800739c:	9b00      	ldr	r3, [sp, #0]
 800739e:	4f9d      	ldr	r7, [pc, #628]	; (8007614 <_dtoa_r+0x61c>)
 80073a0:	425e      	negs	r6, r3
 80073a2:	4b9b      	ldr	r3, [pc, #620]	; (8007610 <_dtoa_r+0x618>)
 80073a4:	f006 020f 	and.w	r2, r6, #15
 80073a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b0:	ec51 0b19 	vmov	r0, r1, d9
 80073b4:	f7f9 f940 	bl	8000638 <__aeabi_dmul>
 80073b8:	1136      	asrs	r6, r6, #4
 80073ba:	4682      	mov	sl, r0
 80073bc:	468b      	mov	fp, r1
 80073be:	2300      	movs	r3, #0
 80073c0:	2502      	movs	r5, #2
 80073c2:	2e00      	cmp	r6, #0
 80073c4:	d17a      	bne.n	80074bc <_dtoa_r+0x4c4>
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1d3      	bne.n	8007372 <_dtoa_r+0x37a>
 80073ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	f000 8082 	beq.w	80074d6 <_dtoa_r+0x4de>
 80073d2:	4b91      	ldr	r3, [pc, #580]	; (8007618 <_dtoa_r+0x620>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	4650      	mov	r0, sl
 80073d8:	4659      	mov	r1, fp
 80073da:	f7f9 fb9f 	bl	8000b1c <__aeabi_dcmplt>
 80073de:	2800      	cmp	r0, #0
 80073e0:	d079      	beq.n	80074d6 <_dtoa_r+0x4de>
 80073e2:	9b03      	ldr	r3, [sp, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d076      	beq.n	80074d6 <_dtoa_r+0x4de>
 80073e8:	9b02      	ldr	r3, [sp, #8]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	dd36      	ble.n	800745c <_dtoa_r+0x464>
 80073ee:	9b00      	ldr	r3, [sp, #0]
 80073f0:	4650      	mov	r0, sl
 80073f2:	4659      	mov	r1, fp
 80073f4:	1e5f      	subs	r7, r3, #1
 80073f6:	2200      	movs	r2, #0
 80073f8:	4b88      	ldr	r3, [pc, #544]	; (800761c <_dtoa_r+0x624>)
 80073fa:	f7f9 f91d 	bl	8000638 <__aeabi_dmul>
 80073fe:	9e02      	ldr	r6, [sp, #8]
 8007400:	4682      	mov	sl, r0
 8007402:	468b      	mov	fp, r1
 8007404:	3501      	adds	r5, #1
 8007406:	4628      	mov	r0, r5
 8007408:	f7f9 f8ac 	bl	8000564 <__aeabi_i2d>
 800740c:	4652      	mov	r2, sl
 800740e:	465b      	mov	r3, fp
 8007410:	f7f9 f912 	bl	8000638 <__aeabi_dmul>
 8007414:	4b82      	ldr	r3, [pc, #520]	; (8007620 <_dtoa_r+0x628>)
 8007416:	2200      	movs	r2, #0
 8007418:	f7f8 ff58 	bl	80002cc <__adddf3>
 800741c:	46d0      	mov	r8, sl
 800741e:	46d9      	mov	r9, fp
 8007420:	4682      	mov	sl, r0
 8007422:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007426:	2e00      	cmp	r6, #0
 8007428:	d158      	bne.n	80074dc <_dtoa_r+0x4e4>
 800742a:	4b7e      	ldr	r3, [pc, #504]	; (8007624 <_dtoa_r+0x62c>)
 800742c:	2200      	movs	r2, #0
 800742e:	4640      	mov	r0, r8
 8007430:	4649      	mov	r1, r9
 8007432:	f7f8 ff49 	bl	80002c8 <__aeabi_dsub>
 8007436:	4652      	mov	r2, sl
 8007438:	465b      	mov	r3, fp
 800743a:	4680      	mov	r8, r0
 800743c:	4689      	mov	r9, r1
 800743e:	f7f9 fb8b 	bl	8000b58 <__aeabi_dcmpgt>
 8007442:	2800      	cmp	r0, #0
 8007444:	f040 8295 	bne.w	8007972 <_dtoa_r+0x97a>
 8007448:	4652      	mov	r2, sl
 800744a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800744e:	4640      	mov	r0, r8
 8007450:	4649      	mov	r1, r9
 8007452:	f7f9 fb63 	bl	8000b1c <__aeabi_dcmplt>
 8007456:	2800      	cmp	r0, #0
 8007458:	f040 8289 	bne.w	800796e <_dtoa_r+0x976>
 800745c:	ec5b ab19 	vmov	sl, fp, d9
 8007460:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007462:	2b00      	cmp	r3, #0
 8007464:	f2c0 8148 	blt.w	80076f8 <_dtoa_r+0x700>
 8007468:	9a00      	ldr	r2, [sp, #0]
 800746a:	2a0e      	cmp	r2, #14
 800746c:	f300 8144 	bgt.w	80076f8 <_dtoa_r+0x700>
 8007470:	4b67      	ldr	r3, [pc, #412]	; (8007610 <_dtoa_r+0x618>)
 8007472:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007476:	e9d3 8900 	ldrd	r8, r9, [r3]
 800747a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747c:	2b00      	cmp	r3, #0
 800747e:	f280 80d5 	bge.w	800762c <_dtoa_r+0x634>
 8007482:	9b03      	ldr	r3, [sp, #12]
 8007484:	2b00      	cmp	r3, #0
 8007486:	f300 80d1 	bgt.w	800762c <_dtoa_r+0x634>
 800748a:	f040 826f 	bne.w	800796c <_dtoa_r+0x974>
 800748e:	4b65      	ldr	r3, [pc, #404]	; (8007624 <_dtoa_r+0x62c>)
 8007490:	2200      	movs	r2, #0
 8007492:	4640      	mov	r0, r8
 8007494:	4649      	mov	r1, r9
 8007496:	f7f9 f8cf 	bl	8000638 <__aeabi_dmul>
 800749a:	4652      	mov	r2, sl
 800749c:	465b      	mov	r3, fp
 800749e:	f7f9 fb51 	bl	8000b44 <__aeabi_dcmpge>
 80074a2:	9e03      	ldr	r6, [sp, #12]
 80074a4:	4637      	mov	r7, r6
 80074a6:	2800      	cmp	r0, #0
 80074a8:	f040 8245 	bne.w	8007936 <_dtoa_r+0x93e>
 80074ac:	9d01      	ldr	r5, [sp, #4]
 80074ae:	2331      	movs	r3, #49	; 0x31
 80074b0:	f805 3b01 	strb.w	r3, [r5], #1
 80074b4:	9b00      	ldr	r3, [sp, #0]
 80074b6:	3301      	adds	r3, #1
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	e240      	b.n	800793e <_dtoa_r+0x946>
 80074bc:	07f2      	lsls	r2, r6, #31
 80074be:	d505      	bpl.n	80074cc <_dtoa_r+0x4d4>
 80074c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074c4:	f7f9 f8b8 	bl	8000638 <__aeabi_dmul>
 80074c8:	3501      	adds	r5, #1
 80074ca:	2301      	movs	r3, #1
 80074cc:	1076      	asrs	r6, r6, #1
 80074ce:	3708      	adds	r7, #8
 80074d0:	e777      	b.n	80073c2 <_dtoa_r+0x3ca>
 80074d2:	2502      	movs	r5, #2
 80074d4:	e779      	b.n	80073ca <_dtoa_r+0x3d2>
 80074d6:	9f00      	ldr	r7, [sp, #0]
 80074d8:	9e03      	ldr	r6, [sp, #12]
 80074da:	e794      	b.n	8007406 <_dtoa_r+0x40e>
 80074dc:	9901      	ldr	r1, [sp, #4]
 80074de:	4b4c      	ldr	r3, [pc, #304]	; (8007610 <_dtoa_r+0x618>)
 80074e0:	4431      	add	r1, r6
 80074e2:	910d      	str	r1, [sp, #52]	; 0x34
 80074e4:	9908      	ldr	r1, [sp, #32]
 80074e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074ee:	2900      	cmp	r1, #0
 80074f0:	d043      	beq.n	800757a <_dtoa_r+0x582>
 80074f2:	494d      	ldr	r1, [pc, #308]	; (8007628 <_dtoa_r+0x630>)
 80074f4:	2000      	movs	r0, #0
 80074f6:	f7f9 f9c9 	bl	800088c <__aeabi_ddiv>
 80074fa:	4652      	mov	r2, sl
 80074fc:	465b      	mov	r3, fp
 80074fe:	f7f8 fee3 	bl	80002c8 <__aeabi_dsub>
 8007502:	9d01      	ldr	r5, [sp, #4]
 8007504:	4682      	mov	sl, r0
 8007506:	468b      	mov	fp, r1
 8007508:	4649      	mov	r1, r9
 800750a:	4640      	mov	r0, r8
 800750c:	f7f9 fb44 	bl	8000b98 <__aeabi_d2iz>
 8007510:	4606      	mov	r6, r0
 8007512:	f7f9 f827 	bl	8000564 <__aeabi_i2d>
 8007516:	4602      	mov	r2, r0
 8007518:	460b      	mov	r3, r1
 800751a:	4640      	mov	r0, r8
 800751c:	4649      	mov	r1, r9
 800751e:	f7f8 fed3 	bl	80002c8 <__aeabi_dsub>
 8007522:	3630      	adds	r6, #48	; 0x30
 8007524:	f805 6b01 	strb.w	r6, [r5], #1
 8007528:	4652      	mov	r2, sl
 800752a:	465b      	mov	r3, fp
 800752c:	4680      	mov	r8, r0
 800752e:	4689      	mov	r9, r1
 8007530:	f7f9 faf4 	bl	8000b1c <__aeabi_dcmplt>
 8007534:	2800      	cmp	r0, #0
 8007536:	d163      	bne.n	8007600 <_dtoa_r+0x608>
 8007538:	4642      	mov	r2, r8
 800753a:	464b      	mov	r3, r9
 800753c:	4936      	ldr	r1, [pc, #216]	; (8007618 <_dtoa_r+0x620>)
 800753e:	2000      	movs	r0, #0
 8007540:	f7f8 fec2 	bl	80002c8 <__aeabi_dsub>
 8007544:	4652      	mov	r2, sl
 8007546:	465b      	mov	r3, fp
 8007548:	f7f9 fae8 	bl	8000b1c <__aeabi_dcmplt>
 800754c:	2800      	cmp	r0, #0
 800754e:	f040 80b5 	bne.w	80076bc <_dtoa_r+0x6c4>
 8007552:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007554:	429d      	cmp	r5, r3
 8007556:	d081      	beq.n	800745c <_dtoa_r+0x464>
 8007558:	4b30      	ldr	r3, [pc, #192]	; (800761c <_dtoa_r+0x624>)
 800755a:	2200      	movs	r2, #0
 800755c:	4650      	mov	r0, sl
 800755e:	4659      	mov	r1, fp
 8007560:	f7f9 f86a 	bl	8000638 <__aeabi_dmul>
 8007564:	4b2d      	ldr	r3, [pc, #180]	; (800761c <_dtoa_r+0x624>)
 8007566:	4682      	mov	sl, r0
 8007568:	468b      	mov	fp, r1
 800756a:	4640      	mov	r0, r8
 800756c:	4649      	mov	r1, r9
 800756e:	2200      	movs	r2, #0
 8007570:	f7f9 f862 	bl	8000638 <__aeabi_dmul>
 8007574:	4680      	mov	r8, r0
 8007576:	4689      	mov	r9, r1
 8007578:	e7c6      	b.n	8007508 <_dtoa_r+0x510>
 800757a:	4650      	mov	r0, sl
 800757c:	4659      	mov	r1, fp
 800757e:	f7f9 f85b 	bl	8000638 <__aeabi_dmul>
 8007582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007584:	9d01      	ldr	r5, [sp, #4]
 8007586:	930f      	str	r3, [sp, #60]	; 0x3c
 8007588:	4682      	mov	sl, r0
 800758a:	468b      	mov	fp, r1
 800758c:	4649      	mov	r1, r9
 800758e:	4640      	mov	r0, r8
 8007590:	f7f9 fb02 	bl	8000b98 <__aeabi_d2iz>
 8007594:	4606      	mov	r6, r0
 8007596:	f7f8 ffe5 	bl	8000564 <__aeabi_i2d>
 800759a:	3630      	adds	r6, #48	; 0x30
 800759c:	4602      	mov	r2, r0
 800759e:	460b      	mov	r3, r1
 80075a0:	4640      	mov	r0, r8
 80075a2:	4649      	mov	r1, r9
 80075a4:	f7f8 fe90 	bl	80002c8 <__aeabi_dsub>
 80075a8:	f805 6b01 	strb.w	r6, [r5], #1
 80075ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075ae:	429d      	cmp	r5, r3
 80075b0:	4680      	mov	r8, r0
 80075b2:	4689      	mov	r9, r1
 80075b4:	f04f 0200 	mov.w	r2, #0
 80075b8:	d124      	bne.n	8007604 <_dtoa_r+0x60c>
 80075ba:	4b1b      	ldr	r3, [pc, #108]	; (8007628 <_dtoa_r+0x630>)
 80075bc:	4650      	mov	r0, sl
 80075be:	4659      	mov	r1, fp
 80075c0:	f7f8 fe84 	bl	80002cc <__adddf3>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	4640      	mov	r0, r8
 80075ca:	4649      	mov	r1, r9
 80075cc:	f7f9 fac4 	bl	8000b58 <__aeabi_dcmpgt>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	d173      	bne.n	80076bc <_dtoa_r+0x6c4>
 80075d4:	4652      	mov	r2, sl
 80075d6:	465b      	mov	r3, fp
 80075d8:	4913      	ldr	r1, [pc, #76]	; (8007628 <_dtoa_r+0x630>)
 80075da:	2000      	movs	r0, #0
 80075dc:	f7f8 fe74 	bl	80002c8 <__aeabi_dsub>
 80075e0:	4602      	mov	r2, r0
 80075e2:	460b      	mov	r3, r1
 80075e4:	4640      	mov	r0, r8
 80075e6:	4649      	mov	r1, r9
 80075e8:	f7f9 fa98 	bl	8000b1c <__aeabi_dcmplt>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f43f af35 	beq.w	800745c <_dtoa_r+0x464>
 80075f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075f4:	1e6b      	subs	r3, r5, #1
 80075f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80075f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075fc:	2b30      	cmp	r3, #48	; 0x30
 80075fe:	d0f8      	beq.n	80075f2 <_dtoa_r+0x5fa>
 8007600:	9700      	str	r7, [sp, #0]
 8007602:	e049      	b.n	8007698 <_dtoa_r+0x6a0>
 8007604:	4b05      	ldr	r3, [pc, #20]	; (800761c <_dtoa_r+0x624>)
 8007606:	f7f9 f817 	bl	8000638 <__aeabi_dmul>
 800760a:	4680      	mov	r8, r0
 800760c:	4689      	mov	r9, r1
 800760e:	e7bd      	b.n	800758c <_dtoa_r+0x594>
 8007610:	0800a0f0 	.word	0x0800a0f0
 8007614:	0800a0c8 	.word	0x0800a0c8
 8007618:	3ff00000 	.word	0x3ff00000
 800761c:	40240000 	.word	0x40240000
 8007620:	401c0000 	.word	0x401c0000
 8007624:	40140000 	.word	0x40140000
 8007628:	3fe00000 	.word	0x3fe00000
 800762c:	9d01      	ldr	r5, [sp, #4]
 800762e:	4656      	mov	r6, sl
 8007630:	465f      	mov	r7, fp
 8007632:	4642      	mov	r2, r8
 8007634:	464b      	mov	r3, r9
 8007636:	4630      	mov	r0, r6
 8007638:	4639      	mov	r1, r7
 800763a:	f7f9 f927 	bl	800088c <__aeabi_ddiv>
 800763e:	f7f9 faab 	bl	8000b98 <__aeabi_d2iz>
 8007642:	4682      	mov	sl, r0
 8007644:	f7f8 ff8e 	bl	8000564 <__aeabi_i2d>
 8007648:	4642      	mov	r2, r8
 800764a:	464b      	mov	r3, r9
 800764c:	f7f8 fff4 	bl	8000638 <__aeabi_dmul>
 8007650:	4602      	mov	r2, r0
 8007652:	460b      	mov	r3, r1
 8007654:	4630      	mov	r0, r6
 8007656:	4639      	mov	r1, r7
 8007658:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800765c:	f7f8 fe34 	bl	80002c8 <__aeabi_dsub>
 8007660:	f805 6b01 	strb.w	r6, [r5], #1
 8007664:	9e01      	ldr	r6, [sp, #4]
 8007666:	9f03      	ldr	r7, [sp, #12]
 8007668:	1bae      	subs	r6, r5, r6
 800766a:	42b7      	cmp	r7, r6
 800766c:	4602      	mov	r2, r0
 800766e:	460b      	mov	r3, r1
 8007670:	d135      	bne.n	80076de <_dtoa_r+0x6e6>
 8007672:	f7f8 fe2b 	bl	80002cc <__adddf3>
 8007676:	4642      	mov	r2, r8
 8007678:	464b      	mov	r3, r9
 800767a:	4606      	mov	r6, r0
 800767c:	460f      	mov	r7, r1
 800767e:	f7f9 fa6b 	bl	8000b58 <__aeabi_dcmpgt>
 8007682:	b9d0      	cbnz	r0, 80076ba <_dtoa_r+0x6c2>
 8007684:	4642      	mov	r2, r8
 8007686:	464b      	mov	r3, r9
 8007688:	4630      	mov	r0, r6
 800768a:	4639      	mov	r1, r7
 800768c:	f7f9 fa3c 	bl	8000b08 <__aeabi_dcmpeq>
 8007690:	b110      	cbz	r0, 8007698 <_dtoa_r+0x6a0>
 8007692:	f01a 0f01 	tst.w	sl, #1
 8007696:	d110      	bne.n	80076ba <_dtoa_r+0x6c2>
 8007698:	4620      	mov	r0, r4
 800769a:	ee18 1a10 	vmov	r1, s16
 800769e:	f000 fe75 	bl	800838c <_Bfree>
 80076a2:	2300      	movs	r3, #0
 80076a4:	9800      	ldr	r0, [sp, #0]
 80076a6:	702b      	strb	r3, [r5, #0]
 80076a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076aa:	3001      	adds	r0, #1
 80076ac:	6018      	str	r0, [r3, #0]
 80076ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	f43f acf1 	beq.w	8007098 <_dtoa_r+0xa0>
 80076b6:	601d      	str	r5, [r3, #0]
 80076b8:	e4ee      	b.n	8007098 <_dtoa_r+0xa0>
 80076ba:	9f00      	ldr	r7, [sp, #0]
 80076bc:	462b      	mov	r3, r5
 80076be:	461d      	mov	r5, r3
 80076c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076c4:	2a39      	cmp	r2, #57	; 0x39
 80076c6:	d106      	bne.n	80076d6 <_dtoa_r+0x6de>
 80076c8:	9a01      	ldr	r2, [sp, #4]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d1f7      	bne.n	80076be <_dtoa_r+0x6c6>
 80076ce:	9901      	ldr	r1, [sp, #4]
 80076d0:	2230      	movs	r2, #48	; 0x30
 80076d2:	3701      	adds	r7, #1
 80076d4:	700a      	strb	r2, [r1, #0]
 80076d6:	781a      	ldrb	r2, [r3, #0]
 80076d8:	3201      	adds	r2, #1
 80076da:	701a      	strb	r2, [r3, #0]
 80076dc:	e790      	b.n	8007600 <_dtoa_r+0x608>
 80076de:	4ba6      	ldr	r3, [pc, #664]	; (8007978 <_dtoa_r+0x980>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	f7f8 ffa9 	bl	8000638 <__aeabi_dmul>
 80076e6:	2200      	movs	r2, #0
 80076e8:	2300      	movs	r3, #0
 80076ea:	4606      	mov	r6, r0
 80076ec:	460f      	mov	r7, r1
 80076ee:	f7f9 fa0b 	bl	8000b08 <__aeabi_dcmpeq>
 80076f2:	2800      	cmp	r0, #0
 80076f4:	d09d      	beq.n	8007632 <_dtoa_r+0x63a>
 80076f6:	e7cf      	b.n	8007698 <_dtoa_r+0x6a0>
 80076f8:	9a08      	ldr	r2, [sp, #32]
 80076fa:	2a00      	cmp	r2, #0
 80076fc:	f000 80d7 	beq.w	80078ae <_dtoa_r+0x8b6>
 8007700:	9a06      	ldr	r2, [sp, #24]
 8007702:	2a01      	cmp	r2, #1
 8007704:	f300 80ba 	bgt.w	800787c <_dtoa_r+0x884>
 8007708:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800770a:	2a00      	cmp	r2, #0
 800770c:	f000 80b2 	beq.w	8007874 <_dtoa_r+0x87c>
 8007710:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007714:	9e07      	ldr	r6, [sp, #28]
 8007716:	9d04      	ldr	r5, [sp, #16]
 8007718:	9a04      	ldr	r2, [sp, #16]
 800771a:	441a      	add	r2, r3
 800771c:	9204      	str	r2, [sp, #16]
 800771e:	9a05      	ldr	r2, [sp, #20]
 8007720:	2101      	movs	r1, #1
 8007722:	441a      	add	r2, r3
 8007724:	4620      	mov	r0, r4
 8007726:	9205      	str	r2, [sp, #20]
 8007728:	f000 ff32 	bl	8008590 <__i2b>
 800772c:	4607      	mov	r7, r0
 800772e:	2d00      	cmp	r5, #0
 8007730:	dd0c      	ble.n	800774c <_dtoa_r+0x754>
 8007732:	9b05      	ldr	r3, [sp, #20]
 8007734:	2b00      	cmp	r3, #0
 8007736:	dd09      	ble.n	800774c <_dtoa_r+0x754>
 8007738:	42ab      	cmp	r3, r5
 800773a:	9a04      	ldr	r2, [sp, #16]
 800773c:	bfa8      	it	ge
 800773e:	462b      	movge	r3, r5
 8007740:	1ad2      	subs	r2, r2, r3
 8007742:	9204      	str	r2, [sp, #16]
 8007744:	9a05      	ldr	r2, [sp, #20]
 8007746:	1aed      	subs	r5, r5, r3
 8007748:	1ad3      	subs	r3, r2, r3
 800774a:	9305      	str	r3, [sp, #20]
 800774c:	9b07      	ldr	r3, [sp, #28]
 800774e:	b31b      	cbz	r3, 8007798 <_dtoa_r+0x7a0>
 8007750:	9b08      	ldr	r3, [sp, #32]
 8007752:	2b00      	cmp	r3, #0
 8007754:	f000 80af 	beq.w	80078b6 <_dtoa_r+0x8be>
 8007758:	2e00      	cmp	r6, #0
 800775a:	dd13      	ble.n	8007784 <_dtoa_r+0x78c>
 800775c:	4639      	mov	r1, r7
 800775e:	4632      	mov	r2, r6
 8007760:	4620      	mov	r0, r4
 8007762:	f000 ffd5 	bl	8008710 <__pow5mult>
 8007766:	ee18 2a10 	vmov	r2, s16
 800776a:	4601      	mov	r1, r0
 800776c:	4607      	mov	r7, r0
 800776e:	4620      	mov	r0, r4
 8007770:	f000 ff24 	bl	80085bc <__multiply>
 8007774:	ee18 1a10 	vmov	r1, s16
 8007778:	4680      	mov	r8, r0
 800777a:	4620      	mov	r0, r4
 800777c:	f000 fe06 	bl	800838c <_Bfree>
 8007780:	ee08 8a10 	vmov	s16, r8
 8007784:	9b07      	ldr	r3, [sp, #28]
 8007786:	1b9a      	subs	r2, r3, r6
 8007788:	d006      	beq.n	8007798 <_dtoa_r+0x7a0>
 800778a:	ee18 1a10 	vmov	r1, s16
 800778e:	4620      	mov	r0, r4
 8007790:	f000 ffbe 	bl	8008710 <__pow5mult>
 8007794:	ee08 0a10 	vmov	s16, r0
 8007798:	2101      	movs	r1, #1
 800779a:	4620      	mov	r0, r4
 800779c:	f000 fef8 	bl	8008590 <__i2b>
 80077a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	4606      	mov	r6, r0
 80077a6:	f340 8088 	ble.w	80078ba <_dtoa_r+0x8c2>
 80077aa:	461a      	mov	r2, r3
 80077ac:	4601      	mov	r1, r0
 80077ae:	4620      	mov	r0, r4
 80077b0:	f000 ffae 	bl	8008710 <__pow5mult>
 80077b4:	9b06      	ldr	r3, [sp, #24]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	4606      	mov	r6, r0
 80077ba:	f340 8081 	ble.w	80078c0 <_dtoa_r+0x8c8>
 80077be:	f04f 0800 	mov.w	r8, #0
 80077c2:	6933      	ldr	r3, [r6, #16]
 80077c4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80077c8:	6918      	ldr	r0, [r3, #16]
 80077ca:	f000 fe91 	bl	80084f0 <__hi0bits>
 80077ce:	f1c0 0020 	rsb	r0, r0, #32
 80077d2:	9b05      	ldr	r3, [sp, #20]
 80077d4:	4418      	add	r0, r3
 80077d6:	f010 001f 	ands.w	r0, r0, #31
 80077da:	f000 8092 	beq.w	8007902 <_dtoa_r+0x90a>
 80077de:	f1c0 0320 	rsb	r3, r0, #32
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	f340 808a 	ble.w	80078fc <_dtoa_r+0x904>
 80077e8:	f1c0 001c 	rsb	r0, r0, #28
 80077ec:	9b04      	ldr	r3, [sp, #16]
 80077ee:	4403      	add	r3, r0
 80077f0:	9304      	str	r3, [sp, #16]
 80077f2:	9b05      	ldr	r3, [sp, #20]
 80077f4:	4403      	add	r3, r0
 80077f6:	4405      	add	r5, r0
 80077f8:	9305      	str	r3, [sp, #20]
 80077fa:	9b04      	ldr	r3, [sp, #16]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dd07      	ble.n	8007810 <_dtoa_r+0x818>
 8007800:	ee18 1a10 	vmov	r1, s16
 8007804:	461a      	mov	r2, r3
 8007806:	4620      	mov	r0, r4
 8007808:	f000 ffdc 	bl	80087c4 <__lshift>
 800780c:	ee08 0a10 	vmov	s16, r0
 8007810:	9b05      	ldr	r3, [sp, #20]
 8007812:	2b00      	cmp	r3, #0
 8007814:	dd05      	ble.n	8007822 <_dtoa_r+0x82a>
 8007816:	4631      	mov	r1, r6
 8007818:	461a      	mov	r2, r3
 800781a:	4620      	mov	r0, r4
 800781c:	f000 ffd2 	bl	80087c4 <__lshift>
 8007820:	4606      	mov	r6, r0
 8007822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007824:	2b00      	cmp	r3, #0
 8007826:	d06e      	beq.n	8007906 <_dtoa_r+0x90e>
 8007828:	ee18 0a10 	vmov	r0, s16
 800782c:	4631      	mov	r1, r6
 800782e:	f001 f839 	bl	80088a4 <__mcmp>
 8007832:	2800      	cmp	r0, #0
 8007834:	da67      	bge.n	8007906 <_dtoa_r+0x90e>
 8007836:	9b00      	ldr	r3, [sp, #0]
 8007838:	3b01      	subs	r3, #1
 800783a:	ee18 1a10 	vmov	r1, s16
 800783e:	9300      	str	r3, [sp, #0]
 8007840:	220a      	movs	r2, #10
 8007842:	2300      	movs	r3, #0
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fdc3 	bl	80083d0 <__multadd>
 800784a:	9b08      	ldr	r3, [sp, #32]
 800784c:	ee08 0a10 	vmov	s16, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 81b1 	beq.w	8007bb8 <_dtoa_r+0xbc0>
 8007856:	2300      	movs	r3, #0
 8007858:	4639      	mov	r1, r7
 800785a:	220a      	movs	r2, #10
 800785c:	4620      	mov	r0, r4
 800785e:	f000 fdb7 	bl	80083d0 <__multadd>
 8007862:	9b02      	ldr	r3, [sp, #8]
 8007864:	2b00      	cmp	r3, #0
 8007866:	4607      	mov	r7, r0
 8007868:	f300 808e 	bgt.w	8007988 <_dtoa_r+0x990>
 800786c:	9b06      	ldr	r3, [sp, #24]
 800786e:	2b02      	cmp	r3, #2
 8007870:	dc51      	bgt.n	8007916 <_dtoa_r+0x91e>
 8007872:	e089      	b.n	8007988 <_dtoa_r+0x990>
 8007874:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007876:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800787a:	e74b      	b.n	8007714 <_dtoa_r+0x71c>
 800787c:	9b03      	ldr	r3, [sp, #12]
 800787e:	1e5e      	subs	r6, r3, #1
 8007880:	9b07      	ldr	r3, [sp, #28]
 8007882:	42b3      	cmp	r3, r6
 8007884:	bfbf      	itttt	lt
 8007886:	9b07      	ldrlt	r3, [sp, #28]
 8007888:	9607      	strlt	r6, [sp, #28]
 800788a:	1af2      	sublt	r2, r6, r3
 800788c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800788e:	bfb6      	itet	lt
 8007890:	189b      	addlt	r3, r3, r2
 8007892:	1b9e      	subge	r6, r3, r6
 8007894:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	bfb8      	it	lt
 800789a:	2600      	movlt	r6, #0
 800789c:	2b00      	cmp	r3, #0
 800789e:	bfb7      	itett	lt
 80078a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80078a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80078a8:	1a9d      	sublt	r5, r3, r2
 80078aa:	2300      	movlt	r3, #0
 80078ac:	e734      	b.n	8007718 <_dtoa_r+0x720>
 80078ae:	9e07      	ldr	r6, [sp, #28]
 80078b0:	9d04      	ldr	r5, [sp, #16]
 80078b2:	9f08      	ldr	r7, [sp, #32]
 80078b4:	e73b      	b.n	800772e <_dtoa_r+0x736>
 80078b6:	9a07      	ldr	r2, [sp, #28]
 80078b8:	e767      	b.n	800778a <_dtoa_r+0x792>
 80078ba:	9b06      	ldr	r3, [sp, #24]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	dc18      	bgt.n	80078f2 <_dtoa_r+0x8fa>
 80078c0:	f1ba 0f00 	cmp.w	sl, #0
 80078c4:	d115      	bne.n	80078f2 <_dtoa_r+0x8fa>
 80078c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078ca:	b993      	cbnz	r3, 80078f2 <_dtoa_r+0x8fa>
 80078cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078d0:	0d1b      	lsrs	r3, r3, #20
 80078d2:	051b      	lsls	r3, r3, #20
 80078d4:	b183      	cbz	r3, 80078f8 <_dtoa_r+0x900>
 80078d6:	9b04      	ldr	r3, [sp, #16]
 80078d8:	3301      	adds	r3, #1
 80078da:	9304      	str	r3, [sp, #16]
 80078dc:	9b05      	ldr	r3, [sp, #20]
 80078de:	3301      	adds	r3, #1
 80078e0:	9305      	str	r3, [sp, #20]
 80078e2:	f04f 0801 	mov.w	r8, #1
 80078e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	f47f af6a 	bne.w	80077c2 <_dtoa_r+0x7ca>
 80078ee:	2001      	movs	r0, #1
 80078f0:	e76f      	b.n	80077d2 <_dtoa_r+0x7da>
 80078f2:	f04f 0800 	mov.w	r8, #0
 80078f6:	e7f6      	b.n	80078e6 <_dtoa_r+0x8ee>
 80078f8:	4698      	mov	r8, r3
 80078fa:	e7f4      	b.n	80078e6 <_dtoa_r+0x8ee>
 80078fc:	f43f af7d 	beq.w	80077fa <_dtoa_r+0x802>
 8007900:	4618      	mov	r0, r3
 8007902:	301c      	adds	r0, #28
 8007904:	e772      	b.n	80077ec <_dtoa_r+0x7f4>
 8007906:	9b03      	ldr	r3, [sp, #12]
 8007908:	2b00      	cmp	r3, #0
 800790a:	dc37      	bgt.n	800797c <_dtoa_r+0x984>
 800790c:	9b06      	ldr	r3, [sp, #24]
 800790e:	2b02      	cmp	r3, #2
 8007910:	dd34      	ble.n	800797c <_dtoa_r+0x984>
 8007912:	9b03      	ldr	r3, [sp, #12]
 8007914:	9302      	str	r3, [sp, #8]
 8007916:	9b02      	ldr	r3, [sp, #8]
 8007918:	b96b      	cbnz	r3, 8007936 <_dtoa_r+0x93e>
 800791a:	4631      	mov	r1, r6
 800791c:	2205      	movs	r2, #5
 800791e:	4620      	mov	r0, r4
 8007920:	f000 fd56 	bl	80083d0 <__multadd>
 8007924:	4601      	mov	r1, r0
 8007926:	4606      	mov	r6, r0
 8007928:	ee18 0a10 	vmov	r0, s16
 800792c:	f000 ffba 	bl	80088a4 <__mcmp>
 8007930:	2800      	cmp	r0, #0
 8007932:	f73f adbb 	bgt.w	80074ac <_dtoa_r+0x4b4>
 8007936:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007938:	9d01      	ldr	r5, [sp, #4]
 800793a:	43db      	mvns	r3, r3
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	f04f 0800 	mov.w	r8, #0
 8007942:	4631      	mov	r1, r6
 8007944:	4620      	mov	r0, r4
 8007946:	f000 fd21 	bl	800838c <_Bfree>
 800794a:	2f00      	cmp	r7, #0
 800794c:	f43f aea4 	beq.w	8007698 <_dtoa_r+0x6a0>
 8007950:	f1b8 0f00 	cmp.w	r8, #0
 8007954:	d005      	beq.n	8007962 <_dtoa_r+0x96a>
 8007956:	45b8      	cmp	r8, r7
 8007958:	d003      	beq.n	8007962 <_dtoa_r+0x96a>
 800795a:	4641      	mov	r1, r8
 800795c:	4620      	mov	r0, r4
 800795e:	f000 fd15 	bl	800838c <_Bfree>
 8007962:	4639      	mov	r1, r7
 8007964:	4620      	mov	r0, r4
 8007966:	f000 fd11 	bl	800838c <_Bfree>
 800796a:	e695      	b.n	8007698 <_dtoa_r+0x6a0>
 800796c:	2600      	movs	r6, #0
 800796e:	4637      	mov	r7, r6
 8007970:	e7e1      	b.n	8007936 <_dtoa_r+0x93e>
 8007972:	9700      	str	r7, [sp, #0]
 8007974:	4637      	mov	r7, r6
 8007976:	e599      	b.n	80074ac <_dtoa_r+0x4b4>
 8007978:	40240000 	.word	0x40240000
 800797c:	9b08      	ldr	r3, [sp, #32]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f000 80ca 	beq.w	8007b18 <_dtoa_r+0xb20>
 8007984:	9b03      	ldr	r3, [sp, #12]
 8007986:	9302      	str	r3, [sp, #8]
 8007988:	2d00      	cmp	r5, #0
 800798a:	dd05      	ble.n	8007998 <_dtoa_r+0x9a0>
 800798c:	4639      	mov	r1, r7
 800798e:	462a      	mov	r2, r5
 8007990:	4620      	mov	r0, r4
 8007992:	f000 ff17 	bl	80087c4 <__lshift>
 8007996:	4607      	mov	r7, r0
 8007998:	f1b8 0f00 	cmp.w	r8, #0
 800799c:	d05b      	beq.n	8007a56 <_dtoa_r+0xa5e>
 800799e:	6879      	ldr	r1, [r7, #4]
 80079a0:	4620      	mov	r0, r4
 80079a2:	f000 fcb3 	bl	800830c <_Balloc>
 80079a6:	4605      	mov	r5, r0
 80079a8:	b928      	cbnz	r0, 80079b6 <_dtoa_r+0x9be>
 80079aa:	4b87      	ldr	r3, [pc, #540]	; (8007bc8 <_dtoa_r+0xbd0>)
 80079ac:	4602      	mov	r2, r0
 80079ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80079b2:	f7ff bb3b 	b.w	800702c <_dtoa_r+0x34>
 80079b6:	693a      	ldr	r2, [r7, #16]
 80079b8:	3202      	adds	r2, #2
 80079ba:	0092      	lsls	r2, r2, #2
 80079bc:	f107 010c 	add.w	r1, r7, #12
 80079c0:	300c      	adds	r0, #12
 80079c2:	f000 fc95 	bl	80082f0 <memcpy>
 80079c6:	2201      	movs	r2, #1
 80079c8:	4629      	mov	r1, r5
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 fefa 	bl	80087c4 <__lshift>
 80079d0:	9b01      	ldr	r3, [sp, #4]
 80079d2:	f103 0901 	add.w	r9, r3, #1
 80079d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80079da:	4413      	add	r3, r2
 80079dc:	9305      	str	r3, [sp, #20]
 80079de:	f00a 0301 	and.w	r3, sl, #1
 80079e2:	46b8      	mov	r8, r7
 80079e4:	9304      	str	r3, [sp, #16]
 80079e6:	4607      	mov	r7, r0
 80079e8:	4631      	mov	r1, r6
 80079ea:	ee18 0a10 	vmov	r0, s16
 80079ee:	f7ff fa77 	bl	8006ee0 <quorem>
 80079f2:	4641      	mov	r1, r8
 80079f4:	9002      	str	r0, [sp, #8]
 80079f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80079fa:	ee18 0a10 	vmov	r0, s16
 80079fe:	f000 ff51 	bl	80088a4 <__mcmp>
 8007a02:	463a      	mov	r2, r7
 8007a04:	9003      	str	r0, [sp, #12]
 8007a06:	4631      	mov	r1, r6
 8007a08:	4620      	mov	r0, r4
 8007a0a:	f000 ff67 	bl	80088dc <__mdiff>
 8007a0e:	68c2      	ldr	r2, [r0, #12]
 8007a10:	f109 3bff 	add.w	fp, r9, #4294967295
 8007a14:	4605      	mov	r5, r0
 8007a16:	bb02      	cbnz	r2, 8007a5a <_dtoa_r+0xa62>
 8007a18:	4601      	mov	r1, r0
 8007a1a:	ee18 0a10 	vmov	r0, s16
 8007a1e:	f000 ff41 	bl	80088a4 <__mcmp>
 8007a22:	4602      	mov	r2, r0
 8007a24:	4629      	mov	r1, r5
 8007a26:	4620      	mov	r0, r4
 8007a28:	9207      	str	r2, [sp, #28]
 8007a2a:	f000 fcaf 	bl	800838c <_Bfree>
 8007a2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007a32:	ea43 0102 	orr.w	r1, r3, r2
 8007a36:	9b04      	ldr	r3, [sp, #16]
 8007a38:	430b      	orrs	r3, r1
 8007a3a:	464d      	mov	r5, r9
 8007a3c:	d10f      	bne.n	8007a5e <_dtoa_r+0xa66>
 8007a3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a42:	d02a      	beq.n	8007a9a <_dtoa_r+0xaa2>
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	dd02      	ble.n	8007a50 <_dtoa_r+0xa58>
 8007a4a:	9b02      	ldr	r3, [sp, #8]
 8007a4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007a50:	f88b a000 	strb.w	sl, [fp]
 8007a54:	e775      	b.n	8007942 <_dtoa_r+0x94a>
 8007a56:	4638      	mov	r0, r7
 8007a58:	e7ba      	b.n	80079d0 <_dtoa_r+0x9d8>
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	e7e2      	b.n	8007a24 <_dtoa_r+0xa2c>
 8007a5e:	9b03      	ldr	r3, [sp, #12]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	db04      	blt.n	8007a6e <_dtoa_r+0xa76>
 8007a64:	9906      	ldr	r1, [sp, #24]
 8007a66:	430b      	orrs	r3, r1
 8007a68:	9904      	ldr	r1, [sp, #16]
 8007a6a:	430b      	orrs	r3, r1
 8007a6c:	d122      	bne.n	8007ab4 <_dtoa_r+0xabc>
 8007a6e:	2a00      	cmp	r2, #0
 8007a70:	ddee      	ble.n	8007a50 <_dtoa_r+0xa58>
 8007a72:	ee18 1a10 	vmov	r1, s16
 8007a76:	2201      	movs	r2, #1
 8007a78:	4620      	mov	r0, r4
 8007a7a:	f000 fea3 	bl	80087c4 <__lshift>
 8007a7e:	4631      	mov	r1, r6
 8007a80:	ee08 0a10 	vmov	s16, r0
 8007a84:	f000 ff0e 	bl	80088a4 <__mcmp>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	dc03      	bgt.n	8007a94 <_dtoa_r+0xa9c>
 8007a8c:	d1e0      	bne.n	8007a50 <_dtoa_r+0xa58>
 8007a8e:	f01a 0f01 	tst.w	sl, #1
 8007a92:	d0dd      	beq.n	8007a50 <_dtoa_r+0xa58>
 8007a94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a98:	d1d7      	bne.n	8007a4a <_dtoa_r+0xa52>
 8007a9a:	2339      	movs	r3, #57	; 0x39
 8007a9c:	f88b 3000 	strb.w	r3, [fp]
 8007aa0:	462b      	mov	r3, r5
 8007aa2:	461d      	mov	r5, r3
 8007aa4:	3b01      	subs	r3, #1
 8007aa6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007aaa:	2a39      	cmp	r2, #57	; 0x39
 8007aac:	d071      	beq.n	8007b92 <_dtoa_r+0xb9a>
 8007aae:	3201      	adds	r2, #1
 8007ab0:	701a      	strb	r2, [r3, #0]
 8007ab2:	e746      	b.n	8007942 <_dtoa_r+0x94a>
 8007ab4:	2a00      	cmp	r2, #0
 8007ab6:	dd07      	ble.n	8007ac8 <_dtoa_r+0xad0>
 8007ab8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007abc:	d0ed      	beq.n	8007a9a <_dtoa_r+0xaa2>
 8007abe:	f10a 0301 	add.w	r3, sl, #1
 8007ac2:	f88b 3000 	strb.w	r3, [fp]
 8007ac6:	e73c      	b.n	8007942 <_dtoa_r+0x94a>
 8007ac8:	9b05      	ldr	r3, [sp, #20]
 8007aca:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007ace:	4599      	cmp	r9, r3
 8007ad0:	d047      	beq.n	8007b62 <_dtoa_r+0xb6a>
 8007ad2:	ee18 1a10 	vmov	r1, s16
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	220a      	movs	r2, #10
 8007ada:	4620      	mov	r0, r4
 8007adc:	f000 fc78 	bl	80083d0 <__multadd>
 8007ae0:	45b8      	cmp	r8, r7
 8007ae2:	ee08 0a10 	vmov	s16, r0
 8007ae6:	f04f 0300 	mov.w	r3, #0
 8007aea:	f04f 020a 	mov.w	r2, #10
 8007aee:	4641      	mov	r1, r8
 8007af0:	4620      	mov	r0, r4
 8007af2:	d106      	bne.n	8007b02 <_dtoa_r+0xb0a>
 8007af4:	f000 fc6c 	bl	80083d0 <__multadd>
 8007af8:	4680      	mov	r8, r0
 8007afa:	4607      	mov	r7, r0
 8007afc:	f109 0901 	add.w	r9, r9, #1
 8007b00:	e772      	b.n	80079e8 <_dtoa_r+0x9f0>
 8007b02:	f000 fc65 	bl	80083d0 <__multadd>
 8007b06:	4639      	mov	r1, r7
 8007b08:	4680      	mov	r8, r0
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	220a      	movs	r2, #10
 8007b0e:	4620      	mov	r0, r4
 8007b10:	f000 fc5e 	bl	80083d0 <__multadd>
 8007b14:	4607      	mov	r7, r0
 8007b16:	e7f1      	b.n	8007afc <_dtoa_r+0xb04>
 8007b18:	9b03      	ldr	r3, [sp, #12]
 8007b1a:	9302      	str	r3, [sp, #8]
 8007b1c:	9d01      	ldr	r5, [sp, #4]
 8007b1e:	ee18 0a10 	vmov	r0, s16
 8007b22:	4631      	mov	r1, r6
 8007b24:	f7ff f9dc 	bl	8006ee0 <quorem>
 8007b28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b2c:	9b01      	ldr	r3, [sp, #4]
 8007b2e:	f805 ab01 	strb.w	sl, [r5], #1
 8007b32:	1aea      	subs	r2, r5, r3
 8007b34:	9b02      	ldr	r3, [sp, #8]
 8007b36:	4293      	cmp	r3, r2
 8007b38:	dd09      	ble.n	8007b4e <_dtoa_r+0xb56>
 8007b3a:	ee18 1a10 	vmov	r1, s16
 8007b3e:	2300      	movs	r3, #0
 8007b40:	220a      	movs	r2, #10
 8007b42:	4620      	mov	r0, r4
 8007b44:	f000 fc44 	bl	80083d0 <__multadd>
 8007b48:	ee08 0a10 	vmov	s16, r0
 8007b4c:	e7e7      	b.n	8007b1e <_dtoa_r+0xb26>
 8007b4e:	9b02      	ldr	r3, [sp, #8]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	bfc8      	it	gt
 8007b54:	461d      	movgt	r5, r3
 8007b56:	9b01      	ldr	r3, [sp, #4]
 8007b58:	bfd8      	it	le
 8007b5a:	2501      	movle	r5, #1
 8007b5c:	441d      	add	r5, r3
 8007b5e:	f04f 0800 	mov.w	r8, #0
 8007b62:	ee18 1a10 	vmov	r1, s16
 8007b66:	2201      	movs	r2, #1
 8007b68:	4620      	mov	r0, r4
 8007b6a:	f000 fe2b 	bl	80087c4 <__lshift>
 8007b6e:	4631      	mov	r1, r6
 8007b70:	ee08 0a10 	vmov	s16, r0
 8007b74:	f000 fe96 	bl	80088a4 <__mcmp>
 8007b78:	2800      	cmp	r0, #0
 8007b7a:	dc91      	bgt.n	8007aa0 <_dtoa_r+0xaa8>
 8007b7c:	d102      	bne.n	8007b84 <_dtoa_r+0xb8c>
 8007b7e:	f01a 0f01 	tst.w	sl, #1
 8007b82:	d18d      	bne.n	8007aa0 <_dtoa_r+0xaa8>
 8007b84:	462b      	mov	r3, r5
 8007b86:	461d      	mov	r5, r3
 8007b88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b8c:	2a30      	cmp	r2, #48	; 0x30
 8007b8e:	d0fa      	beq.n	8007b86 <_dtoa_r+0xb8e>
 8007b90:	e6d7      	b.n	8007942 <_dtoa_r+0x94a>
 8007b92:	9a01      	ldr	r2, [sp, #4]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d184      	bne.n	8007aa2 <_dtoa_r+0xaaa>
 8007b98:	9b00      	ldr	r3, [sp, #0]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	9300      	str	r3, [sp, #0]
 8007b9e:	2331      	movs	r3, #49	; 0x31
 8007ba0:	7013      	strb	r3, [r2, #0]
 8007ba2:	e6ce      	b.n	8007942 <_dtoa_r+0x94a>
 8007ba4:	4b09      	ldr	r3, [pc, #36]	; (8007bcc <_dtoa_r+0xbd4>)
 8007ba6:	f7ff ba95 	b.w	80070d4 <_dtoa_r+0xdc>
 8007baa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f47f aa6e 	bne.w	800708e <_dtoa_r+0x96>
 8007bb2:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <_dtoa_r+0xbd8>)
 8007bb4:	f7ff ba8e 	b.w	80070d4 <_dtoa_r+0xdc>
 8007bb8:	9b02      	ldr	r3, [sp, #8]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	dcae      	bgt.n	8007b1c <_dtoa_r+0xb24>
 8007bbe:	9b06      	ldr	r3, [sp, #24]
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	f73f aea8 	bgt.w	8007916 <_dtoa_r+0x91e>
 8007bc6:	e7a9      	b.n	8007b1c <_dtoa_r+0xb24>
 8007bc8:	08009fe0 	.word	0x08009fe0
 8007bcc:	08009de0 	.word	0x08009de0
 8007bd0:	08009f61 	.word	0x08009f61

08007bd4 <rshift>:
 8007bd4:	6903      	ldr	r3, [r0, #16]
 8007bd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007bda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bde:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007be2:	f100 0414 	add.w	r4, r0, #20
 8007be6:	dd45      	ble.n	8007c74 <rshift+0xa0>
 8007be8:	f011 011f 	ands.w	r1, r1, #31
 8007bec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007bf0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007bf4:	d10c      	bne.n	8007c10 <rshift+0x3c>
 8007bf6:	f100 0710 	add.w	r7, r0, #16
 8007bfa:	4629      	mov	r1, r5
 8007bfc:	42b1      	cmp	r1, r6
 8007bfe:	d334      	bcc.n	8007c6a <rshift+0x96>
 8007c00:	1a9b      	subs	r3, r3, r2
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	1eea      	subs	r2, r5, #3
 8007c06:	4296      	cmp	r6, r2
 8007c08:	bf38      	it	cc
 8007c0a:	2300      	movcc	r3, #0
 8007c0c:	4423      	add	r3, r4
 8007c0e:	e015      	b.n	8007c3c <rshift+0x68>
 8007c10:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007c14:	f1c1 0820 	rsb	r8, r1, #32
 8007c18:	40cf      	lsrs	r7, r1
 8007c1a:	f105 0e04 	add.w	lr, r5, #4
 8007c1e:	46a1      	mov	r9, r4
 8007c20:	4576      	cmp	r6, lr
 8007c22:	46f4      	mov	ip, lr
 8007c24:	d815      	bhi.n	8007c52 <rshift+0x7e>
 8007c26:	1a9a      	subs	r2, r3, r2
 8007c28:	0092      	lsls	r2, r2, #2
 8007c2a:	3a04      	subs	r2, #4
 8007c2c:	3501      	adds	r5, #1
 8007c2e:	42ae      	cmp	r6, r5
 8007c30:	bf38      	it	cc
 8007c32:	2200      	movcc	r2, #0
 8007c34:	18a3      	adds	r3, r4, r2
 8007c36:	50a7      	str	r7, [r4, r2]
 8007c38:	b107      	cbz	r7, 8007c3c <rshift+0x68>
 8007c3a:	3304      	adds	r3, #4
 8007c3c:	1b1a      	subs	r2, r3, r4
 8007c3e:	42a3      	cmp	r3, r4
 8007c40:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007c44:	bf08      	it	eq
 8007c46:	2300      	moveq	r3, #0
 8007c48:	6102      	str	r2, [r0, #16]
 8007c4a:	bf08      	it	eq
 8007c4c:	6143      	streq	r3, [r0, #20]
 8007c4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c52:	f8dc c000 	ldr.w	ip, [ip]
 8007c56:	fa0c fc08 	lsl.w	ip, ip, r8
 8007c5a:	ea4c 0707 	orr.w	r7, ip, r7
 8007c5e:	f849 7b04 	str.w	r7, [r9], #4
 8007c62:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c66:	40cf      	lsrs	r7, r1
 8007c68:	e7da      	b.n	8007c20 <rshift+0x4c>
 8007c6a:	f851 cb04 	ldr.w	ip, [r1], #4
 8007c6e:	f847 cf04 	str.w	ip, [r7, #4]!
 8007c72:	e7c3      	b.n	8007bfc <rshift+0x28>
 8007c74:	4623      	mov	r3, r4
 8007c76:	e7e1      	b.n	8007c3c <rshift+0x68>

08007c78 <__hexdig_fun>:
 8007c78:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007c7c:	2b09      	cmp	r3, #9
 8007c7e:	d802      	bhi.n	8007c86 <__hexdig_fun+0xe>
 8007c80:	3820      	subs	r0, #32
 8007c82:	b2c0      	uxtb	r0, r0
 8007c84:	4770      	bx	lr
 8007c86:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007c8a:	2b05      	cmp	r3, #5
 8007c8c:	d801      	bhi.n	8007c92 <__hexdig_fun+0x1a>
 8007c8e:	3847      	subs	r0, #71	; 0x47
 8007c90:	e7f7      	b.n	8007c82 <__hexdig_fun+0xa>
 8007c92:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007c96:	2b05      	cmp	r3, #5
 8007c98:	d801      	bhi.n	8007c9e <__hexdig_fun+0x26>
 8007c9a:	3827      	subs	r0, #39	; 0x27
 8007c9c:	e7f1      	b.n	8007c82 <__hexdig_fun+0xa>
 8007c9e:	2000      	movs	r0, #0
 8007ca0:	4770      	bx	lr
	...

08007ca4 <__gethex>:
 8007ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ca8:	ed2d 8b02 	vpush	{d8}
 8007cac:	b089      	sub	sp, #36	; 0x24
 8007cae:	ee08 0a10 	vmov	s16, r0
 8007cb2:	9304      	str	r3, [sp, #16]
 8007cb4:	4bb4      	ldr	r3, [pc, #720]	; (8007f88 <__gethex+0x2e4>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	9301      	str	r3, [sp, #4]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	468b      	mov	fp, r1
 8007cbe:	4690      	mov	r8, r2
 8007cc0:	f7f8 faa6 	bl	8000210 <strlen>
 8007cc4:	9b01      	ldr	r3, [sp, #4]
 8007cc6:	f8db 2000 	ldr.w	r2, [fp]
 8007cca:	4403      	add	r3, r0
 8007ccc:	4682      	mov	sl, r0
 8007cce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007cd2:	9305      	str	r3, [sp, #20]
 8007cd4:	1c93      	adds	r3, r2, #2
 8007cd6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007cda:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007cde:	32fe      	adds	r2, #254	; 0xfe
 8007ce0:	18d1      	adds	r1, r2, r3
 8007ce2:	461f      	mov	r7, r3
 8007ce4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007ce8:	9100      	str	r1, [sp, #0]
 8007cea:	2830      	cmp	r0, #48	; 0x30
 8007cec:	d0f8      	beq.n	8007ce0 <__gethex+0x3c>
 8007cee:	f7ff ffc3 	bl	8007c78 <__hexdig_fun>
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d13a      	bne.n	8007d6e <__gethex+0xca>
 8007cf8:	9901      	ldr	r1, [sp, #4]
 8007cfa:	4652      	mov	r2, sl
 8007cfc:	4638      	mov	r0, r7
 8007cfe:	f001 fa33 	bl	8009168 <strncmp>
 8007d02:	4605      	mov	r5, r0
 8007d04:	2800      	cmp	r0, #0
 8007d06:	d168      	bne.n	8007dda <__gethex+0x136>
 8007d08:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007d0c:	eb07 060a 	add.w	r6, r7, sl
 8007d10:	f7ff ffb2 	bl	8007c78 <__hexdig_fun>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d062      	beq.n	8007dde <__gethex+0x13a>
 8007d18:	4633      	mov	r3, r6
 8007d1a:	7818      	ldrb	r0, [r3, #0]
 8007d1c:	2830      	cmp	r0, #48	; 0x30
 8007d1e:	461f      	mov	r7, r3
 8007d20:	f103 0301 	add.w	r3, r3, #1
 8007d24:	d0f9      	beq.n	8007d1a <__gethex+0x76>
 8007d26:	f7ff ffa7 	bl	8007c78 <__hexdig_fun>
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	fab0 f480 	clz	r4, r0
 8007d30:	0964      	lsrs	r4, r4, #5
 8007d32:	4635      	mov	r5, r6
 8007d34:	9300      	str	r3, [sp, #0]
 8007d36:	463a      	mov	r2, r7
 8007d38:	4616      	mov	r6, r2
 8007d3a:	3201      	adds	r2, #1
 8007d3c:	7830      	ldrb	r0, [r6, #0]
 8007d3e:	f7ff ff9b 	bl	8007c78 <__hexdig_fun>
 8007d42:	2800      	cmp	r0, #0
 8007d44:	d1f8      	bne.n	8007d38 <__gethex+0x94>
 8007d46:	9901      	ldr	r1, [sp, #4]
 8007d48:	4652      	mov	r2, sl
 8007d4a:	4630      	mov	r0, r6
 8007d4c:	f001 fa0c 	bl	8009168 <strncmp>
 8007d50:	b980      	cbnz	r0, 8007d74 <__gethex+0xd0>
 8007d52:	b94d      	cbnz	r5, 8007d68 <__gethex+0xc4>
 8007d54:	eb06 050a 	add.w	r5, r6, sl
 8007d58:	462a      	mov	r2, r5
 8007d5a:	4616      	mov	r6, r2
 8007d5c:	3201      	adds	r2, #1
 8007d5e:	7830      	ldrb	r0, [r6, #0]
 8007d60:	f7ff ff8a 	bl	8007c78 <__hexdig_fun>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d1f8      	bne.n	8007d5a <__gethex+0xb6>
 8007d68:	1bad      	subs	r5, r5, r6
 8007d6a:	00ad      	lsls	r5, r5, #2
 8007d6c:	e004      	b.n	8007d78 <__gethex+0xd4>
 8007d6e:	2400      	movs	r4, #0
 8007d70:	4625      	mov	r5, r4
 8007d72:	e7e0      	b.n	8007d36 <__gethex+0x92>
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	d1f7      	bne.n	8007d68 <__gethex+0xc4>
 8007d78:	7833      	ldrb	r3, [r6, #0]
 8007d7a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007d7e:	2b50      	cmp	r3, #80	; 0x50
 8007d80:	d13b      	bne.n	8007dfa <__gethex+0x156>
 8007d82:	7873      	ldrb	r3, [r6, #1]
 8007d84:	2b2b      	cmp	r3, #43	; 0x2b
 8007d86:	d02c      	beq.n	8007de2 <__gethex+0x13e>
 8007d88:	2b2d      	cmp	r3, #45	; 0x2d
 8007d8a:	d02e      	beq.n	8007dea <__gethex+0x146>
 8007d8c:	1c71      	adds	r1, r6, #1
 8007d8e:	f04f 0900 	mov.w	r9, #0
 8007d92:	7808      	ldrb	r0, [r1, #0]
 8007d94:	f7ff ff70 	bl	8007c78 <__hexdig_fun>
 8007d98:	1e43      	subs	r3, r0, #1
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b18      	cmp	r3, #24
 8007d9e:	d82c      	bhi.n	8007dfa <__gethex+0x156>
 8007da0:	f1a0 0210 	sub.w	r2, r0, #16
 8007da4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007da8:	f7ff ff66 	bl	8007c78 <__hexdig_fun>
 8007dac:	1e43      	subs	r3, r0, #1
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b18      	cmp	r3, #24
 8007db2:	d91d      	bls.n	8007df0 <__gethex+0x14c>
 8007db4:	f1b9 0f00 	cmp.w	r9, #0
 8007db8:	d000      	beq.n	8007dbc <__gethex+0x118>
 8007dba:	4252      	negs	r2, r2
 8007dbc:	4415      	add	r5, r2
 8007dbe:	f8cb 1000 	str.w	r1, [fp]
 8007dc2:	b1e4      	cbz	r4, 8007dfe <__gethex+0x15a>
 8007dc4:	9b00      	ldr	r3, [sp, #0]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	bf14      	ite	ne
 8007dca:	2700      	movne	r7, #0
 8007dcc:	2706      	moveq	r7, #6
 8007dce:	4638      	mov	r0, r7
 8007dd0:	b009      	add	sp, #36	; 0x24
 8007dd2:	ecbd 8b02 	vpop	{d8}
 8007dd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dda:	463e      	mov	r6, r7
 8007ddc:	4625      	mov	r5, r4
 8007dde:	2401      	movs	r4, #1
 8007de0:	e7ca      	b.n	8007d78 <__gethex+0xd4>
 8007de2:	f04f 0900 	mov.w	r9, #0
 8007de6:	1cb1      	adds	r1, r6, #2
 8007de8:	e7d3      	b.n	8007d92 <__gethex+0xee>
 8007dea:	f04f 0901 	mov.w	r9, #1
 8007dee:	e7fa      	b.n	8007de6 <__gethex+0x142>
 8007df0:	230a      	movs	r3, #10
 8007df2:	fb03 0202 	mla	r2, r3, r2, r0
 8007df6:	3a10      	subs	r2, #16
 8007df8:	e7d4      	b.n	8007da4 <__gethex+0x100>
 8007dfa:	4631      	mov	r1, r6
 8007dfc:	e7df      	b.n	8007dbe <__gethex+0x11a>
 8007dfe:	1bf3      	subs	r3, r6, r7
 8007e00:	3b01      	subs	r3, #1
 8007e02:	4621      	mov	r1, r4
 8007e04:	2b07      	cmp	r3, #7
 8007e06:	dc0b      	bgt.n	8007e20 <__gethex+0x17c>
 8007e08:	ee18 0a10 	vmov	r0, s16
 8007e0c:	f000 fa7e 	bl	800830c <_Balloc>
 8007e10:	4604      	mov	r4, r0
 8007e12:	b940      	cbnz	r0, 8007e26 <__gethex+0x182>
 8007e14:	4b5d      	ldr	r3, [pc, #372]	; (8007f8c <__gethex+0x2e8>)
 8007e16:	4602      	mov	r2, r0
 8007e18:	21de      	movs	r1, #222	; 0xde
 8007e1a:	485d      	ldr	r0, [pc, #372]	; (8007f90 <__gethex+0x2ec>)
 8007e1c:	f001 f9c6 	bl	80091ac <__assert_func>
 8007e20:	3101      	adds	r1, #1
 8007e22:	105b      	asrs	r3, r3, #1
 8007e24:	e7ee      	b.n	8007e04 <__gethex+0x160>
 8007e26:	f100 0914 	add.w	r9, r0, #20
 8007e2a:	f04f 0b00 	mov.w	fp, #0
 8007e2e:	f1ca 0301 	rsb	r3, sl, #1
 8007e32:	f8cd 9008 	str.w	r9, [sp, #8]
 8007e36:	f8cd b000 	str.w	fp, [sp]
 8007e3a:	9306      	str	r3, [sp, #24]
 8007e3c:	42b7      	cmp	r7, r6
 8007e3e:	d340      	bcc.n	8007ec2 <__gethex+0x21e>
 8007e40:	9802      	ldr	r0, [sp, #8]
 8007e42:	9b00      	ldr	r3, [sp, #0]
 8007e44:	f840 3b04 	str.w	r3, [r0], #4
 8007e48:	eba0 0009 	sub.w	r0, r0, r9
 8007e4c:	1080      	asrs	r0, r0, #2
 8007e4e:	0146      	lsls	r6, r0, #5
 8007e50:	6120      	str	r0, [r4, #16]
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fb4c 	bl	80084f0 <__hi0bits>
 8007e58:	1a30      	subs	r0, r6, r0
 8007e5a:	f8d8 6000 	ldr.w	r6, [r8]
 8007e5e:	42b0      	cmp	r0, r6
 8007e60:	dd63      	ble.n	8007f2a <__gethex+0x286>
 8007e62:	1b87      	subs	r7, r0, r6
 8007e64:	4639      	mov	r1, r7
 8007e66:	4620      	mov	r0, r4
 8007e68:	f000 fef0 	bl	8008c4c <__any_on>
 8007e6c:	4682      	mov	sl, r0
 8007e6e:	b1a8      	cbz	r0, 8007e9c <__gethex+0x1f8>
 8007e70:	1e7b      	subs	r3, r7, #1
 8007e72:	1159      	asrs	r1, r3, #5
 8007e74:	f003 021f 	and.w	r2, r3, #31
 8007e78:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007e7c:	f04f 0a01 	mov.w	sl, #1
 8007e80:	fa0a f202 	lsl.w	r2, sl, r2
 8007e84:	420a      	tst	r2, r1
 8007e86:	d009      	beq.n	8007e9c <__gethex+0x1f8>
 8007e88:	4553      	cmp	r3, sl
 8007e8a:	dd05      	ble.n	8007e98 <__gethex+0x1f4>
 8007e8c:	1eb9      	subs	r1, r7, #2
 8007e8e:	4620      	mov	r0, r4
 8007e90:	f000 fedc 	bl	8008c4c <__any_on>
 8007e94:	2800      	cmp	r0, #0
 8007e96:	d145      	bne.n	8007f24 <__gethex+0x280>
 8007e98:	f04f 0a02 	mov.w	sl, #2
 8007e9c:	4639      	mov	r1, r7
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f7ff fe98 	bl	8007bd4 <rshift>
 8007ea4:	443d      	add	r5, r7
 8007ea6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007eaa:	42ab      	cmp	r3, r5
 8007eac:	da4c      	bge.n	8007f48 <__gethex+0x2a4>
 8007eae:	ee18 0a10 	vmov	r0, s16
 8007eb2:	4621      	mov	r1, r4
 8007eb4:	f000 fa6a 	bl	800838c <_Bfree>
 8007eb8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007eba:	2300      	movs	r3, #0
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	27a3      	movs	r7, #163	; 0xa3
 8007ec0:	e785      	b.n	8007dce <__gethex+0x12a>
 8007ec2:	1e73      	subs	r3, r6, #1
 8007ec4:	9a05      	ldr	r2, [sp, #20]
 8007ec6:	9303      	str	r3, [sp, #12]
 8007ec8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d019      	beq.n	8007f04 <__gethex+0x260>
 8007ed0:	f1bb 0f20 	cmp.w	fp, #32
 8007ed4:	d107      	bne.n	8007ee6 <__gethex+0x242>
 8007ed6:	9b02      	ldr	r3, [sp, #8]
 8007ed8:	9a00      	ldr	r2, [sp, #0]
 8007eda:	f843 2b04 	str.w	r2, [r3], #4
 8007ede:	9302      	str	r3, [sp, #8]
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	9300      	str	r3, [sp, #0]
 8007ee4:	469b      	mov	fp, r3
 8007ee6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007eea:	f7ff fec5 	bl	8007c78 <__hexdig_fun>
 8007eee:	9b00      	ldr	r3, [sp, #0]
 8007ef0:	f000 000f 	and.w	r0, r0, #15
 8007ef4:	fa00 f00b 	lsl.w	r0, r0, fp
 8007ef8:	4303      	orrs	r3, r0
 8007efa:	9300      	str	r3, [sp, #0]
 8007efc:	f10b 0b04 	add.w	fp, fp, #4
 8007f00:	9b03      	ldr	r3, [sp, #12]
 8007f02:	e00d      	b.n	8007f20 <__gethex+0x27c>
 8007f04:	9b03      	ldr	r3, [sp, #12]
 8007f06:	9a06      	ldr	r2, [sp, #24]
 8007f08:	4413      	add	r3, r2
 8007f0a:	42bb      	cmp	r3, r7
 8007f0c:	d3e0      	bcc.n	8007ed0 <__gethex+0x22c>
 8007f0e:	4618      	mov	r0, r3
 8007f10:	9901      	ldr	r1, [sp, #4]
 8007f12:	9307      	str	r3, [sp, #28]
 8007f14:	4652      	mov	r2, sl
 8007f16:	f001 f927 	bl	8009168 <strncmp>
 8007f1a:	9b07      	ldr	r3, [sp, #28]
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	d1d7      	bne.n	8007ed0 <__gethex+0x22c>
 8007f20:	461e      	mov	r6, r3
 8007f22:	e78b      	b.n	8007e3c <__gethex+0x198>
 8007f24:	f04f 0a03 	mov.w	sl, #3
 8007f28:	e7b8      	b.n	8007e9c <__gethex+0x1f8>
 8007f2a:	da0a      	bge.n	8007f42 <__gethex+0x29e>
 8007f2c:	1a37      	subs	r7, r6, r0
 8007f2e:	4621      	mov	r1, r4
 8007f30:	ee18 0a10 	vmov	r0, s16
 8007f34:	463a      	mov	r2, r7
 8007f36:	f000 fc45 	bl	80087c4 <__lshift>
 8007f3a:	1bed      	subs	r5, r5, r7
 8007f3c:	4604      	mov	r4, r0
 8007f3e:	f100 0914 	add.w	r9, r0, #20
 8007f42:	f04f 0a00 	mov.w	sl, #0
 8007f46:	e7ae      	b.n	8007ea6 <__gethex+0x202>
 8007f48:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007f4c:	42a8      	cmp	r0, r5
 8007f4e:	dd72      	ble.n	8008036 <__gethex+0x392>
 8007f50:	1b45      	subs	r5, r0, r5
 8007f52:	42ae      	cmp	r6, r5
 8007f54:	dc36      	bgt.n	8007fc4 <__gethex+0x320>
 8007f56:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	d02a      	beq.n	8007fb4 <__gethex+0x310>
 8007f5e:	2b03      	cmp	r3, #3
 8007f60:	d02c      	beq.n	8007fbc <__gethex+0x318>
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d11c      	bne.n	8007fa0 <__gethex+0x2fc>
 8007f66:	42ae      	cmp	r6, r5
 8007f68:	d11a      	bne.n	8007fa0 <__gethex+0x2fc>
 8007f6a:	2e01      	cmp	r6, #1
 8007f6c:	d112      	bne.n	8007f94 <__gethex+0x2f0>
 8007f6e:	9a04      	ldr	r2, [sp, #16]
 8007f70:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007f74:	6013      	str	r3, [r2, #0]
 8007f76:	2301      	movs	r3, #1
 8007f78:	6123      	str	r3, [r4, #16]
 8007f7a:	f8c9 3000 	str.w	r3, [r9]
 8007f7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f80:	2762      	movs	r7, #98	; 0x62
 8007f82:	601c      	str	r4, [r3, #0]
 8007f84:	e723      	b.n	8007dce <__gethex+0x12a>
 8007f86:	bf00      	nop
 8007f88:	0800a058 	.word	0x0800a058
 8007f8c:	08009fe0 	.word	0x08009fe0
 8007f90:	08009ff1 	.word	0x08009ff1
 8007f94:	1e71      	subs	r1, r6, #1
 8007f96:	4620      	mov	r0, r4
 8007f98:	f000 fe58 	bl	8008c4c <__any_on>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d1e6      	bne.n	8007f6e <__gethex+0x2ca>
 8007fa0:	ee18 0a10 	vmov	r0, s16
 8007fa4:	4621      	mov	r1, r4
 8007fa6:	f000 f9f1 	bl	800838c <_Bfree>
 8007faa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007fac:	2300      	movs	r3, #0
 8007fae:	6013      	str	r3, [r2, #0]
 8007fb0:	2750      	movs	r7, #80	; 0x50
 8007fb2:	e70c      	b.n	8007dce <__gethex+0x12a>
 8007fb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1f2      	bne.n	8007fa0 <__gethex+0x2fc>
 8007fba:	e7d8      	b.n	8007f6e <__gethex+0x2ca>
 8007fbc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1d5      	bne.n	8007f6e <__gethex+0x2ca>
 8007fc2:	e7ed      	b.n	8007fa0 <__gethex+0x2fc>
 8007fc4:	1e6f      	subs	r7, r5, #1
 8007fc6:	f1ba 0f00 	cmp.w	sl, #0
 8007fca:	d131      	bne.n	8008030 <__gethex+0x38c>
 8007fcc:	b127      	cbz	r7, 8007fd8 <__gethex+0x334>
 8007fce:	4639      	mov	r1, r7
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f000 fe3b 	bl	8008c4c <__any_on>
 8007fd6:	4682      	mov	sl, r0
 8007fd8:	117b      	asrs	r3, r7, #5
 8007fda:	2101      	movs	r1, #1
 8007fdc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007fe0:	f007 071f 	and.w	r7, r7, #31
 8007fe4:	fa01 f707 	lsl.w	r7, r1, r7
 8007fe8:	421f      	tst	r7, r3
 8007fea:	4629      	mov	r1, r5
 8007fec:	4620      	mov	r0, r4
 8007fee:	bf18      	it	ne
 8007ff0:	f04a 0a02 	orrne.w	sl, sl, #2
 8007ff4:	1b76      	subs	r6, r6, r5
 8007ff6:	f7ff fded 	bl	8007bd4 <rshift>
 8007ffa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007ffe:	2702      	movs	r7, #2
 8008000:	f1ba 0f00 	cmp.w	sl, #0
 8008004:	d048      	beq.n	8008098 <__gethex+0x3f4>
 8008006:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800800a:	2b02      	cmp	r3, #2
 800800c:	d015      	beq.n	800803a <__gethex+0x396>
 800800e:	2b03      	cmp	r3, #3
 8008010:	d017      	beq.n	8008042 <__gethex+0x39e>
 8008012:	2b01      	cmp	r3, #1
 8008014:	d109      	bne.n	800802a <__gethex+0x386>
 8008016:	f01a 0f02 	tst.w	sl, #2
 800801a:	d006      	beq.n	800802a <__gethex+0x386>
 800801c:	f8d9 0000 	ldr.w	r0, [r9]
 8008020:	ea4a 0a00 	orr.w	sl, sl, r0
 8008024:	f01a 0f01 	tst.w	sl, #1
 8008028:	d10e      	bne.n	8008048 <__gethex+0x3a4>
 800802a:	f047 0710 	orr.w	r7, r7, #16
 800802e:	e033      	b.n	8008098 <__gethex+0x3f4>
 8008030:	f04f 0a01 	mov.w	sl, #1
 8008034:	e7d0      	b.n	8007fd8 <__gethex+0x334>
 8008036:	2701      	movs	r7, #1
 8008038:	e7e2      	b.n	8008000 <__gethex+0x35c>
 800803a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800803c:	f1c3 0301 	rsb	r3, r3, #1
 8008040:	9315      	str	r3, [sp, #84]	; 0x54
 8008042:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008044:	2b00      	cmp	r3, #0
 8008046:	d0f0      	beq.n	800802a <__gethex+0x386>
 8008048:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800804c:	f104 0314 	add.w	r3, r4, #20
 8008050:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008054:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008058:	f04f 0c00 	mov.w	ip, #0
 800805c:	4618      	mov	r0, r3
 800805e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008062:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008066:	d01c      	beq.n	80080a2 <__gethex+0x3fe>
 8008068:	3201      	adds	r2, #1
 800806a:	6002      	str	r2, [r0, #0]
 800806c:	2f02      	cmp	r7, #2
 800806e:	f104 0314 	add.w	r3, r4, #20
 8008072:	d13f      	bne.n	80080f4 <__gethex+0x450>
 8008074:	f8d8 2000 	ldr.w	r2, [r8]
 8008078:	3a01      	subs	r2, #1
 800807a:	42b2      	cmp	r2, r6
 800807c:	d10a      	bne.n	8008094 <__gethex+0x3f0>
 800807e:	1171      	asrs	r1, r6, #5
 8008080:	2201      	movs	r2, #1
 8008082:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008086:	f006 061f 	and.w	r6, r6, #31
 800808a:	fa02 f606 	lsl.w	r6, r2, r6
 800808e:	421e      	tst	r6, r3
 8008090:	bf18      	it	ne
 8008092:	4617      	movne	r7, r2
 8008094:	f047 0720 	orr.w	r7, r7, #32
 8008098:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800809a:	601c      	str	r4, [r3, #0]
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	601d      	str	r5, [r3, #0]
 80080a0:	e695      	b.n	8007dce <__gethex+0x12a>
 80080a2:	4299      	cmp	r1, r3
 80080a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80080a8:	d8d8      	bhi.n	800805c <__gethex+0x3b8>
 80080aa:	68a3      	ldr	r3, [r4, #8]
 80080ac:	459b      	cmp	fp, r3
 80080ae:	db19      	blt.n	80080e4 <__gethex+0x440>
 80080b0:	6861      	ldr	r1, [r4, #4]
 80080b2:	ee18 0a10 	vmov	r0, s16
 80080b6:	3101      	adds	r1, #1
 80080b8:	f000 f928 	bl	800830c <_Balloc>
 80080bc:	4681      	mov	r9, r0
 80080be:	b918      	cbnz	r0, 80080c8 <__gethex+0x424>
 80080c0:	4b1a      	ldr	r3, [pc, #104]	; (800812c <__gethex+0x488>)
 80080c2:	4602      	mov	r2, r0
 80080c4:	2184      	movs	r1, #132	; 0x84
 80080c6:	e6a8      	b.n	8007e1a <__gethex+0x176>
 80080c8:	6922      	ldr	r2, [r4, #16]
 80080ca:	3202      	adds	r2, #2
 80080cc:	f104 010c 	add.w	r1, r4, #12
 80080d0:	0092      	lsls	r2, r2, #2
 80080d2:	300c      	adds	r0, #12
 80080d4:	f000 f90c 	bl	80082f0 <memcpy>
 80080d8:	4621      	mov	r1, r4
 80080da:	ee18 0a10 	vmov	r0, s16
 80080de:	f000 f955 	bl	800838c <_Bfree>
 80080e2:	464c      	mov	r4, r9
 80080e4:	6923      	ldr	r3, [r4, #16]
 80080e6:	1c5a      	adds	r2, r3, #1
 80080e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080ec:	6122      	str	r2, [r4, #16]
 80080ee:	2201      	movs	r2, #1
 80080f0:	615a      	str	r2, [r3, #20]
 80080f2:	e7bb      	b.n	800806c <__gethex+0x3c8>
 80080f4:	6922      	ldr	r2, [r4, #16]
 80080f6:	455a      	cmp	r2, fp
 80080f8:	dd0b      	ble.n	8008112 <__gethex+0x46e>
 80080fa:	2101      	movs	r1, #1
 80080fc:	4620      	mov	r0, r4
 80080fe:	f7ff fd69 	bl	8007bd4 <rshift>
 8008102:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008106:	3501      	adds	r5, #1
 8008108:	42ab      	cmp	r3, r5
 800810a:	f6ff aed0 	blt.w	8007eae <__gethex+0x20a>
 800810e:	2701      	movs	r7, #1
 8008110:	e7c0      	b.n	8008094 <__gethex+0x3f0>
 8008112:	f016 061f 	ands.w	r6, r6, #31
 8008116:	d0fa      	beq.n	800810e <__gethex+0x46a>
 8008118:	4453      	add	r3, sl
 800811a:	f1c6 0620 	rsb	r6, r6, #32
 800811e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008122:	f000 f9e5 	bl	80084f0 <__hi0bits>
 8008126:	42b0      	cmp	r0, r6
 8008128:	dbe7      	blt.n	80080fa <__gethex+0x456>
 800812a:	e7f0      	b.n	800810e <__gethex+0x46a>
 800812c:	08009fe0 	.word	0x08009fe0

08008130 <L_shift>:
 8008130:	f1c2 0208 	rsb	r2, r2, #8
 8008134:	0092      	lsls	r2, r2, #2
 8008136:	b570      	push	{r4, r5, r6, lr}
 8008138:	f1c2 0620 	rsb	r6, r2, #32
 800813c:	6843      	ldr	r3, [r0, #4]
 800813e:	6804      	ldr	r4, [r0, #0]
 8008140:	fa03 f506 	lsl.w	r5, r3, r6
 8008144:	432c      	orrs	r4, r5
 8008146:	40d3      	lsrs	r3, r2
 8008148:	6004      	str	r4, [r0, #0]
 800814a:	f840 3f04 	str.w	r3, [r0, #4]!
 800814e:	4288      	cmp	r0, r1
 8008150:	d3f4      	bcc.n	800813c <L_shift+0xc>
 8008152:	bd70      	pop	{r4, r5, r6, pc}

08008154 <__match>:
 8008154:	b530      	push	{r4, r5, lr}
 8008156:	6803      	ldr	r3, [r0, #0]
 8008158:	3301      	adds	r3, #1
 800815a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800815e:	b914      	cbnz	r4, 8008166 <__match+0x12>
 8008160:	6003      	str	r3, [r0, #0]
 8008162:	2001      	movs	r0, #1
 8008164:	bd30      	pop	{r4, r5, pc}
 8008166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800816a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800816e:	2d19      	cmp	r5, #25
 8008170:	bf98      	it	ls
 8008172:	3220      	addls	r2, #32
 8008174:	42a2      	cmp	r2, r4
 8008176:	d0f0      	beq.n	800815a <__match+0x6>
 8008178:	2000      	movs	r0, #0
 800817a:	e7f3      	b.n	8008164 <__match+0x10>

0800817c <__hexnan>:
 800817c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008180:	680b      	ldr	r3, [r1, #0]
 8008182:	115e      	asrs	r6, r3, #5
 8008184:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008188:	f013 031f 	ands.w	r3, r3, #31
 800818c:	b087      	sub	sp, #28
 800818e:	bf18      	it	ne
 8008190:	3604      	addne	r6, #4
 8008192:	2500      	movs	r5, #0
 8008194:	1f37      	subs	r7, r6, #4
 8008196:	4690      	mov	r8, r2
 8008198:	6802      	ldr	r2, [r0, #0]
 800819a:	9301      	str	r3, [sp, #4]
 800819c:	4682      	mov	sl, r0
 800819e:	f846 5c04 	str.w	r5, [r6, #-4]
 80081a2:	46b9      	mov	r9, r7
 80081a4:	463c      	mov	r4, r7
 80081a6:	9502      	str	r5, [sp, #8]
 80081a8:	46ab      	mov	fp, r5
 80081aa:	7851      	ldrb	r1, [r2, #1]
 80081ac:	1c53      	adds	r3, r2, #1
 80081ae:	9303      	str	r3, [sp, #12]
 80081b0:	b341      	cbz	r1, 8008204 <__hexnan+0x88>
 80081b2:	4608      	mov	r0, r1
 80081b4:	9205      	str	r2, [sp, #20]
 80081b6:	9104      	str	r1, [sp, #16]
 80081b8:	f7ff fd5e 	bl	8007c78 <__hexdig_fun>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d14f      	bne.n	8008260 <__hexnan+0xe4>
 80081c0:	9904      	ldr	r1, [sp, #16]
 80081c2:	9a05      	ldr	r2, [sp, #20]
 80081c4:	2920      	cmp	r1, #32
 80081c6:	d818      	bhi.n	80081fa <__hexnan+0x7e>
 80081c8:	9b02      	ldr	r3, [sp, #8]
 80081ca:	459b      	cmp	fp, r3
 80081cc:	dd13      	ble.n	80081f6 <__hexnan+0x7a>
 80081ce:	454c      	cmp	r4, r9
 80081d0:	d206      	bcs.n	80081e0 <__hexnan+0x64>
 80081d2:	2d07      	cmp	r5, #7
 80081d4:	dc04      	bgt.n	80081e0 <__hexnan+0x64>
 80081d6:	462a      	mov	r2, r5
 80081d8:	4649      	mov	r1, r9
 80081da:	4620      	mov	r0, r4
 80081dc:	f7ff ffa8 	bl	8008130 <L_shift>
 80081e0:	4544      	cmp	r4, r8
 80081e2:	d950      	bls.n	8008286 <__hexnan+0x10a>
 80081e4:	2300      	movs	r3, #0
 80081e6:	f1a4 0904 	sub.w	r9, r4, #4
 80081ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80081ee:	f8cd b008 	str.w	fp, [sp, #8]
 80081f2:	464c      	mov	r4, r9
 80081f4:	461d      	mov	r5, r3
 80081f6:	9a03      	ldr	r2, [sp, #12]
 80081f8:	e7d7      	b.n	80081aa <__hexnan+0x2e>
 80081fa:	2929      	cmp	r1, #41	; 0x29
 80081fc:	d156      	bne.n	80082ac <__hexnan+0x130>
 80081fe:	3202      	adds	r2, #2
 8008200:	f8ca 2000 	str.w	r2, [sl]
 8008204:	f1bb 0f00 	cmp.w	fp, #0
 8008208:	d050      	beq.n	80082ac <__hexnan+0x130>
 800820a:	454c      	cmp	r4, r9
 800820c:	d206      	bcs.n	800821c <__hexnan+0xa0>
 800820e:	2d07      	cmp	r5, #7
 8008210:	dc04      	bgt.n	800821c <__hexnan+0xa0>
 8008212:	462a      	mov	r2, r5
 8008214:	4649      	mov	r1, r9
 8008216:	4620      	mov	r0, r4
 8008218:	f7ff ff8a 	bl	8008130 <L_shift>
 800821c:	4544      	cmp	r4, r8
 800821e:	d934      	bls.n	800828a <__hexnan+0x10e>
 8008220:	f1a8 0204 	sub.w	r2, r8, #4
 8008224:	4623      	mov	r3, r4
 8008226:	f853 1b04 	ldr.w	r1, [r3], #4
 800822a:	f842 1f04 	str.w	r1, [r2, #4]!
 800822e:	429f      	cmp	r7, r3
 8008230:	d2f9      	bcs.n	8008226 <__hexnan+0xaa>
 8008232:	1b3b      	subs	r3, r7, r4
 8008234:	f023 0303 	bic.w	r3, r3, #3
 8008238:	3304      	adds	r3, #4
 800823a:	3401      	adds	r4, #1
 800823c:	3e03      	subs	r6, #3
 800823e:	42b4      	cmp	r4, r6
 8008240:	bf88      	it	hi
 8008242:	2304      	movhi	r3, #4
 8008244:	4443      	add	r3, r8
 8008246:	2200      	movs	r2, #0
 8008248:	f843 2b04 	str.w	r2, [r3], #4
 800824c:	429f      	cmp	r7, r3
 800824e:	d2fb      	bcs.n	8008248 <__hexnan+0xcc>
 8008250:	683b      	ldr	r3, [r7, #0]
 8008252:	b91b      	cbnz	r3, 800825c <__hexnan+0xe0>
 8008254:	4547      	cmp	r7, r8
 8008256:	d127      	bne.n	80082a8 <__hexnan+0x12c>
 8008258:	2301      	movs	r3, #1
 800825a:	603b      	str	r3, [r7, #0]
 800825c:	2005      	movs	r0, #5
 800825e:	e026      	b.n	80082ae <__hexnan+0x132>
 8008260:	3501      	adds	r5, #1
 8008262:	2d08      	cmp	r5, #8
 8008264:	f10b 0b01 	add.w	fp, fp, #1
 8008268:	dd06      	ble.n	8008278 <__hexnan+0xfc>
 800826a:	4544      	cmp	r4, r8
 800826c:	d9c3      	bls.n	80081f6 <__hexnan+0x7a>
 800826e:	2300      	movs	r3, #0
 8008270:	f844 3c04 	str.w	r3, [r4, #-4]
 8008274:	2501      	movs	r5, #1
 8008276:	3c04      	subs	r4, #4
 8008278:	6822      	ldr	r2, [r4, #0]
 800827a:	f000 000f 	and.w	r0, r0, #15
 800827e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008282:	6022      	str	r2, [r4, #0]
 8008284:	e7b7      	b.n	80081f6 <__hexnan+0x7a>
 8008286:	2508      	movs	r5, #8
 8008288:	e7b5      	b.n	80081f6 <__hexnan+0x7a>
 800828a:	9b01      	ldr	r3, [sp, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d0df      	beq.n	8008250 <__hexnan+0xd4>
 8008290:	f04f 32ff 	mov.w	r2, #4294967295
 8008294:	f1c3 0320 	rsb	r3, r3, #32
 8008298:	fa22 f303 	lsr.w	r3, r2, r3
 800829c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80082a0:	401a      	ands	r2, r3
 80082a2:	f846 2c04 	str.w	r2, [r6, #-4]
 80082a6:	e7d3      	b.n	8008250 <__hexnan+0xd4>
 80082a8:	3f04      	subs	r7, #4
 80082aa:	e7d1      	b.n	8008250 <__hexnan+0xd4>
 80082ac:	2004      	movs	r0, #4
 80082ae:	b007      	add	sp, #28
 80082b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080082b4 <_localeconv_r>:
 80082b4:	4800      	ldr	r0, [pc, #0]	; (80082b8 <_localeconv_r+0x4>)
 80082b6:	4770      	bx	lr
 80082b8:	20000164 	.word	0x20000164

080082bc <malloc>:
 80082bc:	4b02      	ldr	r3, [pc, #8]	; (80082c8 <malloc+0xc>)
 80082be:	4601      	mov	r1, r0
 80082c0:	6818      	ldr	r0, [r3, #0]
 80082c2:	f000 bd67 	b.w	8008d94 <_malloc_r>
 80082c6:	bf00      	nop
 80082c8:	2000000c 	.word	0x2000000c

080082cc <__ascii_mbtowc>:
 80082cc:	b082      	sub	sp, #8
 80082ce:	b901      	cbnz	r1, 80082d2 <__ascii_mbtowc+0x6>
 80082d0:	a901      	add	r1, sp, #4
 80082d2:	b142      	cbz	r2, 80082e6 <__ascii_mbtowc+0x1a>
 80082d4:	b14b      	cbz	r3, 80082ea <__ascii_mbtowc+0x1e>
 80082d6:	7813      	ldrb	r3, [r2, #0]
 80082d8:	600b      	str	r3, [r1, #0]
 80082da:	7812      	ldrb	r2, [r2, #0]
 80082dc:	1e10      	subs	r0, r2, #0
 80082de:	bf18      	it	ne
 80082e0:	2001      	movne	r0, #1
 80082e2:	b002      	add	sp, #8
 80082e4:	4770      	bx	lr
 80082e6:	4610      	mov	r0, r2
 80082e8:	e7fb      	b.n	80082e2 <__ascii_mbtowc+0x16>
 80082ea:	f06f 0001 	mvn.w	r0, #1
 80082ee:	e7f8      	b.n	80082e2 <__ascii_mbtowc+0x16>

080082f0 <memcpy>:
 80082f0:	440a      	add	r2, r1
 80082f2:	4291      	cmp	r1, r2
 80082f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80082f8:	d100      	bne.n	80082fc <memcpy+0xc>
 80082fa:	4770      	bx	lr
 80082fc:	b510      	push	{r4, lr}
 80082fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008302:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008306:	4291      	cmp	r1, r2
 8008308:	d1f9      	bne.n	80082fe <memcpy+0xe>
 800830a:	bd10      	pop	{r4, pc}

0800830c <_Balloc>:
 800830c:	b570      	push	{r4, r5, r6, lr}
 800830e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008310:	4604      	mov	r4, r0
 8008312:	460d      	mov	r5, r1
 8008314:	b976      	cbnz	r6, 8008334 <_Balloc+0x28>
 8008316:	2010      	movs	r0, #16
 8008318:	f7ff ffd0 	bl	80082bc <malloc>
 800831c:	4602      	mov	r2, r0
 800831e:	6260      	str	r0, [r4, #36]	; 0x24
 8008320:	b920      	cbnz	r0, 800832c <_Balloc+0x20>
 8008322:	4b18      	ldr	r3, [pc, #96]	; (8008384 <_Balloc+0x78>)
 8008324:	4818      	ldr	r0, [pc, #96]	; (8008388 <_Balloc+0x7c>)
 8008326:	2166      	movs	r1, #102	; 0x66
 8008328:	f000 ff40 	bl	80091ac <__assert_func>
 800832c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008330:	6006      	str	r6, [r0, #0]
 8008332:	60c6      	str	r6, [r0, #12]
 8008334:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008336:	68f3      	ldr	r3, [r6, #12]
 8008338:	b183      	cbz	r3, 800835c <_Balloc+0x50>
 800833a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008342:	b9b8      	cbnz	r0, 8008374 <_Balloc+0x68>
 8008344:	2101      	movs	r1, #1
 8008346:	fa01 f605 	lsl.w	r6, r1, r5
 800834a:	1d72      	adds	r2, r6, #5
 800834c:	0092      	lsls	r2, r2, #2
 800834e:	4620      	mov	r0, r4
 8008350:	f000 fc9d 	bl	8008c8e <_calloc_r>
 8008354:	b160      	cbz	r0, 8008370 <_Balloc+0x64>
 8008356:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800835a:	e00e      	b.n	800837a <_Balloc+0x6e>
 800835c:	2221      	movs	r2, #33	; 0x21
 800835e:	2104      	movs	r1, #4
 8008360:	4620      	mov	r0, r4
 8008362:	f000 fc94 	bl	8008c8e <_calloc_r>
 8008366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008368:	60f0      	str	r0, [r6, #12]
 800836a:	68db      	ldr	r3, [r3, #12]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e4      	bne.n	800833a <_Balloc+0x2e>
 8008370:	2000      	movs	r0, #0
 8008372:	bd70      	pop	{r4, r5, r6, pc}
 8008374:	6802      	ldr	r2, [r0, #0]
 8008376:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800837a:	2300      	movs	r3, #0
 800837c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008380:	e7f7      	b.n	8008372 <_Balloc+0x66>
 8008382:	bf00      	nop
 8008384:	08009f6e 	.word	0x08009f6e
 8008388:	0800a06c 	.word	0x0800a06c

0800838c <_Bfree>:
 800838c:	b570      	push	{r4, r5, r6, lr}
 800838e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008390:	4605      	mov	r5, r0
 8008392:	460c      	mov	r4, r1
 8008394:	b976      	cbnz	r6, 80083b4 <_Bfree+0x28>
 8008396:	2010      	movs	r0, #16
 8008398:	f7ff ff90 	bl	80082bc <malloc>
 800839c:	4602      	mov	r2, r0
 800839e:	6268      	str	r0, [r5, #36]	; 0x24
 80083a0:	b920      	cbnz	r0, 80083ac <_Bfree+0x20>
 80083a2:	4b09      	ldr	r3, [pc, #36]	; (80083c8 <_Bfree+0x3c>)
 80083a4:	4809      	ldr	r0, [pc, #36]	; (80083cc <_Bfree+0x40>)
 80083a6:	218a      	movs	r1, #138	; 0x8a
 80083a8:	f000 ff00 	bl	80091ac <__assert_func>
 80083ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083b0:	6006      	str	r6, [r0, #0]
 80083b2:	60c6      	str	r6, [r0, #12]
 80083b4:	b13c      	cbz	r4, 80083c6 <_Bfree+0x3a>
 80083b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80083b8:	6862      	ldr	r2, [r4, #4]
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083c0:	6021      	str	r1, [r4, #0]
 80083c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80083c6:	bd70      	pop	{r4, r5, r6, pc}
 80083c8:	08009f6e 	.word	0x08009f6e
 80083cc:	0800a06c 	.word	0x0800a06c

080083d0 <__multadd>:
 80083d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083d4:	690d      	ldr	r5, [r1, #16]
 80083d6:	4607      	mov	r7, r0
 80083d8:	460c      	mov	r4, r1
 80083da:	461e      	mov	r6, r3
 80083dc:	f101 0c14 	add.w	ip, r1, #20
 80083e0:	2000      	movs	r0, #0
 80083e2:	f8dc 3000 	ldr.w	r3, [ip]
 80083e6:	b299      	uxth	r1, r3
 80083e8:	fb02 6101 	mla	r1, r2, r1, r6
 80083ec:	0c1e      	lsrs	r6, r3, #16
 80083ee:	0c0b      	lsrs	r3, r1, #16
 80083f0:	fb02 3306 	mla	r3, r2, r6, r3
 80083f4:	b289      	uxth	r1, r1
 80083f6:	3001      	adds	r0, #1
 80083f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083fc:	4285      	cmp	r5, r0
 80083fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008402:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008406:	dcec      	bgt.n	80083e2 <__multadd+0x12>
 8008408:	b30e      	cbz	r6, 800844e <__multadd+0x7e>
 800840a:	68a3      	ldr	r3, [r4, #8]
 800840c:	42ab      	cmp	r3, r5
 800840e:	dc19      	bgt.n	8008444 <__multadd+0x74>
 8008410:	6861      	ldr	r1, [r4, #4]
 8008412:	4638      	mov	r0, r7
 8008414:	3101      	adds	r1, #1
 8008416:	f7ff ff79 	bl	800830c <_Balloc>
 800841a:	4680      	mov	r8, r0
 800841c:	b928      	cbnz	r0, 800842a <__multadd+0x5a>
 800841e:	4602      	mov	r2, r0
 8008420:	4b0c      	ldr	r3, [pc, #48]	; (8008454 <__multadd+0x84>)
 8008422:	480d      	ldr	r0, [pc, #52]	; (8008458 <__multadd+0x88>)
 8008424:	21b5      	movs	r1, #181	; 0xb5
 8008426:	f000 fec1 	bl	80091ac <__assert_func>
 800842a:	6922      	ldr	r2, [r4, #16]
 800842c:	3202      	adds	r2, #2
 800842e:	f104 010c 	add.w	r1, r4, #12
 8008432:	0092      	lsls	r2, r2, #2
 8008434:	300c      	adds	r0, #12
 8008436:	f7ff ff5b 	bl	80082f0 <memcpy>
 800843a:	4621      	mov	r1, r4
 800843c:	4638      	mov	r0, r7
 800843e:	f7ff ffa5 	bl	800838c <_Bfree>
 8008442:	4644      	mov	r4, r8
 8008444:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008448:	3501      	adds	r5, #1
 800844a:	615e      	str	r6, [r3, #20]
 800844c:	6125      	str	r5, [r4, #16]
 800844e:	4620      	mov	r0, r4
 8008450:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008454:	08009fe0 	.word	0x08009fe0
 8008458:	0800a06c 	.word	0x0800a06c

0800845c <__s2b>:
 800845c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008460:	460c      	mov	r4, r1
 8008462:	4615      	mov	r5, r2
 8008464:	461f      	mov	r7, r3
 8008466:	2209      	movs	r2, #9
 8008468:	3308      	adds	r3, #8
 800846a:	4606      	mov	r6, r0
 800846c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008470:	2100      	movs	r1, #0
 8008472:	2201      	movs	r2, #1
 8008474:	429a      	cmp	r2, r3
 8008476:	db09      	blt.n	800848c <__s2b+0x30>
 8008478:	4630      	mov	r0, r6
 800847a:	f7ff ff47 	bl	800830c <_Balloc>
 800847e:	b940      	cbnz	r0, 8008492 <__s2b+0x36>
 8008480:	4602      	mov	r2, r0
 8008482:	4b19      	ldr	r3, [pc, #100]	; (80084e8 <__s2b+0x8c>)
 8008484:	4819      	ldr	r0, [pc, #100]	; (80084ec <__s2b+0x90>)
 8008486:	21ce      	movs	r1, #206	; 0xce
 8008488:	f000 fe90 	bl	80091ac <__assert_func>
 800848c:	0052      	lsls	r2, r2, #1
 800848e:	3101      	adds	r1, #1
 8008490:	e7f0      	b.n	8008474 <__s2b+0x18>
 8008492:	9b08      	ldr	r3, [sp, #32]
 8008494:	6143      	str	r3, [r0, #20]
 8008496:	2d09      	cmp	r5, #9
 8008498:	f04f 0301 	mov.w	r3, #1
 800849c:	6103      	str	r3, [r0, #16]
 800849e:	dd16      	ble.n	80084ce <__s2b+0x72>
 80084a0:	f104 0909 	add.w	r9, r4, #9
 80084a4:	46c8      	mov	r8, r9
 80084a6:	442c      	add	r4, r5
 80084a8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80084ac:	4601      	mov	r1, r0
 80084ae:	3b30      	subs	r3, #48	; 0x30
 80084b0:	220a      	movs	r2, #10
 80084b2:	4630      	mov	r0, r6
 80084b4:	f7ff ff8c 	bl	80083d0 <__multadd>
 80084b8:	45a0      	cmp	r8, r4
 80084ba:	d1f5      	bne.n	80084a8 <__s2b+0x4c>
 80084bc:	f1a5 0408 	sub.w	r4, r5, #8
 80084c0:	444c      	add	r4, r9
 80084c2:	1b2d      	subs	r5, r5, r4
 80084c4:	1963      	adds	r3, r4, r5
 80084c6:	42bb      	cmp	r3, r7
 80084c8:	db04      	blt.n	80084d4 <__s2b+0x78>
 80084ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ce:	340a      	adds	r4, #10
 80084d0:	2509      	movs	r5, #9
 80084d2:	e7f6      	b.n	80084c2 <__s2b+0x66>
 80084d4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084d8:	4601      	mov	r1, r0
 80084da:	3b30      	subs	r3, #48	; 0x30
 80084dc:	220a      	movs	r2, #10
 80084de:	4630      	mov	r0, r6
 80084e0:	f7ff ff76 	bl	80083d0 <__multadd>
 80084e4:	e7ee      	b.n	80084c4 <__s2b+0x68>
 80084e6:	bf00      	nop
 80084e8:	08009fe0 	.word	0x08009fe0
 80084ec:	0800a06c 	.word	0x0800a06c

080084f0 <__hi0bits>:
 80084f0:	0c03      	lsrs	r3, r0, #16
 80084f2:	041b      	lsls	r3, r3, #16
 80084f4:	b9d3      	cbnz	r3, 800852c <__hi0bits+0x3c>
 80084f6:	0400      	lsls	r0, r0, #16
 80084f8:	2310      	movs	r3, #16
 80084fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80084fe:	bf04      	itt	eq
 8008500:	0200      	lsleq	r0, r0, #8
 8008502:	3308      	addeq	r3, #8
 8008504:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008508:	bf04      	itt	eq
 800850a:	0100      	lsleq	r0, r0, #4
 800850c:	3304      	addeq	r3, #4
 800850e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008512:	bf04      	itt	eq
 8008514:	0080      	lsleq	r0, r0, #2
 8008516:	3302      	addeq	r3, #2
 8008518:	2800      	cmp	r0, #0
 800851a:	db05      	blt.n	8008528 <__hi0bits+0x38>
 800851c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008520:	f103 0301 	add.w	r3, r3, #1
 8008524:	bf08      	it	eq
 8008526:	2320      	moveq	r3, #32
 8008528:	4618      	mov	r0, r3
 800852a:	4770      	bx	lr
 800852c:	2300      	movs	r3, #0
 800852e:	e7e4      	b.n	80084fa <__hi0bits+0xa>

08008530 <__lo0bits>:
 8008530:	6803      	ldr	r3, [r0, #0]
 8008532:	f013 0207 	ands.w	r2, r3, #7
 8008536:	4601      	mov	r1, r0
 8008538:	d00b      	beq.n	8008552 <__lo0bits+0x22>
 800853a:	07da      	lsls	r2, r3, #31
 800853c:	d423      	bmi.n	8008586 <__lo0bits+0x56>
 800853e:	0798      	lsls	r0, r3, #30
 8008540:	bf49      	itett	mi
 8008542:	085b      	lsrmi	r3, r3, #1
 8008544:	089b      	lsrpl	r3, r3, #2
 8008546:	2001      	movmi	r0, #1
 8008548:	600b      	strmi	r3, [r1, #0]
 800854a:	bf5c      	itt	pl
 800854c:	600b      	strpl	r3, [r1, #0]
 800854e:	2002      	movpl	r0, #2
 8008550:	4770      	bx	lr
 8008552:	b298      	uxth	r0, r3
 8008554:	b9a8      	cbnz	r0, 8008582 <__lo0bits+0x52>
 8008556:	0c1b      	lsrs	r3, r3, #16
 8008558:	2010      	movs	r0, #16
 800855a:	b2da      	uxtb	r2, r3
 800855c:	b90a      	cbnz	r2, 8008562 <__lo0bits+0x32>
 800855e:	3008      	adds	r0, #8
 8008560:	0a1b      	lsrs	r3, r3, #8
 8008562:	071a      	lsls	r2, r3, #28
 8008564:	bf04      	itt	eq
 8008566:	091b      	lsreq	r3, r3, #4
 8008568:	3004      	addeq	r0, #4
 800856a:	079a      	lsls	r2, r3, #30
 800856c:	bf04      	itt	eq
 800856e:	089b      	lsreq	r3, r3, #2
 8008570:	3002      	addeq	r0, #2
 8008572:	07da      	lsls	r2, r3, #31
 8008574:	d403      	bmi.n	800857e <__lo0bits+0x4e>
 8008576:	085b      	lsrs	r3, r3, #1
 8008578:	f100 0001 	add.w	r0, r0, #1
 800857c:	d005      	beq.n	800858a <__lo0bits+0x5a>
 800857e:	600b      	str	r3, [r1, #0]
 8008580:	4770      	bx	lr
 8008582:	4610      	mov	r0, r2
 8008584:	e7e9      	b.n	800855a <__lo0bits+0x2a>
 8008586:	2000      	movs	r0, #0
 8008588:	4770      	bx	lr
 800858a:	2020      	movs	r0, #32
 800858c:	4770      	bx	lr
	...

08008590 <__i2b>:
 8008590:	b510      	push	{r4, lr}
 8008592:	460c      	mov	r4, r1
 8008594:	2101      	movs	r1, #1
 8008596:	f7ff feb9 	bl	800830c <_Balloc>
 800859a:	4602      	mov	r2, r0
 800859c:	b928      	cbnz	r0, 80085aa <__i2b+0x1a>
 800859e:	4b05      	ldr	r3, [pc, #20]	; (80085b4 <__i2b+0x24>)
 80085a0:	4805      	ldr	r0, [pc, #20]	; (80085b8 <__i2b+0x28>)
 80085a2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80085a6:	f000 fe01 	bl	80091ac <__assert_func>
 80085aa:	2301      	movs	r3, #1
 80085ac:	6144      	str	r4, [r0, #20]
 80085ae:	6103      	str	r3, [r0, #16]
 80085b0:	bd10      	pop	{r4, pc}
 80085b2:	bf00      	nop
 80085b4:	08009fe0 	.word	0x08009fe0
 80085b8:	0800a06c 	.word	0x0800a06c

080085bc <__multiply>:
 80085bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c0:	4691      	mov	r9, r2
 80085c2:	690a      	ldr	r2, [r1, #16]
 80085c4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	bfb8      	it	lt
 80085cc:	460b      	movlt	r3, r1
 80085ce:	460c      	mov	r4, r1
 80085d0:	bfbc      	itt	lt
 80085d2:	464c      	movlt	r4, r9
 80085d4:	4699      	movlt	r9, r3
 80085d6:	6927      	ldr	r7, [r4, #16]
 80085d8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80085dc:	68a3      	ldr	r3, [r4, #8]
 80085de:	6861      	ldr	r1, [r4, #4]
 80085e0:	eb07 060a 	add.w	r6, r7, sl
 80085e4:	42b3      	cmp	r3, r6
 80085e6:	b085      	sub	sp, #20
 80085e8:	bfb8      	it	lt
 80085ea:	3101      	addlt	r1, #1
 80085ec:	f7ff fe8e 	bl	800830c <_Balloc>
 80085f0:	b930      	cbnz	r0, 8008600 <__multiply+0x44>
 80085f2:	4602      	mov	r2, r0
 80085f4:	4b44      	ldr	r3, [pc, #272]	; (8008708 <__multiply+0x14c>)
 80085f6:	4845      	ldr	r0, [pc, #276]	; (800870c <__multiply+0x150>)
 80085f8:	f240 115d 	movw	r1, #349	; 0x15d
 80085fc:	f000 fdd6 	bl	80091ac <__assert_func>
 8008600:	f100 0514 	add.w	r5, r0, #20
 8008604:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008608:	462b      	mov	r3, r5
 800860a:	2200      	movs	r2, #0
 800860c:	4543      	cmp	r3, r8
 800860e:	d321      	bcc.n	8008654 <__multiply+0x98>
 8008610:	f104 0314 	add.w	r3, r4, #20
 8008614:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008618:	f109 0314 	add.w	r3, r9, #20
 800861c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008620:	9202      	str	r2, [sp, #8]
 8008622:	1b3a      	subs	r2, r7, r4
 8008624:	3a15      	subs	r2, #21
 8008626:	f022 0203 	bic.w	r2, r2, #3
 800862a:	3204      	adds	r2, #4
 800862c:	f104 0115 	add.w	r1, r4, #21
 8008630:	428f      	cmp	r7, r1
 8008632:	bf38      	it	cc
 8008634:	2204      	movcc	r2, #4
 8008636:	9201      	str	r2, [sp, #4]
 8008638:	9a02      	ldr	r2, [sp, #8]
 800863a:	9303      	str	r3, [sp, #12]
 800863c:	429a      	cmp	r2, r3
 800863e:	d80c      	bhi.n	800865a <__multiply+0x9e>
 8008640:	2e00      	cmp	r6, #0
 8008642:	dd03      	ble.n	800864c <__multiply+0x90>
 8008644:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008648:	2b00      	cmp	r3, #0
 800864a:	d05a      	beq.n	8008702 <__multiply+0x146>
 800864c:	6106      	str	r6, [r0, #16]
 800864e:	b005      	add	sp, #20
 8008650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008654:	f843 2b04 	str.w	r2, [r3], #4
 8008658:	e7d8      	b.n	800860c <__multiply+0x50>
 800865a:	f8b3 a000 	ldrh.w	sl, [r3]
 800865e:	f1ba 0f00 	cmp.w	sl, #0
 8008662:	d024      	beq.n	80086ae <__multiply+0xf2>
 8008664:	f104 0e14 	add.w	lr, r4, #20
 8008668:	46a9      	mov	r9, r5
 800866a:	f04f 0c00 	mov.w	ip, #0
 800866e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008672:	f8d9 1000 	ldr.w	r1, [r9]
 8008676:	fa1f fb82 	uxth.w	fp, r2
 800867a:	b289      	uxth	r1, r1
 800867c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008680:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008684:	f8d9 2000 	ldr.w	r2, [r9]
 8008688:	4461      	add	r1, ip
 800868a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800868e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008692:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008696:	b289      	uxth	r1, r1
 8008698:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800869c:	4577      	cmp	r7, lr
 800869e:	f849 1b04 	str.w	r1, [r9], #4
 80086a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80086a6:	d8e2      	bhi.n	800866e <__multiply+0xb2>
 80086a8:	9a01      	ldr	r2, [sp, #4]
 80086aa:	f845 c002 	str.w	ip, [r5, r2]
 80086ae:	9a03      	ldr	r2, [sp, #12]
 80086b0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80086b4:	3304      	adds	r3, #4
 80086b6:	f1b9 0f00 	cmp.w	r9, #0
 80086ba:	d020      	beq.n	80086fe <__multiply+0x142>
 80086bc:	6829      	ldr	r1, [r5, #0]
 80086be:	f104 0c14 	add.w	ip, r4, #20
 80086c2:	46ae      	mov	lr, r5
 80086c4:	f04f 0a00 	mov.w	sl, #0
 80086c8:	f8bc b000 	ldrh.w	fp, [ip]
 80086cc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80086d0:	fb09 220b 	mla	r2, r9, fp, r2
 80086d4:	4492      	add	sl, r2
 80086d6:	b289      	uxth	r1, r1
 80086d8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80086dc:	f84e 1b04 	str.w	r1, [lr], #4
 80086e0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80086e4:	f8be 1000 	ldrh.w	r1, [lr]
 80086e8:	0c12      	lsrs	r2, r2, #16
 80086ea:	fb09 1102 	mla	r1, r9, r2, r1
 80086ee:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80086f2:	4567      	cmp	r7, ip
 80086f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80086f8:	d8e6      	bhi.n	80086c8 <__multiply+0x10c>
 80086fa:	9a01      	ldr	r2, [sp, #4]
 80086fc:	50a9      	str	r1, [r5, r2]
 80086fe:	3504      	adds	r5, #4
 8008700:	e79a      	b.n	8008638 <__multiply+0x7c>
 8008702:	3e01      	subs	r6, #1
 8008704:	e79c      	b.n	8008640 <__multiply+0x84>
 8008706:	bf00      	nop
 8008708:	08009fe0 	.word	0x08009fe0
 800870c:	0800a06c 	.word	0x0800a06c

08008710 <__pow5mult>:
 8008710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008714:	4615      	mov	r5, r2
 8008716:	f012 0203 	ands.w	r2, r2, #3
 800871a:	4606      	mov	r6, r0
 800871c:	460f      	mov	r7, r1
 800871e:	d007      	beq.n	8008730 <__pow5mult+0x20>
 8008720:	4c25      	ldr	r4, [pc, #148]	; (80087b8 <__pow5mult+0xa8>)
 8008722:	3a01      	subs	r2, #1
 8008724:	2300      	movs	r3, #0
 8008726:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800872a:	f7ff fe51 	bl	80083d0 <__multadd>
 800872e:	4607      	mov	r7, r0
 8008730:	10ad      	asrs	r5, r5, #2
 8008732:	d03d      	beq.n	80087b0 <__pow5mult+0xa0>
 8008734:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008736:	b97c      	cbnz	r4, 8008758 <__pow5mult+0x48>
 8008738:	2010      	movs	r0, #16
 800873a:	f7ff fdbf 	bl	80082bc <malloc>
 800873e:	4602      	mov	r2, r0
 8008740:	6270      	str	r0, [r6, #36]	; 0x24
 8008742:	b928      	cbnz	r0, 8008750 <__pow5mult+0x40>
 8008744:	4b1d      	ldr	r3, [pc, #116]	; (80087bc <__pow5mult+0xac>)
 8008746:	481e      	ldr	r0, [pc, #120]	; (80087c0 <__pow5mult+0xb0>)
 8008748:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800874c:	f000 fd2e 	bl	80091ac <__assert_func>
 8008750:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008754:	6004      	str	r4, [r0, #0]
 8008756:	60c4      	str	r4, [r0, #12]
 8008758:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800875c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008760:	b94c      	cbnz	r4, 8008776 <__pow5mult+0x66>
 8008762:	f240 2171 	movw	r1, #625	; 0x271
 8008766:	4630      	mov	r0, r6
 8008768:	f7ff ff12 	bl	8008590 <__i2b>
 800876c:	2300      	movs	r3, #0
 800876e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008772:	4604      	mov	r4, r0
 8008774:	6003      	str	r3, [r0, #0]
 8008776:	f04f 0900 	mov.w	r9, #0
 800877a:	07eb      	lsls	r3, r5, #31
 800877c:	d50a      	bpl.n	8008794 <__pow5mult+0x84>
 800877e:	4639      	mov	r1, r7
 8008780:	4622      	mov	r2, r4
 8008782:	4630      	mov	r0, r6
 8008784:	f7ff ff1a 	bl	80085bc <__multiply>
 8008788:	4639      	mov	r1, r7
 800878a:	4680      	mov	r8, r0
 800878c:	4630      	mov	r0, r6
 800878e:	f7ff fdfd 	bl	800838c <_Bfree>
 8008792:	4647      	mov	r7, r8
 8008794:	106d      	asrs	r5, r5, #1
 8008796:	d00b      	beq.n	80087b0 <__pow5mult+0xa0>
 8008798:	6820      	ldr	r0, [r4, #0]
 800879a:	b938      	cbnz	r0, 80087ac <__pow5mult+0x9c>
 800879c:	4622      	mov	r2, r4
 800879e:	4621      	mov	r1, r4
 80087a0:	4630      	mov	r0, r6
 80087a2:	f7ff ff0b 	bl	80085bc <__multiply>
 80087a6:	6020      	str	r0, [r4, #0]
 80087a8:	f8c0 9000 	str.w	r9, [r0]
 80087ac:	4604      	mov	r4, r0
 80087ae:	e7e4      	b.n	800877a <__pow5mult+0x6a>
 80087b0:	4638      	mov	r0, r7
 80087b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087b6:	bf00      	nop
 80087b8:	0800a1b8 	.word	0x0800a1b8
 80087bc:	08009f6e 	.word	0x08009f6e
 80087c0:	0800a06c 	.word	0x0800a06c

080087c4 <__lshift>:
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	460c      	mov	r4, r1
 80087ca:	6849      	ldr	r1, [r1, #4]
 80087cc:	6923      	ldr	r3, [r4, #16]
 80087ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087d2:	68a3      	ldr	r3, [r4, #8]
 80087d4:	4607      	mov	r7, r0
 80087d6:	4691      	mov	r9, r2
 80087d8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087dc:	f108 0601 	add.w	r6, r8, #1
 80087e0:	42b3      	cmp	r3, r6
 80087e2:	db0b      	blt.n	80087fc <__lshift+0x38>
 80087e4:	4638      	mov	r0, r7
 80087e6:	f7ff fd91 	bl	800830c <_Balloc>
 80087ea:	4605      	mov	r5, r0
 80087ec:	b948      	cbnz	r0, 8008802 <__lshift+0x3e>
 80087ee:	4602      	mov	r2, r0
 80087f0:	4b2a      	ldr	r3, [pc, #168]	; (800889c <__lshift+0xd8>)
 80087f2:	482b      	ldr	r0, [pc, #172]	; (80088a0 <__lshift+0xdc>)
 80087f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80087f8:	f000 fcd8 	bl	80091ac <__assert_func>
 80087fc:	3101      	adds	r1, #1
 80087fe:	005b      	lsls	r3, r3, #1
 8008800:	e7ee      	b.n	80087e0 <__lshift+0x1c>
 8008802:	2300      	movs	r3, #0
 8008804:	f100 0114 	add.w	r1, r0, #20
 8008808:	f100 0210 	add.w	r2, r0, #16
 800880c:	4618      	mov	r0, r3
 800880e:	4553      	cmp	r3, sl
 8008810:	db37      	blt.n	8008882 <__lshift+0xbe>
 8008812:	6920      	ldr	r0, [r4, #16]
 8008814:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008818:	f104 0314 	add.w	r3, r4, #20
 800881c:	f019 091f 	ands.w	r9, r9, #31
 8008820:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008824:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008828:	d02f      	beq.n	800888a <__lshift+0xc6>
 800882a:	f1c9 0e20 	rsb	lr, r9, #32
 800882e:	468a      	mov	sl, r1
 8008830:	f04f 0c00 	mov.w	ip, #0
 8008834:	681a      	ldr	r2, [r3, #0]
 8008836:	fa02 f209 	lsl.w	r2, r2, r9
 800883a:	ea42 020c 	orr.w	r2, r2, ip
 800883e:	f84a 2b04 	str.w	r2, [sl], #4
 8008842:	f853 2b04 	ldr.w	r2, [r3], #4
 8008846:	4298      	cmp	r0, r3
 8008848:	fa22 fc0e 	lsr.w	ip, r2, lr
 800884c:	d8f2      	bhi.n	8008834 <__lshift+0x70>
 800884e:	1b03      	subs	r3, r0, r4
 8008850:	3b15      	subs	r3, #21
 8008852:	f023 0303 	bic.w	r3, r3, #3
 8008856:	3304      	adds	r3, #4
 8008858:	f104 0215 	add.w	r2, r4, #21
 800885c:	4290      	cmp	r0, r2
 800885e:	bf38      	it	cc
 8008860:	2304      	movcc	r3, #4
 8008862:	f841 c003 	str.w	ip, [r1, r3]
 8008866:	f1bc 0f00 	cmp.w	ip, #0
 800886a:	d001      	beq.n	8008870 <__lshift+0xac>
 800886c:	f108 0602 	add.w	r6, r8, #2
 8008870:	3e01      	subs	r6, #1
 8008872:	4638      	mov	r0, r7
 8008874:	612e      	str	r6, [r5, #16]
 8008876:	4621      	mov	r1, r4
 8008878:	f7ff fd88 	bl	800838c <_Bfree>
 800887c:	4628      	mov	r0, r5
 800887e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008882:	f842 0f04 	str.w	r0, [r2, #4]!
 8008886:	3301      	adds	r3, #1
 8008888:	e7c1      	b.n	800880e <__lshift+0x4a>
 800888a:	3904      	subs	r1, #4
 800888c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008890:	f841 2f04 	str.w	r2, [r1, #4]!
 8008894:	4298      	cmp	r0, r3
 8008896:	d8f9      	bhi.n	800888c <__lshift+0xc8>
 8008898:	e7ea      	b.n	8008870 <__lshift+0xac>
 800889a:	bf00      	nop
 800889c:	08009fe0 	.word	0x08009fe0
 80088a0:	0800a06c 	.word	0x0800a06c

080088a4 <__mcmp>:
 80088a4:	b530      	push	{r4, r5, lr}
 80088a6:	6902      	ldr	r2, [r0, #16]
 80088a8:	690c      	ldr	r4, [r1, #16]
 80088aa:	1b12      	subs	r2, r2, r4
 80088ac:	d10e      	bne.n	80088cc <__mcmp+0x28>
 80088ae:	f100 0314 	add.w	r3, r0, #20
 80088b2:	3114      	adds	r1, #20
 80088b4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80088b8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80088bc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80088c0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80088c4:	42a5      	cmp	r5, r4
 80088c6:	d003      	beq.n	80088d0 <__mcmp+0x2c>
 80088c8:	d305      	bcc.n	80088d6 <__mcmp+0x32>
 80088ca:	2201      	movs	r2, #1
 80088cc:	4610      	mov	r0, r2
 80088ce:	bd30      	pop	{r4, r5, pc}
 80088d0:	4283      	cmp	r3, r0
 80088d2:	d3f3      	bcc.n	80088bc <__mcmp+0x18>
 80088d4:	e7fa      	b.n	80088cc <__mcmp+0x28>
 80088d6:	f04f 32ff 	mov.w	r2, #4294967295
 80088da:	e7f7      	b.n	80088cc <__mcmp+0x28>

080088dc <__mdiff>:
 80088dc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e0:	460c      	mov	r4, r1
 80088e2:	4606      	mov	r6, r0
 80088e4:	4611      	mov	r1, r2
 80088e6:	4620      	mov	r0, r4
 80088e8:	4690      	mov	r8, r2
 80088ea:	f7ff ffdb 	bl	80088a4 <__mcmp>
 80088ee:	1e05      	subs	r5, r0, #0
 80088f0:	d110      	bne.n	8008914 <__mdiff+0x38>
 80088f2:	4629      	mov	r1, r5
 80088f4:	4630      	mov	r0, r6
 80088f6:	f7ff fd09 	bl	800830c <_Balloc>
 80088fa:	b930      	cbnz	r0, 800890a <__mdiff+0x2e>
 80088fc:	4b3a      	ldr	r3, [pc, #232]	; (80089e8 <__mdiff+0x10c>)
 80088fe:	4602      	mov	r2, r0
 8008900:	f240 2132 	movw	r1, #562	; 0x232
 8008904:	4839      	ldr	r0, [pc, #228]	; (80089ec <__mdiff+0x110>)
 8008906:	f000 fc51 	bl	80091ac <__assert_func>
 800890a:	2301      	movs	r3, #1
 800890c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008910:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008914:	bfa4      	itt	ge
 8008916:	4643      	movge	r3, r8
 8008918:	46a0      	movge	r8, r4
 800891a:	4630      	mov	r0, r6
 800891c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008920:	bfa6      	itte	ge
 8008922:	461c      	movge	r4, r3
 8008924:	2500      	movge	r5, #0
 8008926:	2501      	movlt	r5, #1
 8008928:	f7ff fcf0 	bl	800830c <_Balloc>
 800892c:	b920      	cbnz	r0, 8008938 <__mdiff+0x5c>
 800892e:	4b2e      	ldr	r3, [pc, #184]	; (80089e8 <__mdiff+0x10c>)
 8008930:	4602      	mov	r2, r0
 8008932:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008936:	e7e5      	b.n	8008904 <__mdiff+0x28>
 8008938:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800893c:	6926      	ldr	r6, [r4, #16]
 800893e:	60c5      	str	r5, [r0, #12]
 8008940:	f104 0914 	add.w	r9, r4, #20
 8008944:	f108 0514 	add.w	r5, r8, #20
 8008948:	f100 0e14 	add.w	lr, r0, #20
 800894c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008950:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008954:	f108 0210 	add.w	r2, r8, #16
 8008958:	46f2      	mov	sl, lr
 800895a:	2100      	movs	r1, #0
 800895c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008960:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008964:	fa1f f883 	uxth.w	r8, r3
 8008968:	fa11 f18b 	uxtah	r1, r1, fp
 800896c:	0c1b      	lsrs	r3, r3, #16
 800896e:	eba1 0808 	sub.w	r8, r1, r8
 8008972:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008976:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800897a:	fa1f f888 	uxth.w	r8, r8
 800897e:	1419      	asrs	r1, r3, #16
 8008980:	454e      	cmp	r6, r9
 8008982:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008986:	f84a 3b04 	str.w	r3, [sl], #4
 800898a:	d8e7      	bhi.n	800895c <__mdiff+0x80>
 800898c:	1b33      	subs	r3, r6, r4
 800898e:	3b15      	subs	r3, #21
 8008990:	f023 0303 	bic.w	r3, r3, #3
 8008994:	3304      	adds	r3, #4
 8008996:	3415      	adds	r4, #21
 8008998:	42a6      	cmp	r6, r4
 800899a:	bf38      	it	cc
 800899c:	2304      	movcc	r3, #4
 800899e:	441d      	add	r5, r3
 80089a0:	4473      	add	r3, lr
 80089a2:	469e      	mov	lr, r3
 80089a4:	462e      	mov	r6, r5
 80089a6:	4566      	cmp	r6, ip
 80089a8:	d30e      	bcc.n	80089c8 <__mdiff+0xec>
 80089aa:	f10c 0203 	add.w	r2, ip, #3
 80089ae:	1b52      	subs	r2, r2, r5
 80089b0:	f022 0203 	bic.w	r2, r2, #3
 80089b4:	3d03      	subs	r5, #3
 80089b6:	45ac      	cmp	ip, r5
 80089b8:	bf38      	it	cc
 80089ba:	2200      	movcc	r2, #0
 80089bc:	441a      	add	r2, r3
 80089be:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80089c2:	b17b      	cbz	r3, 80089e4 <__mdiff+0x108>
 80089c4:	6107      	str	r7, [r0, #16]
 80089c6:	e7a3      	b.n	8008910 <__mdiff+0x34>
 80089c8:	f856 8b04 	ldr.w	r8, [r6], #4
 80089cc:	fa11 f288 	uxtah	r2, r1, r8
 80089d0:	1414      	asrs	r4, r2, #16
 80089d2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80089d6:	b292      	uxth	r2, r2
 80089d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80089dc:	f84e 2b04 	str.w	r2, [lr], #4
 80089e0:	1421      	asrs	r1, r4, #16
 80089e2:	e7e0      	b.n	80089a6 <__mdiff+0xca>
 80089e4:	3f01      	subs	r7, #1
 80089e6:	e7ea      	b.n	80089be <__mdiff+0xe2>
 80089e8:	08009fe0 	.word	0x08009fe0
 80089ec:	0800a06c 	.word	0x0800a06c

080089f0 <__ulp>:
 80089f0:	b082      	sub	sp, #8
 80089f2:	ed8d 0b00 	vstr	d0, [sp]
 80089f6:	9b01      	ldr	r3, [sp, #4]
 80089f8:	4912      	ldr	r1, [pc, #72]	; (8008a44 <__ulp+0x54>)
 80089fa:	4019      	ands	r1, r3
 80089fc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008a00:	2900      	cmp	r1, #0
 8008a02:	dd05      	ble.n	8008a10 <__ulp+0x20>
 8008a04:	2200      	movs	r2, #0
 8008a06:	460b      	mov	r3, r1
 8008a08:	ec43 2b10 	vmov	d0, r2, r3
 8008a0c:	b002      	add	sp, #8
 8008a0e:	4770      	bx	lr
 8008a10:	4249      	negs	r1, r1
 8008a12:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008a16:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008a1a:	f04f 0200 	mov.w	r2, #0
 8008a1e:	f04f 0300 	mov.w	r3, #0
 8008a22:	da04      	bge.n	8008a2e <__ulp+0x3e>
 8008a24:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008a28:	fa41 f300 	asr.w	r3, r1, r0
 8008a2c:	e7ec      	b.n	8008a08 <__ulp+0x18>
 8008a2e:	f1a0 0114 	sub.w	r1, r0, #20
 8008a32:	291e      	cmp	r1, #30
 8008a34:	bfda      	itte	le
 8008a36:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008a3a:	fa20 f101 	lsrle.w	r1, r0, r1
 8008a3e:	2101      	movgt	r1, #1
 8008a40:	460a      	mov	r2, r1
 8008a42:	e7e1      	b.n	8008a08 <__ulp+0x18>
 8008a44:	7ff00000 	.word	0x7ff00000

08008a48 <__b2d>:
 8008a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a4a:	6905      	ldr	r5, [r0, #16]
 8008a4c:	f100 0714 	add.w	r7, r0, #20
 8008a50:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008a54:	1f2e      	subs	r6, r5, #4
 8008a56:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f7ff fd48 	bl	80084f0 <__hi0bits>
 8008a60:	f1c0 0320 	rsb	r3, r0, #32
 8008a64:	280a      	cmp	r0, #10
 8008a66:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008ae4 <__b2d+0x9c>
 8008a6a:	600b      	str	r3, [r1, #0]
 8008a6c:	dc14      	bgt.n	8008a98 <__b2d+0x50>
 8008a6e:	f1c0 0e0b 	rsb	lr, r0, #11
 8008a72:	fa24 f10e 	lsr.w	r1, r4, lr
 8008a76:	42b7      	cmp	r7, r6
 8008a78:	ea41 030c 	orr.w	r3, r1, ip
 8008a7c:	bf34      	ite	cc
 8008a7e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008a82:	2100      	movcs	r1, #0
 8008a84:	3015      	adds	r0, #21
 8008a86:	fa04 f000 	lsl.w	r0, r4, r0
 8008a8a:	fa21 f10e 	lsr.w	r1, r1, lr
 8008a8e:	ea40 0201 	orr.w	r2, r0, r1
 8008a92:	ec43 2b10 	vmov	d0, r2, r3
 8008a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a98:	42b7      	cmp	r7, r6
 8008a9a:	bf3a      	itte	cc
 8008a9c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008aa0:	f1a5 0608 	subcc.w	r6, r5, #8
 8008aa4:	2100      	movcs	r1, #0
 8008aa6:	380b      	subs	r0, #11
 8008aa8:	d017      	beq.n	8008ada <__b2d+0x92>
 8008aaa:	f1c0 0c20 	rsb	ip, r0, #32
 8008aae:	fa04 f500 	lsl.w	r5, r4, r0
 8008ab2:	42be      	cmp	r6, r7
 8008ab4:	fa21 f40c 	lsr.w	r4, r1, ip
 8008ab8:	ea45 0504 	orr.w	r5, r5, r4
 8008abc:	bf8c      	ite	hi
 8008abe:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008ac2:	2400      	movls	r4, #0
 8008ac4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008ac8:	fa01 f000 	lsl.w	r0, r1, r0
 8008acc:	fa24 f40c 	lsr.w	r4, r4, ip
 8008ad0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008ad4:	ea40 0204 	orr.w	r2, r0, r4
 8008ad8:	e7db      	b.n	8008a92 <__b2d+0x4a>
 8008ada:	ea44 030c 	orr.w	r3, r4, ip
 8008ade:	460a      	mov	r2, r1
 8008ae0:	e7d7      	b.n	8008a92 <__b2d+0x4a>
 8008ae2:	bf00      	nop
 8008ae4:	3ff00000 	.word	0x3ff00000

08008ae8 <__d2b>:
 8008ae8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008aec:	4689      	mov	r9, r1
 8008aee:	2101      	movs	r1, #1
 8008af0:	ec57 6b10 	vmov	r6, r7, d0
 8008af4:	4690      	mov	r8, r2
 8008af6:	f7ff fc09 	bl	800830c <_Balloc>
 8008afa:	4604      	mov	r4, r0
 8008afc:	b930      	cbnz	r0, 8008b0c <__d2b+0x24>
 8008afe:	4602      	mov	r2, r0
 8008b00:	4b25      	ldr	r3, [pc, #148]	; (8008b98 <__d2b+0xb0>)
 8008b02:	4826      	ldr	r0, [pc, #152]	; (8008b9c <__d2b+0xb4>)
 8008b04:	f240 310a 	movw	r1, #778	; 0x30a
 8008b08:	f000 fb50 	bl	80091ac <__assert_func>
 8008b0c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008b10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b14:	bb35      	cbnz	r5, 8008b64 <__d2b+0x7c>
 8008b16:	2e00      	cmp	r6, #0
 8008b18:	9301      	str	r3, [sp, #4]
 8008b1a:	d028      	beq.n	8008b6e <__d2b+0x86>
 8008b1c:	4668      	mov	r0, sp
 8008b1e:	9600      	str	r6, [sp, #0]
 8008b20:	f7ff fd06 	bl	8008530 <__lo0bits>
 8008b24:	9900      	ldr	r1, [sp, #0]
 8008b26:	b300      	cbz	r0, 8008b6a <__d2b+0x82>
 8008b28:	9a01      	ldr	r2, [sp, #4]
 8008b2a:	f1c0 0320 	rsb	r3, r0, #32
 8008b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b32:	430b      	orrs	r3, r1
 8008b34:	40c2      	lsrs	r2, r0
 8008b36:	6163      	str	r3, [r4, #20]
 8008b38:	9201      	str	r2, [sp, #4]
 8008b3a:	9b01      	ldr	r3, [sp, #4]
 8008b3c:	61a3      	str	r3, [r4, #24]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	bf14      	ite	ne
 8008b42:	2202      	movne	r2, #2
 8008b44:	2201      	moveq	r2, #1
 8008b46:	6122      	str	r2, [r4, #16]
 8008b48:	b1d5      	cbz	r5, 8008b80 <__d2b+0x98>
 8008b4a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b4e:	4405      	add	r5, r0
 8008b50:	f8c9 5000 	str.w	r5, [r9]
 8008b54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b58:	f8c8 0000 	str.w	r0, [r8]
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	b003      	add	sp, #12
 8008b60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b68:	e7d5      	b.n	8008b16 <__d2b+0x2e>
 8008b6a:	6161      	str	r1, [r4, #20]
 8008b6c:	e7e5      	b.n	8008b3a <__d2b+0x52>
 8008b6e:	a801      	add	r0, sp, #4
 8008b70:	f7ff fcde 	bl	8008530 <__lo0bits>
 8008b74:	9b01      	ldr	r3, [sp, #4]
 8008b76:	6163      	str	r3, [r4, #20]
 8008b78:	2201      	movs	r2, #1
 8008b7a:	6122      	str	r2, [r4, #16]
 8008b7c:	3020      	adds	r0, #32
 8008b7e:	e7e3      	b.n	8008b48 <__d2b+0x60>
 8008b80:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b88:	f8c9 0000 	str.w	r0, [r9]
 8008b8c:	6918      	ldr	r0, [r3, #16]
 8008b8e:	f7ff fcaf 	bl	80084f0 <__hi0bits>
 8008b92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b96:	e7df      	b.n	8008b58 <__d2b+0x70>
 8008b98:	08009fe0 	.word	0x08009fe0
 8008b9c:	0800a06c 	.word	0x0800a06c

08008ba0 <__ratio>:
 8008ba0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba4:	4688      	mov	r8, r1
 8008ba6:	4669      	mov	r1, sp
 8008ba8:	4681      	mov	r9, r0
 8008baa:	f7ff ff4d 	bl	8008a48 <__b2d>
 8008bae:	a901      	add	r1, sp, #4
 8008bb0:	4640      	mov	r0, r8
 8008bb2:	ec55 4b10 	vmov	r4, r5, d0
 8008bb6:	f7ff ff47 	bl	8008a48 <__b2d>
 8008bba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008bbe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008bc2:	eba3 0c02 	sub.w	ip, r3, r2
 8008bc6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008bca:	1a9b      	subs	r3, r3, r2
 8008bcc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008bd0:	ec51 0b10 	vmov	r0, r1, d0
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	bfd6      	itet	le
 8008bd8:	460a      	movle	r2, r1
 8008bda:	462a      	movgt	r2, r5
 8008bdc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008be0:	468b      	mov	fp, r1
 8008be2:	462f      	mov	r7, r5
 8008be4:	bfd4      	ite	le
 8008be6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008bea:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008bee:	4620      	mov	r0, r4
 8008bf0:	ee10 2a10 	vmov	r2, s0
 8008bf4:	465b      	mov	r3, fp
 8008bf6:	4639      	mov	r1, r7
 8008bf8:	f7f7 fe48 	bl	800088c <__aeabi_ddiv>
 8008bfc:	ec41 0b10 	vmov	d0, r0, r1
 8008c00:	b003      	add	sp, #12
 8008c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008c06 <__copybits>:
 8008c06:	3901      	subs	r1, #1
 8008c08:	b570      	push	{r4, r5, r6, lr}
 8008c0a:	1149      	asrs	r1, r1, #5
 8008c0c:	6914      	ldr	r4, [r2, #16]
 8008c0e:	3101      	adds	r1, #1
 8008c10:	f102 0314 	add.w	r3, r2, #20
 8008c14:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008c18:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008c1c:	1f05      	subs	r5, r0, #4
 8008c1e:	42a3      	cmp	r3, r4
 8008c20:	d30c      	bcc.n	8008c3c <__copybits+0x36>
 8008c22:	1aa3      	subs	r3, r4, r2
 8008c24:	3b11      	subs	r3, #17
 8008c26:	f023 0303 	bic.w	r3, r3, #3
 8008c2a:	3211      	adds	r2, #17
 8008c2c:	42a2      	cmp	r2, r4
 8008c2e:	bf88      	it	hi
 8008c30:	2300      	movhi	r3, #0
 8008c32:	4418      	add	r0, r3
 8008c34:	2300      	movs	r3, #0
 8008c36:	4288      	cmp	r0, r1
 8008c38:	d305      	bcc.n	8008c46 <__copybits+0x40>
 8008c3a:	bd70      	pop	{r4, r5, r6, pc}
 8008c3c:	f853 6b04 	ldr.w	r6, [r3], #4
 8008c40:	f845 6f04 	str.w	r6, [r5, #4]!
 8008c44:	e7eb      	b.n	8008c1e <__copybits+0x18>
 8008c46:	f840 3b04 	str.w	r3, [r0], #4
 8008c4a:	e7f4      	b.n	8008c36 <__copybits+0x30>

08008c4c <__any_on>:
 8008c4c:	f100 0214 	add.w	r2, r0, #20
 8008c50:	6900      	ldr	r0, [r0, #16]
 8008c52:	114b      	asrs	r3, r1, #5
 8008c54:	4298      	cmp	r0, r3
 8008c56:	b510      	push	{r4, lr}
 8008c58:	db11      	blt.n	8008c7e <__any_on+0x32>
 8008c5a:	dd0a      	ble.n	8008c72 <__any_on+0x26>
 8008c5c:	f011 011f 	ands.w	r1, r1, #31
 8008c60:	d007      	beq.n	8008c72 <__any_on+0x26>
 8008c62:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008c66:	fa24 f001 	lsr.w	r0, r4, r1
 8008c6a:	fa00 f101 	lsl.w	r1, r0, r1
 8008c6e:	428c      	cmp	r4, r1
 8008c70:	d10b      	bne.n	8008c8a <__any_on+0x3e>
 8008c72:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c76:	4293      	cmp	r3, r2
 8008c78:	d803      	bhi.n	8008c82 <__any_on+0x36>
 8008c7a:	2000      	movs	r0, #0
 8008c7c:	bd10      	pop	{r4, pc}
 8008c7e:	4603      	mov	r3, r0
 8008c80:	e7f7      	b.n	8008c72 <__any_on+0x26>
 8008c82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c86:	2900      	cmp	r1, #0
 8008c88:	d0f5      	beq.n	8008c76 <__any_on+0x2a>
 8008c8a:	2001      	movs	r0, #1
 8008c8c:	e7f6      	b.n	8008c7c <__any_on+0x30>

08008c8e <_calloc_r>:
 8008c8e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c90:	fba1 2402 	umull	r2, r4, r1, r2
 8008c94:	b94c      	cbnz	r4, 8008caa <_calloc_r+0x1c>
 8008c96:	4611      	mov	r1, r2
 8008c98:	9201      	str	r2, [sp, #4]
 8008c9a:	f000 f87b 	bl	8008d94 <_malloc_r>
 8008c9e:	9a01      	ldr	r2, [sp, #4]
 8008ca0:	4605      	mov	r5, r0
 8008ca2:	b930      	cbnz	r0, 8008cb2 <_calloc_r+0x24>
 8008ca4:	4628      	mov	r0, r5
 8008ca6:	b003      	add	sp, #12
 8008ca8:	bd30      	pop	{r4, r5, pc}
 8008caa:	220c      	movs	r2, #12
 8008cac:	6002      	str	r2, [r0, #0]
 8008cae:	2500      	movs	r5, #0
 8008cb0:	e7f8      	b.n	8008ca4 <_calloc_r+0x16>
 8008cb2:	4621      	mov	r1, r4
 8008cb4:	f7fc fbbe 	bl	8005434 <memset>
 8008cb8:	e7f4      	b.n	8008ca4 <_calloc_r+0x16>
	...

08008cbc <_free_r>:
 8008cbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008cbe:	2900      	cmp	r1, #0
 8008cc0:	d044      	beq.n	8008d4c <_free_r+0x90>
 8008cc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cc6:	9001      	str	r0, [sp, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f1a1 0404 	sub.w	r4, r1, #4
 8008cce:	bfb8      	it	lt
 8008cd0:	18e4      	addlt	r4, r4, r3
 8008cd2:	f000 fab5 	bl	8009240 <__malloc_lock>
 8008cd6:	4a1e      	ldr	r2, [pc, #120]	; (8008d50 <_free_r+0x94>)
 8008cd8:	9801      	ldr	r0, [sp, #4]
 8008cda:	6813      	ldr	r3, [r2, #0]
 8008cdc:	b933      	cbnz	r3, 8008cec <_free_r+0x30>
 8008cde:	6063      	str	r3, [r4, #4]
 8008ce0:	6014      	str	r4, [r2, #0]
 8008ce2:	b003      	add	sp, #12
 8008ce4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008ce8:	f000 bab0 	b.w	800924c <__malloc_unlock>
 8008cec:	42a3      	cmp	r3, r4
 8008cee:	d908      	bls.n	8008d02 <_free_r+0x46>
 8008cf0:	6825      	ldr	r5, [r4, #0]
 8008cf2:	1961      	adds	r1, r4, r5
 8008cf4:	428b      	cmp	r3, r1
 8008cf6:	bf01      	itttt	eq
 8008cf8:	6819      	ldreq	r1, [r3, #0]
 8008cfa:	685b      	ldreq	r3, [r3, #4]
 8008cfc:	1949      	addeq	r1, r1, r5
 8008cfe:	6021      	streq	r1, [r4, #0]
 8008d00:	e7ed      	b.n	8008cde <_free_r+0x22>
 8008d02:	461a      	mov	r2, r3
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	b10b      	cbz	r3, 8008d0c <_free_r+0x50>
 8008d08:	42a3      	cmp	r3, r4
 8008d0a:	d9fa      	bls.n	8008d02 <_free_r+0x46>
 8008d0c:	6811      	ldr	r1, [r2, #0]
 8008d0e:	1855      	adds	r5, r2, r1
 8008d10:	42a5      	cmp	r5, r4
 8008d12:	d10b      	bne.n	8008d2c <_free_r+0x70>
 8008d14:	6824      	ldr	r4, [r4, #0]
 8008d16:	4421      	add	r1, r4
 8008d18:	1854      	adds	r4, r2, r1
 8008d1a:	42a3      	cmp	r3, r4
 8008d1c:	6011      	str	r1, [r2, #0]
 8008d1e:	d1e0      	bne.n	8008ce2 <_free_r+0x26>
 8008d20:	681c      	ldr	r4, [r3, #0]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	6053      	str	r3, [r2, #4]
 8008d26:	4421      	add	r1, r4
 8008d28:	6011      	str	r1, [r2, #0]
 8008d2a:	e7da      	b.n	8008ce2 <_free_r+0x26>
 8008d2c:	d902      	bls.n	8008d34 <_free_r+0x78>
 8008d2e:	230c      	movs	r3, #12
 8008d30:	6003      	str	r3, [r0, #0]
 8008d32:	e7d6      	b.n	8008ce2 <_free_r+0x26>
 8008d34:	6825      	ldr	r5, [r4, #0]
 8008d36:	1961      	adds	r1, r4, r5
 8008d38:	428b      	cmp	r3, r1
 8008d3a:	bf04      	itt	eq
 8008d3c:	6819      	ldreq	r1, [r3, #0]
 8008d3e:	685b      	ldreq	r3, [r3, #4]
 8008d40:	6063      	str	r3, [r4, #4]
 8008d42:	bf04      	itt	eq
 8008d44:	1949      	addeq	r1, r1, r5
 8008d46:	6021      	streq	r1, [r4, #0]
 8008d48:	6054      	str	r4, [r2, #4]
 8008d4a:	e7ca      	b.n	8008ce2 <_free_r+0x26>
 8008d4c:	b003      	add	sp, #12
 8008d4e:	bd30      	pop	{r4, r5, pc}
 8008d50:	20000370 	.word	0x20000370

08008d54 <sbrk_aligned>:
 8008d54:	b570      	push	{r4, r5, r6, lr}
 8008d56:	4e0e      	ldr	r6, [pc, #56]	; (8008d90 <sbrk_aligned+0x3c>)
 8008d58:	460c      	mov	r4, r1
 8008d5a:	6831      	ldr	r1, [r6, #0]
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	b911      	cbnz	r1, 8008d66 <sbrk_aligned+0x12>
 8008d60:	f000 f9f2 	bl	8009148 <_sbrk_r>
 8008d64:	6030      	str	r0, [r6, #0]
 8008d66:	4621      	mov	r1, r4
 8008d68:	4628      	mov	r0, r5
 8008d6a:	f000 f9ed 	bl	8009148 <_sbrk_r>
 8008d6e:	1c43      	adds	r3, r0, #1
 8008d70:	d00a      	beq.n	8008d88 <sbrk_aligned+0x34>
 8008d72:	1cc4      	adds	r4, r0, #3
 8008d74:	f024 0403 	bic.w	r4, r4, #3
 8008d78:	42a0      	cmp	r0, r4
 8008d7a:	d007      	beq.n	8008d8c <sbrk_aligned+0x38>
 8008d7c:	1a21      	subs	r1, r4, r0
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f000 f9e2 	bl	8009148 <_sbrk_r>
 8008d84:	3001      	adds	r0, #1
 8008d86:	d101      	bne.n	8008d8c <sbrk_aligned+0x38>
 8008d88:	f04f 34ff 	mov.w	r4, #4294967295
 8008d8c:	4620      	mov	r0, r4
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	20000374 	.word	0x20000374

08008d94 <_malloc_r>:
 8008d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d98:	1ccd      	adds	r5, r1, #3
 8008d9a:	f025 0503 	bic.w	r5, r5, #3
 8008d9e:	3508      	adds	r5, #8
 8008da0:	2d0c      	cmp	r5, #12
 8008da2:	bf38      	it	cc
 8008da4:	250c      	movcc	r5, #12
 8008da6:	2d00      	cmp	r5, #0
 8008da8:	4607      	mov	r7, r0
 8008daa:	db01      	blt.n	8008db0 <_malloc_r+0x1c>
 8008dac:	42a9      	cmp	r1, r5
 8008dae:	d905      	bls.n	8008dbc <_malloc_r+0x28>
 8008db0:	230c      	movs	r3, #12
 8008db2:	603b      	str	r3, [r7, #0]
 8008db4:	2600      	movs	r6, #0
 8008db6:	4630      	mov	r0, r6
 8008db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dbc:	4e2e      	ldr	r6, [pc, #184]	; (8008e78 <_malloc_r+0xe4>)
 8008dbe:	f000 fa3f 	bl	8009240 <__malloc_lock>
 8008dc2:	6833      	ldr	r3, [r6, #0]
 8008dc4:	461c      	mov	r4, r3
 8008dc6:	bb34      	cbnz	r4, 8008e16 <_malloc_r+0x82>
 8008dc8:	4629      	mov	r1, r5
 8008dca:	4638      	mov	r0, r7
 8008dcc:	f7ff ffc2 	bl	8008d54 <sbrk_aligned>
 8008dd0:	1c43      	adds	r3, r0, #1
 8008dd2:	4604      	mov	r4, r0
 8008dd4:	d14d      	bne.n	8008e72 <_malloc_r+0xde>
 8008dd6:	6834      	ldr	r4, [r6, #0]
 8008dd8:	4626      	mov	r6, r4
 8008dda:	2e00      	cmp	r6, #0
 8008ddc:	d140      	bne.n	8008e60 <_malloc_r+0xcc>
 8008dde:	6823      	ldr	r3, [r4, #0]
 8008de0:	4631      	mov	r1, r6
 8008de2:	4638      	mov	r0, r7
 8008de4:	eb04 0803 	add.w	r8, r4, r3
 8008de8:	f000 f9ae 	bl	8009148 <_sbrk_r>
 8008dec:	4580      	cmp	r8, r0
 8008dee:	d13a      	bne.n	8008e66 <_malloc_r+0xd2>
 8008df0:	6821      	ldr	r1, [r4, #0]
 8008df2:	3503      	adds	r5, #3
 8008df4:	1a6d      	subs	r5, r5, r1
 8008df6:	f025 0503 	bic.w	r5, r5, #3
 8008dfa:	3508      	adds	r5, #8
 8008dfc:	2d0c      	cmp	r5, #12
 8008dfe:	bf38      	it	cc
 8008e00:	250c      	movcc	r5, #12
 8008e02:	4629      	mov	r1, r5
 8008e04:	4638      	mov	r0, r7
 8008e06:	f7ff ffa5 	bl	8008d54 <sbrk_aligned>
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	d02b      	beq.n	8008e66 <_malloc_r+0xd2>
 8008e0e:	6823      	ldr	r3, [r4, #0]
 8008e10:	442b      	add	r3, r5
 8008e12:	6023      	str	r3, [r4, #0]
 8008e14:	e00e      	b.n	8008e34 <_malloc_r+0xa0>
 8008e16:	6822      	ldr	r2, [r4, #0]
 8008e18:	1b52      	subs	r2, r2, r5
 8008e1a:	d41e      	bmi.n	8008e5a <_malloc_r+0xc6>
 8008e1c:	2a0b      	cmp	r2, #11
 8008e1e:	d916      	bls.n	8008e4e <_malloc_r+0xba>
 8008e20:	1961      	adds	r1, r4, r5
 8008e22:	42a3      	cmp	r3, r4
 8008e24:	6025      	str	r5, [r4, #0]
 8008e26:	bf18      	it	ne
 8008e28:	6059      	strne	r1, [r3, #4]
 8008e2a:	6863      	ldr	r3, [r4, #4]
 8008e2c:	bf08      	it	eq
 8008e2e:	6031      	streq	r1, [r6, #0]
 8008e30:	5162      	str	r2, [r4, r5]
 8008e32:	604b      	str	r3, [r1, #4]
 8008e34:	4638      	mov	r0, r7
 8008e36:	f104 060b 	add.w	r6, r4, #11
 8008e3a:	f000 fa07 	bl	800924c <__malloc_unlock>
 8008e3e:	f026 0607 	bic.w	r6, r6, #7
 8008e42:	1d23      	adds	r3, r4, #4
 8008e44:	1af2      	subs	r2, r6, r3
 8008e46:	d0b6      	beq.n	8008db6 <_malloc_r+0x22>
 8008e48:	1b9b      	subs	r3, r3, r6
 8008e4a:	50a3      	str	r3, [r4, r2]
 8008e4c:	e7b3      	b.n	8008db6 <_malloc_r+0x22>
 8008e4e:	6862      	ldr	r2, [r4, #4]
 8008e50:	42a3      	cmp	r3, r4
 8008e52:	bf0c      	ite	eq
 8008e54:	6032      	streq	r2, [r6, #0]
 8008e56:	605a      	strne	r2, [r3, #4]
 8008e58:	e7ec      	b.n	8008e34 <_malloc_r+0xa0>
 8008e5a:	4623      	mov	r3, r4
 8008e5c:	6864      	ldr	r4, [r4, #4]
 8008e5e:	e7b2      	b.n	8008dc6 <_malloc_r+0x32>
 8008e60:	4634      	mov	r4, r6
 8008e62:	6876      	ldr	r6, [r6, #4]
 8008e64:	e7b9      	b.n	8008dda <_malloc_r+0x46>
 8008e66:	230c      	movs	r3, #12
 8008e68:	603b      	str	r3, [r7, #0]
 8008e6a:	4638      	mov	r0, r7
 8008e6c:	f000 f9ee 	bl	800924c <__malloc_unlock>
 8008e70:	e7a1      	b.n	8008db6 <_malloc_r+0x22>
 8008e72:	6025      	str	r5, [r4, #0]
 8008e74:	e7de      	b.n	8008e34 <_malloc_r+0xa0>
 8008e76:	bf00      	nop
 8008e78:	20000370 	.word	0x20000370

08008e7c <__ssputs_r>:
 8008e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e80:	688e      	ldr	r6, [r1, #8]
 8008e82:	429e      	cmp	r6, r3
 8008e84:	4682      	mov	sl, r0
 8008e86:	460c      	mov	r4, r1
 8008e88:	4690      	mov	r8, r2
 8008e8a:	461f      	mov	r7, r3
 8008e8c:	d838      	bhi.n	8008f00 <__ssputs_r+0x84>
 8008e8e:	898a      	ldrh	r2, [r1, #12]
 8008e90:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008e94:	d032      	beq.n	8008efc <__ssputs_r+0x80>
 8008e96:	6825      	ldr	r5, [r4, #0]
 8008e98:	6909      	ldr	r1, [r1, #16]
 8008e9a:	eba5 0901 	sub.w	r9, r5, r1
 8008e9e:	6965      	ldr	r5, [r4, #20]
 8008ea0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	444b      	add	r3, r9
 8008eac:	106d      	asrs	r5, r5, #1
 8008eae:	429d      	cmp	r5, r3
 8008eb0:	bf38      	it	cc
 8008eb2:	461d      	movcc	r5, r3
 8008eb4:	0553      	lsls	r3, r2, #21
 8008eb6:	d531      	bpl.n	8008f1c <__ssputs_r+0xa0>
 8008eb8:	4629      	mov	r1, r5
 8008eba:	f7ff ff6b 	bl	8008d94 <_malloc_r>
 8008ebe:	4606      	mov	r6, r0
 8008ec0:	b950      	cbnz	r0, 8008ed8 <__ssputs_r+0x5c>
 8008ec2:	230c      	movs	r3, #12
 8008ec4:	f8ca 3000 	str.w	r3, [sl]
 8008ec8:	89a3      	ldrh	r3, [r4, #12]
 8008eca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ece:	81a3      	strh	r3, [r4, #12]
 8008ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ed8:	6921      	ldr	r1, [r4, #16]
 8008eda:	464a      	mov	r2, r9
 8008edc:	f7ff fa08 	bl	80082f0 <memcpy>
 8008ee0:	89a3      	ldrh	r3, [r4, #12]
 8008ee2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ee6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008eea:	81a3      	strh	r3, [r4, #12]
 8008eec:	6126      	str	r6, [r4, #16]
 8008eee:	6165      	str	r5, [r4, #20]
 8008ef0:	444e      	add	r6, r9
 8008ef2:	eba5 0509 	sub.w	r5, r5, r9
 8008ef6:	6026      	str	r6, [r4, #0]
 8008ef8:	60a5      	str	r5, [r4, #8]
 8008efa:	463e      	mov	r6, r7
 8008efc:	42be      	cmp	r6, r7
 8008efe:	d900      	bls.n	8008f02 <__ssputs_r+0x86>
 8008f00:	463e      	mov	r6, r7
 8008f02:	6820      	ldr	r0, [r4, #0]
 8008f04:	4632      	mov	r2, r6
 8008f06:	4641      	mov	r1, r8
 8008f08:	f000 f980 	bl	800920c <memmove>
 8008f0c:	68a3      	ldr	r3, [r4, #8]
 8008f0e:	1b9b      	subs	r3, r3, r6
 8008f10:	60a3      	str	r3, [r4, #8]
 8008f12:	6823      	ldr	r3, [r4, #0]
 8008f14:	4433      	add	r3, r6
 8008f16:	6023      	str	r3, [r4, #0]
 8008f18:	2000      	movs	r0, #0
 8008f1a:	e7db      	b.n	8008ed4 <__ssputs_r+0x58>
 8008f1c:	462a      	mov	r2, r5
 8008f1e:	f000 f99b 	bl	8009258 <_realloc_r>
 8008f22:	4606      	mov	r6, r0
 8008f24:	2800      	cmp	r0, #0
 8008f26:	d1e1      	bne.n	8008eec <__ssputs_r+0x70>
 8008f28:	6921      	ldr	r1, [r4, #16]
 8008f2a:	4650      	mov	r0, sl
 8008f2c:	f7ff fec6 	bl	8008cbc <_free_r>
 8008f30:	e7c7      	b.n	8008ec2 <__ssputs_r+0x46>
	...

08008f34 <_svfiprintf_r>:
 8008f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f38:	4698      	mov	r8, r3
 8008f3a:	898b      	ldrh	r3, [r1, #12]
 8008f3c:	061b      	lsls	r3, r3, #24
 8008f3e:	b09d      	sub	sp, #116	; 0x74
 8008f40:	4607      	mov	r7, r0
 8008f42:	460d      	mov	r5, r1
 8008f44:	4614      	mov	r4, r2
 8008f46:	d50e      	bpl.n	8008f66 <_svfiprintf_r+0x32>
 8008f48:	690b      	ldr	r3, [r1, #16]
 8008f4a:	b963      	cbnz	r3, 8008f66 <_svfiprintf_r+0x32>
 8008f4c:	2140      	movs	r1, #64	; 0x40
 8008f4e:	f7ff ff21 	bl	8008d94 <_malloc_r>
 8008f52:	6028      	str	r0, [r5, #0]
 8008f54:	6128      	str	r0, [r5, #16]
 8008f56:	b920      	cbnz	r0, 8008f62 <_svfiprintf_r+0x2e>
 8008f58:	230c      	movs	r3, #12
 8008f5a:	603b      	str	r3, [r7, #0]
 8008f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f60:	e0d1      	b.n	8009106 <_svfiprintf_r+0x1d2>
 8008f62:	2340      	movs	r3, #64	; 0x40
 8008f64:	616b      	str	r3, [r5, #20]
 8008f66:	2300      	movs	r3, #0
 8008f68:	9309      	str	r3, [sp, #36]	; 0x24
 8008f6a:	2320      	movs	r3, #32
 8008f6c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008f70:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f74:	2330      	movs	r3, #48	; 0x30
 8008f76:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009120 <_svfiprintf_r+0x1ec>
 8008f7a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008f7e:	f04f 0901 	mov.w	r9, #1
 8008f82:	4623      	mov	r3, r4
 8008f84:	469a      	mov	sl, r3
 8008f86:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f8a:	b10a      	cbz	r2, 8008f90 <_svfiprintf_r+0x5c>
 8008f8c:	2a25      	cmp	r2, #37	; 0x25
 8008f8e:	d1f9      	bne.n	8008f84 <_svfiprintf_r+0x50>
 8008f90:	ebba 0b04 	subs.w	fp, sl, r4
 8008f94:	d00b      	beq.n	8008fae <_svfiprintf_r+0x7a>
 8008f96:	465b      	mov	r3, fp
 8008f98:	4622      	mov	r2, r4
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	4638      	mov	r0, r7
 8008f9e:	f7ff ff6d 	bl	8008e7c <__ssputs_r>
 8008fa2:	3001      	adds	r0, #1
 8008fa4:	f000 80aa 	beq.w	80090fc <_svfiprintf_r+0x1c8>
 8008fa8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008faa:	445a      	add	r2, fp
 8008fac:	9209      	str	r2, [sp, #36]	; 0x24
 8008fae:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 80a2 	beq.w	80090fc <_svfiprintf_r+0x1c8>
 8008fb8:	2300      	movs	r3, #0
 8008fba:	f04f 32ff 	mov.w	r2, #4294967295
 8008fbe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008fc2:	f10a 0a01 	add.w	sl, sl, #1
 8008fc6:	9304      	str	r3, [sp, #16]
 8008fc8:	9307      	str	r3, [sp, #28]
 8008fca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008fce:	931a      	str	r3, [sp, #104]	; 0x68
 8008fd0:	4654      	mov	r4, sl
 8008fd2:	2205      	movs	r2, #5
 8008fd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd8:	4851      	ldr	r0, [pc, #324]	; (8009120 <_svfiprintf_r+0x1ec>)
 8008fda:	f7f7 f921 	bl	8000220 <memchr>
 8008fde:	9a04      	ldr	r2, [sp, #16]
 8008fe0:	b9d8      	cbnz	r0, 800901a <_svfiprintf_r+0xe6>
 8008fe2:	06d0      	lsls	r0, r2, #27
 8008fe4:	bf44      	itt	mi
 8008fe6:	2320      	movmi	r3, #32
 8008fe8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008fec:	0711      	lsls	r1, r2, #28
 8008fee:	bf44      	itt	mi
 8008ff0:	232b      	movmi	r3, #43	; 0x2b
 8008ff2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008ff6:	f89a 3000 	ldrb.w	r3, [sl]
 8008ffa:	2b2a      	cmp	r3, #42	; 0x2a
 8008ffc:	d015      	beq.n	800902a <_svfiprintf_r+0xf6>
 8008ffe:	9a07      	ldr	r2, [sp, #28]
 8009000:	4654      	mov	r4, sl
 8009002:	2000      	movs	r0, #0
 8009004:	f04f 0c0a 	mov.w	ip, #10
 8009008:	4621      	mov	r1, r4
 800900a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800900e:	3b30      	subs	r3, #48	; 0x30
 8009010:	2b09      	cmp	r3, #9
 8009012:	d94e      	bls.n	80090b2 <_svfiprintf_r+0x17e>
 8009014:	b1b0      	cbz	r0, 8009044 <_svfiprintf_r+0x110>
 8009016:	9207      	str	r2, [sp, #28]
 8009018:	e014      	b.n	8009044 <_svfiprintf_r+0x110>
 800901a:	eba0 0308 	sub.w	r3, r0, r8
 800901e:	fa09 f303 	lsl.w	r3, r9, r3
 8009022:	4313      	orrs	r3, r2
 8009024:	9304      	str	r3, [sp, #16]
 8009026:	46a2      	mov	sl, r4
 8009028:	e7d2      	b.n	8008fd0 <_svfiprintf_r+0x9c>
 800902a:	9b03      	ldr	r3, [sp, #12]
 800902c:	1d19      	adds	r1, r3, #4
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	9103      	str	r1, [sp, #12]
 8009032:	2b00      	cmp	r3, #0
 8009034:	bfbb      	ittet	lt
 8009036:	425b      	neglt	r3, r3
 8009038:	f042 0202 	orrlt.w	r2, r2, #2
 800903c:	9307      	strge	r3, [sp, #28]
 800903e:	9307      	strlt	r3, [sp, #28]
 8009040:	bfb8      	it	lt
 8009042:	9204      	strlt	r2, [sp, #16]
 8009044:	7823      	ldrb	r3, [r4, #0]
 8009046:	2b2e      	cmp	r3, #46	; 0x2e
 8009048:	d10c      	bne.n	8009064 <_svfiprintf_r+0x130>
 800904a:	7863      	ldrb	r3, [r4, #1]
 800904c:	2b2a      	cmp	r3, #42	; 0x2a
 800904e:	d135      	bne.n	80090bc <_svfiprintf_r+0x188>
 8009050:	9b03      	ldr	r3, [sp, #12]
 8009052:	1d1a      	adds	r2, r3, #4
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	9203      	str	r2, [sp, #12]
 8009058:	2b00      	cmp	r3, #0
 800905a:	bfb8      	it	lt
 800905c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009060:	3402      	adds	r4, #2
 8009062:	9305      	str	r3, [sp, #20]
 8009064:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009130 <_svfiprintf_r+0x1fc>
 8009068:	7821      	ldrb	r1, [r4, #0]
 800906a:	2203      	movs	r2, #3
 800906c:	4650      	mov	r0, sl
 800906e:	f7f7 f8d7 	bl	8000220 <memchr>
 8009072:	b140      	cbz	r0, 8009086 <_svfiprintf_r+0x152>
 8009074:	2340      	movs	r3, #64	; 0x40
 8009076:	eba0 000a 	sub.w	r0, r0, sl
 800907a:	fa03 f000 	lsl.w	r0, r3, r0
 800907e:	9b04      	ldr	r3, [sp, #16]
 8009080:	4303      	orrs	r3, r0
 8009082:	3401      	adds	r4, #1
 8009084:	9304      	str	r3, [sp, #16]
 8009086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800908a:	4826      	ldr	r0, [pc, #152]	; (8009124 <_svfiprintf_r+0x1f0>)
 800908c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009090:	2206      	movs	r2, #6
 8009092:	f7f7 f8c5 	bl	8000220 <memchr>
 8009096:	2800      	cmp	r0, #0
 8009098:	d038      	beq.n	800910c <_svfiprintf_r+0x1d8>
 800909a:	4b23      	ldr	r3, [pc, #140]	; (8009128 <_svfiprintf_r+0x1f4>)
 800909c:	bb1b      	cbnz	r3, 80090e6 <_svfiprintf_r+0x1b2>
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	3307      	adds	r3, #7
 80090a2:	f023 0307 	bic.w	r3, r3, #7
 80090a6:	3308      	adds	r3, #8
 80090a8:	9303      	str	r3, [sp, #12]
 80090aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090ac:	4433      	add	r3, r6
 80090ae:	9309      	str	r3, [sp, #36]	; 0x24
 80090b0:	e767      	b.n	8008f82 <_svfiprintf_r+0x4e>
 80090b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80090b6:	460c      	mov	r4, r1
 80090b8:	2001      	movs	r0, #1
 80090ba:	e7a5      	b.n	8009008 <_svfiprintf_r+0xd4>
 80090bc:	2300      	movs	r3, #0
 80090be:	3401      	adds	r4, #1
 80090c0:	9305      	str	r3, [sp, #20]
 80090c2:	4619      	mov	r1, r3
 80090c4:	f04f 0c0a 	mov.w	ip, #10
 80090c8:	4620      	mov	r0, r4
 80090ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80090ce:	3a30      	subs	r2, #48	; 0x30
 80090d0:	2a09      	cmp	r2, #9
 80090d2:	d903      	bls.n	80090dc <_svfiprintf_r+0x1a8>
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d0c5      	beq.n	8009064 <_svfiprintf_r+0x130>
 80090d8:	9105      	str	r1, [sp, #20]
 80090da:	e7c3      	b.n	8009064 <_svfiprintf_r+0x130>
 80090dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80090e0:	4604      	mov	r4, r0
 80090e2:	2301      	movs	r3, #1
 80090e4:	e7f0      	b.n	80090c8 <_svfiprintf_r+0x194>
 80090e6:	ab03      	add	r3, sp, #12
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	462a      	mov	r2, r5
 80090ec:	4b0f      	ldr	r3, [pc, #60]	; (800912c <_svfiprintf_r+0x1f8>)
 80090ee:	a904      	add	r1, sp, #16
 80090f0:	4638      	mov	r0, r7
 80090f2:	f7fc fa47 	bl	8005584 <_printf_float>
 80090f6:	1c42      	adds	r2, r0, #1
 80090f8:	4606      	mov	r6, r0
 80090fa:	d1d6      	bne.n	80090aa <_svfiprintf_r+0x176>
 80090fc:	89ab      	ldrh	r3, [r5, #12]
 80090fe:	065b      	lsls	r3, r3, #25
 8009100:	f53f af2c 	bmi.w	8008f5c <_svfiprintf_r+0x28>
 8009104:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009106:	b01d      	add	sp, #116	; 0x74
 8009108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800910c:	ab03      	add	r3, sp, #12
 800910e:	9300      	str	r3, [sp, #0]
 8009110:	462a      	mov	r2, r5
 8009112:	4b06      	ldr	r3, [pc, #24]	; (800912c <_svfiprintf_r+0x1f8>)
 8009114:	a904      	add	r1, sp, #16
 8009116:	4638      	mov	r0, r7
 8009118:	f7fc fcd8 	bl	8005acc <_printf_i>
 800911c:	e7eb      	b.n	80090f6 <_svfiprintf_r+0x1c2>
 800911e:	bf00      	nop
 8009120:	0800a1c4 	.word	0x0800a1c4
 8009124:	0800a1ce 	.word	0x0800a1ce
 8009128:	08005585 	.word	0x08005585
 800912c:	08008e7d 	.word	0x08008e7d
 8009130:	0800a1ca 	.word	0x0800a1ca
 8009134:	00000000 	.word	0x00000000

08009138 <nan>:
 8009138:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009140 <nan+0x8>
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop
 8009140:	00000000 	.word	0x00000000
 8009144:	7ff80000 	.word	0x7ff80000

08009148 <_sbrk_r>:
 8009148:	b538      	push	{r3, r4, r5, lr}
 800914a:	4d06      	ldr	r5, [pc, #24]	; (8009164 <_sbrk_r+0x1c>)
 800914c:	2300      	movs	r3, #0
 800914e:	4604      	mov	r4, r0
 8009150:	4608      	mov	r0, r1
 8009152:	602b      	str	r3, [r5, #0]
 8009154:	f7f8 fb72 	bl	800183c <_sbrk>
 8009158:	1c43      	adds	r3, r0, #1
 800915a:	d102      	bne.n	8009162 <_sbrk_r+0x1a>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b103      	cbz	r3, 8009162 <_sbrk_r+0x1a>
 8009160:	6023      	str	r3, [r4, #0]
 8009162:	bd38      	pop	{r3, r4, r5, pc}
 8009164:	20000378 	.word	0x20000378

08009168 <strncmp>:
 8009168:	b510      	push	{r4, lr}
 800916a:	b17a      	cbz	r2, 800918c <strncmp+0x24>
 800916c:	4603      	mov	r3, r0
 800916e:	3901      	subs	r1, #1
 8009170:	1884      	adds	r4, r0, r2
 8009172:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009176:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800917a:	4290      	cmp	r0, r2
 800917c:	d101      	bne.n	8009182 <strncmp+0x1a>
 800917e:	42a3      	cmp	r3, r4
 8009180:	d101      	bne.n	8009186 <strncmp+0x1e>
 8009182:	1a80      	subs	r0, r0, r2
 8009184:	bd10      	pop	{r4, pc}
 8009186:	2800      	cmp	r0, #0
 8009188:	d1f3      	bne.n	8009172 <strncmp+0xa>
 800918a:	e7fa      	b.n	8009182 <strncmp+0x1a>
 800918c:	4610      	mov	r0, r2
 800918e:	e7f9      	b.n	8009184 <strncmp+0x1c>

08009190 <__ascii_wctomb>:
 8009190:	b149      	cbz	r1, 80091a6 <__ascii_wctomb+0x16>
 8009192:	2aff      	cmp	r2, #255	; 0xff
 8009194:	bf85      	ittet	hi
 8009196:	238a      	movhi	r3, #138	; 0x8a
 8009198:	6003      	strhi	r3, [r0, #0]
 800919a:	700a      	strbls	r2, [r1, #0]
 800919c:	f04f 30ff 	movhi.w	r0, #4294967295
 80091a0:	bf98      	it	ls
 80091a2:	2001      	movls	r0, #1
 80091a4:	4770      	bx	lr
 80091a6:	4608      	mov	r0, r1
 80091a8:	4770      	bx	lr
	...

080091ac <__assert_func>:
 80091ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ae:	4614      	mov	r4, r2
 80091b0:	461a      	mov	r2, r3
 80091b2:	4b09      	ldr	r3, [pc, #36]	; (80091d8 <__assert_func+0x2c>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4605      	mov	r5, r0
 80091b8:	68d8      	ldr	r0, [r3, #12]
 80091ba:	b14c      	cbz	r4, 80091d0 <__assert_func+0x24>
 80091bc:	4b07      	ldr	r3, [pc, #28]	; (80091dc <__assert_func+0x30>)
 80091be:	9100      	str	r1, [sp, #0]
 80091c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091c4:	4906      	ldr	r1, [pc, #24]	; (80091e0 <__assert_func+0x34>)
 80091c6:	462b      	mov	r3, r5
 80091c8:	f000 f80e 	bl	80091e8 <fiprintf>
 80091cc:	f000 fa8c 	bl	80096e8 <abort>
 80091d0:	4b04      	ldr	r3, [pc, #16]	; (80091e4 <__assert_func+0x38>)
 80091d2:	461c      	mov	r4, r3
 80091d4:	e7f3      	b.n	80091be <__assert_func+0x12>
 80091d6:	bf00      	nop
 80091d8:	2000000c 	.word	0x2000000c
 80091dc:	0800a1d5 	.word	0x0800a1d5
 80091e0:	0800a1e2 	.word	0x0800a1e2
 80091e4:	0800a210 	.word	0x0800a210

080091e8 <fiprintf>:
 80091e8:	b40e      	push	{r1, r2, r3}
 80091ea:	b503      	push	{r0, r1, lr}
 80091ec:	4601      	mov	r1, r0
 80091ee:	ab03      	add	r3, sp, #12
 80091f0:	4805      	ldr	r0, [pc, #20]	; (8009208 <fiprintf+0x20>)
 80091f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f6:	6800      	ldr	r0, [r0, #0]
 80091f8:	9301      	str	r3, [sp, #4]
 80091fa:	f000 f885 	bl	8009308 <_vfiprintf_r>
 80091fe:	b002      	add	sp, #8
 8009200:	f85d eb04 	ldr.w	lr, [sp], #4
 8009204:	b003      	add	sp, #12
 8009206:	4770      	bx	lr
 8009208:	2000000c 	.word	0x2000000c

0800920c <memmove>:
 800920c:	4288      	cmp	r0, r1
 800920e:	b510      	push	{r4, lr}
 8009210:	eb01 0402 	add.w	r4, r1, r2
 8009214:	d902      	bls.n	800921c <memmove+0x10>
 8009216:	4284      	cmp	r4, r0
 8009218:	4623      	mov	r3, r4
 800921a:	d807      	bhi.n	800922c <memmove+0x20>
 800921c:	1e43      	subs	r3, r0, #1
 800921e:	42a1      	cmp	r1, r4
 8009220:	d008      	beq.n	8009234 <memmove+0x28>
 8009222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009226:	f803 2f01 	strb.w	r2, [r3, #1]!
 800922a:	e7f8      	b.n	800921e <memmove+0x12>
 800922c:	4402      	add	r2, r0
 800922e:	4601      	mov	r1, r0
 8009230:	428a      	cmp	r2, r1
 8009232:	d100      	bne.n	8009236 <memmove+0x2a>
 8009234:	bd10      	pop	{r4, pc}
 8009236:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800923a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800923e:	e7f7      	b.n	8009230 <memmove+0x24>

08009240 <__malloc_lock>:
 8009240:	4801      	ldr	r0, [pc, #4]	; (8009248 <__malloc_lock+0x8>)
 8009242:	f000 bc11 	b.w	8009a68 <__retarget_lock_acquire_recursive>
 8009246:	bf00      	nop
 8009248:	2000037c 	.word	0x2000037c

0800924c <__malloc_unlock>:
 800924c:	4801      	ldr	r0, [pc, #4]	; (8009254 <__malloc_unlock+0x8>)
 800924e:	f000 bc0c 	b.w	8009a6a <__retarget_lock_release_recursive>
 8009252:	bf00      	nop
 8009254:	2000037c 	.word	0x2000037c

08009258 <_realloc_r>:
 8009258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800925c:	4680      	mov	r8, r0
 800925e:	4614      	mov	r4, r2
 8009260:	460e      	mov	r6, r1
 8009262:	b921      	cbnz	r1, 800926e <_realloc_r+0x16>
 8009264:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009268:	4611      	mov	r1, r2
 800926a:	f7ff bd93 	b.w	8008d94 <_malloc_r>
 800926e:	b92a      	cbnz	r2, 800927c <_realloc_r+0x24>
 8009270:	f7ff fd24 	bl	8008cbc <_free_r>
 8009274:	4625      	mov	r5, r4
 8009276:	4628      	mov	r0, r5
 8009278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800927c:	f000 fc5c 	bl	8009b38 <_malloc_usable_size_r>
 8009280:	4284      	cmp	r4, r0
 8009282:	4607      	mov	r7, r0
 8009284:	d802      	bhi.n	800928c <_realloc_r+0x34>
 8009286:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800928a:	d812      	bhi.n	80092b2 <_realloc_r+0x5a>
 800928c:	4621      	mov	r1, r4
 800928e:	4640      	mov	r0, r8
 8009290:	f7ff fd80 	bl	8008d94 <_malloc_r>
 8009294:	4605      	mov	r5, r0
 8009296:	2800      	cmp	r0, #0
 8009298:	d0ed      	beq.n	8009276 <_realloc_r+0x1e>
 800929a:	42bc      	cmp	r4, r7
 800929c:	4622      	mov	r2, r4
 800929e:	4631      	mov	r1, r6
 80092a0:	bf28      	it	cs
 80092a2:	463a      	movcs	r2, r7
 80092a4:	f7ff f824 	bl	80082f0 <memcpy>
 80092a8:	4631      	mov	r1, r6
 80092aa:	4640      	mov	r0, r8
 80092ac:	f7ff fd06 	bl	8008cbc <_free_r>
 80092b0:	e7e1      	b.n	8009276 <_realloc_r+0x1e>
 80092b2:	4635      	mov	r5, r6
 80092b4:	e7df      	b.n	8009276 <_realloc_r+0x1e>

080092b6 <__sfputc_r>:
 80092b6:	6893      	ldr	r3, [r2, #8]
 80092b8:	3b01      	subs	r3, #1
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	b410      	push	{r4}
 80092be:	6093      	str	r3, [r2, #8]
 80092c0:	da08      	bge.n	80092d4 <__sfputc_r+0x1e>
 80092c2:	6994      	ldr	r4, [r2, #24]
 80092c4:	42a3      	cmp	r3, r4
 80092c6:	db01      	blt.n	80092cc <__sfputc_r+0x16>
 80092c8:	290a      	cmp	r1, #10
 80092ca:	d103      	bne.n	80092d4 <__sfputc_r+0x1e>
 80092cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092d0:	f000 b94a 	b.w	8009568 <__swbuf_r>
 80092d4:	6813      	ldr	r3, [r2, #0]
 80092d6:	1c58      	adds	r0, r3, #1
 80092d8:	6010      	str	r0, [r2, #0]
 80092da:	7019      	strb	r1, [r3, #0]
 80092dc:	4608      	mov	r0, r1
 80092de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092e2:	4770      	bx	lr

080092e4 <__sfputs_r>:
 80092e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092e6:	4606      	mov	r6, r0
 80092e8:	460f      	mov	r7, r1
 80092ea:	4614      	mov	r4, r2
 80092ec:	18d5      	adds	r5, r2, r3
 80092ee:	42ac      	cmp	r4, r5
 80092f0:	d101      	bne.n	80092f6 <__sfputs_r+0x12>
 80092f2:	2000      	movs	r0, #0
 80092f4:	e007      	b.n	8009306 <__sfputs_r+0x22>
 80092f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092fa:	463a      	mov	r2, r7
 80092fc:	4630      	mov	r0, r6
 80092fe:	f7ff ffda 	bl	80092b6 <__sfputc_r>
 8009302:	1c43      	adds	r3, r0, #1
 8009304:	d1f3      	bne.n	80092ee <__sfputs_r+0xa>
 8009306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009308 <_vfiprintf_r>:
 8009308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800930c:	460d      	mov	r5, r1
 800930e:	b09d      	sub	sp, #116	; 0x74
 8009310:	4614      	mov	r4, r2
 8009312:	4698      	mov	r8, r3
 8009314:	4606      	mov	r6, r0
 8009316:	b118      	cbz	r0, 8009320 <_vfiprintf_r+0x18>
 8009318:	6983      	ldr	r3, [r0, #24]
 800931a:	b90b      	cbnz	r3, 8009320 <_vfiprintf_r+0x18>
 800931c:	f000 fb06 	bl	800992c <__sinit>
 8009320:	4b89      	ldr	r3, [pc, #548]	; (8009548 <_vfiprintf_r+0x240>)
 8009322:	429d      	cmp	r5, r3
 8009324:	d11b      	bne.n	800935e <_vfiprintf_r+0x56>
 8009326:	6875      	ldr	r5, [r6, #4]
 8009328:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800932a:	07d9      	lsls	r1, r3, #31
 800932c:	d405      	bmi.n	800933a <_vfiprintf_r+0x32>
 800932e:	89ab      	ldrh	r3, [r5, #12]
 8009330:	059a      	lsls	r2, r3, #22
 8009332:	d402      	bmi.n	800933a <_vfiprintf_r+0x32>
 8009334:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009336:	f000 fb97 	bl	8009a68 <__retarget_lock_acquire_recursive>
 800933a:	89ab      	ldrh	r3, [r5, #12]
 800933c:	071b      	lsls	r3, r3, #28
 800933e:	d501      	bpl.n	8009344 <_vfiprintf_r+0x3c>
 8009340:	692b      	ldr	r3, [r5, #16]
 8009342:	b9eb      	cbnz	r3, 8009380 <_vfiprintf_r+0x78>
 8009344:	4629      	mov	r1, r5
 8009346:	4630      	mov	r0, r6
 8009348:	f000 f960 	bl	800960c <__swsetup_r>
 800934c:	b1c0      	cbz	r0, 8009380 <_vfiprintf_r+0x78>
 800934e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009350:	07dc      	lsls	r4, r3, #31
 8009352:	d50e      	bpl.n	8009372 <_vfiprintf_r+0x6a>
 8009354:	f04f 30ff 	mov.w	r0, #4294967295
 8009358:	b01d      	add	sp, #116	; 0x74
 800935a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800935e:	4b7b      	ldr	r3, [pc, #492]	; (800954c <_vfiprintf_r+0x244>)
 8009360:	429d      	cmp	r5, r3
 8009362:	d101      	bne.n	8009368 <_vfiprintf_r+0x60>
 8009364:	68b5      	ldr	r5, [r6, #8]
 8009366:	e7df      	b.n	8009328 <_vfiprintf_r+0x20>
 8009368:	4b79      	ldr	r3, [pc, #484]	; (8009550 <_vfiprintf_r+0x248>)
 800936a:	429d      	cmp	r5, r3
 800936c:	bf08      	it	eq
 800936e:	68f5      	ldreq	r5, [r6, #12]
 8009370:	e7da      	b.n	8009328 <_vfiprintf_r+0x20>
 8009372:	89ab      	ldrh	r3, [r5, #12]
 8009374:	0598      	lsls	r0, r3, #22
 8009376:	d4ed      	bmi.n	8009354 <_vfiprintf_r+0x4c>
 8009378:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800937a:	f000 fb76 	bl	8009a6a <__retarget_lock_release_recursive>
 800937e:	e7e9      	b.n	8009354 <_vfiprintf_r+0x4c>
 8009380:	2300      	movs	r3, #0
 8009382:	9309      	str	r3, [sp, #36]	; 0x24
 8009384:	2320      	movs	r3, #32
 8009386:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800938a:	f8cd 800c 	str.w	r8, [sp, #12]
 800938e:	2330      	movs	r3, #48	; 0x30
 8009390:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009554 <_vfiprintf_r+0x24c>
 8009394:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009398:	f04f 0901 	mov.w	r9, #1
 800939c:	4623      	mov	r3, r4
 800939e:	469a      	mov	sl, r3
 80093a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093a4:	b10a      	cbz	r2, 80093aa <_vfiprintf_r+0xa2>
 80093a6:	2a25      	cmp	r2, #37	; 0x25
 80093a8:	d1f9      	bne.n	800939e <_vfiprintf_r+0x96>
 80093aa:	ebba 0b04 	subs.w	fp, sl, r4
 80093ae:	d00b      	beq.n	80093c8 <_vfiprintf_r+0xc0>
 80093b0:	465b      	mov	r3, fp
 80093b2:	4622      	mov	r2, r4
 80093b4:	4629      	mov	r1, r5
 80093b6:	4630      	mov	r0, r6
 80093b8:	f7ff ff94 	bl	80092e4 <__sfputs_r>
 80093bc:	3001      	adds	r0, #1
 80093be:	f000 80aa 	beq.w	8009516 <_vfiprintf_r+0x20e>
 80093c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093c4:	445a      	add	r2, fp
 80093c6:	9209      	str	r2, [sp, #36]	; 0x24
 80093c8:	f89a 3000 	ldrb.w	r3, [sl]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f000 80a2 	beq.w	8009516 <_vfiprintf_r+0x20e>
 80093d2:	2300      	movs	r3, #0
 80093d4:	f04f 32ff 	mov.w	r2, #4294967295
 80093d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093dc:	f10a 0a01 	add.w	sl, sl, #1
 80093e0:	9304      	str	r3, [sp, #16]
 80093e2:	9307      	str	r3, [sp, #28]
 80093e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093e8:	931a      	str	r3, [sp, #104]	; 0x68
 80093ea:	4654      	mov	r4, sl
 80093ec:	2205      	movs	r2, #5
 80093ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093f2:	4858      	ldr	r0, [pc, #352]	; (8009554 <_vfiprintf_r+0x24c>)
 80093f4:	f7f6 ff14 	bl	8000220 <memchr>
 80093f8:	9a04      	ldr	r2, [sp, #16]
 80093fa:	b9d8      	cbnz	r0, 8009434 <_vfiprintf_r+0x12c>
 80093fc:	06d1      	lsls	r1, r2, #27
 80093fe:	bf44      	itt	mi
 8009400:	2320      	movmi	r3, #32
 8009402:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009406:	0713      	lsls	r3, r2, #28
 8009408:	bf44      	itt	mi
 800940a:	232b      	movmi	r3, #43	; 0x2b
 800940c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009410:	f89a 3000 	ldrb.w	r3, [sl]
 8009414:	2b2a      	cmp	r3, #42	; 0x2a
 8009416:	d015      	beq.n	8009444 <_vfiprintf_r+0x13c>
 8009418:	9a07      	ldr	r2, [sp, #28]
 800941a:	4654      	mov	r4, sl
 800941c:	2000      	movs	r0, #0
 800941e:	f04f 0c0a 	mov.w	ip, #10
 8009422:	4621      	mov	r1, r4
 8009424:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009428:	3b30      	subs	r3, #48	; 0x30
 800942a:	2b09      	cmp	r3, #9
 800942c:	d94e      	bls.n	80094cc <_vfiprintf_r+0x1c4>
 800942e:	b1b0      	cbz	r0, 800945e <_vfiprintf_r+0x156>
 8009430:	9207      	str	r2, [sp, #28]
 8009432:	e014      	b.n	800945e <_vfiprintf_r+0x156>
 8009434:	eba0 0308 	sub.w	r3, r0, r8
 8009438:	fa09 f303 	lsl.w	r3, r9, r3
 800943c:	4313      	orrs	r3, r2
 800943e:	9304      	str	r3, [sp, #16]
 8009440:	46a2      	mov	sl, r4
 8009442:	e7d2      	b.n	80093ea <_vfiprintf_r+0xe2>
 8009444:	9b03      	ldr	r3, [sp, #12]
 8009446:	1d19      	adds	r1, r3, #4
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	9103      	str	r1, [sp, #12]
 800944c:	2b00      	cmp	r3, #0
 800944e:	bfbb      	ittet	lt
 8009450:	425b      	neglt	r3, r3
 8009452:	f042 0202 	orrlt.w	r2, r2, #2
 8009456:	9307      	strge	r3, [sp, #28]
 8009458:	9307      	strlt	r3, [sp, #28]
 800945a:	bfb8      	it	lt
 800945c:	9204      	strlt	r2, [sp, #16]
 800945e:	7823      	ldrb	r3, [r4, #0]
 8009460:	2b2e      	cmp	r3, #46	; 0x2e
 8009462:	d10c      	bne.n	800947e <_vfiprintf_r+0x176>
 8009464:	7863      	ldrb	r3, [r4, #1]
 8009466:	2b2a      	cmp	r3, #42	; 0x2a
 8009468:	d135      	bne.n	80094d6 <_vfiprintf_r+0x1ce>
 800946a:	9b03      	ldr	r3, [sp, #12]
 800946c:	1d1a      	adds	r2, r3, #4
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	9203      	str	r2, [sp, #12]
 8009472:	2b00      	cmp	r3, #0
 8009474:	bfb8      	it	lt
 8009476:	f04f 33ff 	movlt.w	r3, #4294967295
 800947a:	3402      	adds	r4, #2
 800947c:	9305      	str	r3, [sp, #20]
 800947e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009564 <_vfiprintf_r+0x25c>
 8009482:	7821      	ldrb	r1, [r4, #0]
 8009484:	2203      	movs	r2, #3
 8009486:	4650      	mov	r0, sl
 8009488:	f7f6 feca 	bl	8000220 <memchr>
 800948c:	b140      	cbz	r0, 80094a0 <_vfiprintf_r+0x198>
 800948e:	2340      	movs	r3, #64	; 0x40
 8009490:	eba0 000a 	sub.w	r0, r0, sl
 8009494:	fa03 f000 	lsl.w	r0, r3, r0
 8009498:	9b04      	ldr	r3, [sp, #16]
 800949a:	4303      	orrs	r3, r0
 800949c:	3401      	adds	r4, #1
 800949e:	9304      	str	r3, [sp, #16]
 80094a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094a4:	482c      	ldr	r0, [pc, #176]	; (8009558 <_vfiprintf_r+0x250>)
 80094a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094aa:	2206      	movs	r2, #6
 80094ac:	f7f6 feb8 	bl	8000220 <memchr>
 80094b0:	2800      	cmp	r0, #0
 80094b2:	d03f      	beq.n	8009534 <_vfiprintf_r+0x22c>
 80094b4:	4b29      	ldr	r3, [pc, #164]	; (800955c <_vfiprintf_r+0x254>)
 80094b6:	bb1b      	cbnz	r3, 8009500 <_vfiprintf_r+0x1f8>
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	3307      	adds	r3, #7
 80094bc:	f023 0307 	bic.w	r3, r3, #7
 80094c0:	3308      	adds	r3, #8
 80094c2:	9303      	str	r3, [sp, #12]
 80094c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094c6:	443b      	add	r3, r7
 80094c8:	9309      	str	r3, [sp, #36]	; 0x24
 80094ca:	e767      	b.n	800939c <_vfiprintf_r+0x94>
 80094cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80094d0:	460c      	mov	r4, r1
 80094d2:	2001      	movs	r0, #1
 80094d4:	e7a5      	b.n	8009422 <_vfiprintf_r+0x11a>
 80094d6:	2300      	movs	r3, #0
 80094d8:	3401      	adds	r4, #1
 80094da:	9305      	str	r3, [sp, #20]
 80094dc:	4619      	mov	r1, r3
 80094de:	f04f 0c0a 	mov.w	ip, #10
 80094e2:	4620      	mov	r0, r4
 80094e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094e8:	3a30      	subs	r2, #48	; 0x30
 80094ea:	2a09      	cmp	r2, #9
 80094ec:	d903      	bls.n	80094f6 <_vfiprintf_r+0x1ee>
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d0c5      	beq.n	800947e <_vfiprintf_r+0x176>
 80094f2:	9105      	str	r1, [sp, #20]
 80094f4:	e7c3      	b.n	800947e <_vfiprintf_r+0x176>
 80094f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80094fa:	4604      	mov	r4, r0
 80094fc:	2301      	movs	r3, #1
 80094fe:	e7f0      	b.n	80094e2 <_vfiprintf_r+0x1da>
 8009500:	ab03      	add	r3, sp, #12
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	462a      	mov	r2, r5
 8009506:	4b16      	ldr	r3, [pc, #88]	; (8009560 <_vfiprintf_r+0x258>)
 8009508:	a904      	add	r1, sp, #16
 800950a:	4630      	mov	r0, r6
 800950c:	f7fc f83a 	bl	8005584 <_printf_float>
 8009510:	4607      	mov	r7, r0
 8009512:	1c78      	adds	r0, r7, #1
 8009514:	d1d6      	bne.n	80094c4 <_vfiprintf_r+0x1bc>
 8009516:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009518:	07d9      	lsls	r1, r3, #31
 800951a:	d405      	bmi.n	8009528 <_vfiprintf_r+0x220>
 800951c:	89ab      	ldrh	r3, [r5, #12]
 800951e:	059a      	lsls	r2, r3, #22
 8009520:	d402      	bmi.n	8009528 <_vfiprintf_r+0x220>
 8009522:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009524:	f000 faa1 	bl	8009a6a <__retarget_lock_release_recursive>
 8009528:	89ab      	ldrh	r3, [r5, #12]
 800952a:	065b      	lsls	r3, r3, #25
 800952c:	f53f af12 	bmi.w	8009354 <_vfiprintf_r+0x4c>
 8009530:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009532:	e711      	b.n	8009358 <_vfiprintf_r+0x50>
 8009534:	ab03      	add	r3, sp, #12
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	462a      	mov	r2, r5
 800953a:	4b09      	ldr	r3, [pc, #36]	; (8009560 <_vfiprintf_r+0x258>)
 800953c:	a904      	add	r1, sp, #16
 800953e:	4630      	mov	r0, r6
 8009540:	f7fc fac4 	bl	8005acc <_printf_i>
 8009544:	e7e4      	b.n	8009510 <_vfiprintf_r+0x208>
 8009546:	bf00      	nop
 8009548:	0800a234 	.word	0x0800a234
 800954c:	0800a254 	.word	0x0800a254
 8009550:	0800a214 	.word	0x0800a214
 8009554:	0800a1c4 	.word	0x0800a1c4
 8009558:	0800a1ce 	.word	0x0800a1ce
 800955c:	08005585 	.word	0x08005585
 8009560:	080092e5 	.word	0x080092e5
 8009564:	0800a1ca 	.word	0x0800a1ca

08009568 <__swbuf_r>:
 8009568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956a:	460e      	mov	r6, r1
 800956c:	4614      	mov	r4, r2
 800956e:	4605      	mov	r5, r0
 8009570:	b118      	cbz	r0, 800957a <__swbuf_r+0x12>
 8009572:	6983      	ldr	r3, [r0, #24]
 8009574:	b90b      	cbnz	r3, 800957a <__swbuf_r+0x12>
 8009576:	f000 f9d9 	bl	800992c <__sinit>
 800957a:	4b21      	ldr	r3, [pc, #132]	; (8009600 <__swbuf_r+0x98>)
 800957c:	429c      	cmp	r4, r3
 800957e:	d12b      	bne.n	80095d8 <__swbuf_r+0x70>
 8009580:	686c      	ldr	r4, [r5, #4]
 8009582:	69a3      	ldr	r3, [r4, #24]
 8009584:	60a3      	str	r3, [r4, #8]
 8009586:	89a3      	ldrh	r3, [r4, #12]
 8009588:	071a      	lsls	r2, r3, #28
 800958a:	d52f      	bpl.n	80095ec <__swbuf_r+0x84>
 800958c:	6923      	ldr	r3, [r4, #16]
 800958e:	b36b      	cbz	r3, 80095ec <__swbuf_r+0x84>
 8009590:	6923      	ldr	r3, [r4, #16]
 8009592:	6820      	ldr	r0, [r4, #0]
 8009594:	1ac0      	subs	r0, r0, r3
 8009596:	6963      	ldr	r3, [r4, #20]
 8009598:	b2f6      	uxtb	r6, r6
 800959a:	4283      	cmp	r3, r0
 800959c:	4637      	mov	r7, r6
 800959e:	dc04      	bgt.n	80095aa <__swbuf_r+0x42>
 80095a0:	4621      	mov	r1, r4
 80095a2:	4628      	mov	r0, r5
 80095a4:	f000 f92e 	bl	8009804 <_fflush_r>
 80095a8:	bb30      	cbnz	r0, 80095f8 <__swbuf_r+0x90>
 80095aa:	68a3      	ldr	r3, [r4, #8]
 80095ac:	3b01      	subs	r3, #1
 80095ae:	60a3      	str	r3, [r4, #8]
 80095b0:	6823      	ldr	r3, [r4, #0]
 80095b2:	1c5a      	adds	r2, r3, #1
 80095b4:	6022      	str	r2, [r4, #0]
 80095b6:	701e      	strb	r6, [r3, #0]
 80095b8:	6963      	ldr	r3, [r4, #20]
 80095ba:	3001      	adds	r0, #1
 80095bc:	4283      	cmp	r3, r0
 80095be:	d004      	beq.n	80095ca <__swbuf_r+0x62>
 80095c0:	89a3      	ldrh	r3, [r4, #12]
 80095c2:	07db      	lsls	r3, r3, #31
 80095c4:	d506      	bpl.n	80095d4 <__swbuf_r+0x6c>
 80095c6:	2e0a      	cmp	r6, #10
 80095c8:	d104      	bne.n	80095d4 <__swbuf_r+0x6c>
 80095ca:	4621      	mov	r1, r4
 80095cc:	4628      	mov	r0, r5
 80095ce:	f000 f919 	bl	8009804 <_fflush_r>
 80095d2:	b988      	cbnz	r0, 80095f8 <__swbuf_r+0x90>
 80095d4:	4638      	mov	r0, r7
 80095d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095d8:	4b0a      	ldr	r3, [pc, #40]	; (8009604 <__swbuf_r+0x9c>)
 80095da:	429c      	cmp	r4, r3
 80095dc:	d101      	bne.n	80095e2 <__swbuf_r+0x7a>
 80095de:	68ac      	ldr	r4, [r5, #8]
 80095e0:	e7cf      	b.n	8009582 <__swbuf_r+0x1a>
 80095e2:	4b09      	ldr	r3, [pc, #36]	; (8009608 <__swbuf_r+0xa0>)
 80095e4:	429c      	cmp	r4, r3
 80095e6:	bf08      	it	eq
 80095e8:	68ec      	ldreq	r4, [r5, #12]
 80095ea:	e7ca      	b.n	8009582 <__swbuf_r+0x1a>
 80095ec:	4621      	mov	r1, r4
 80095ee:	4628      	mov	r0, r5
 80095f0:	f000 f80c 	bl	800960c <__swsetup_r>
 80095f4:	2800      	cmp	r0, #0
 80095f6:	d0cb      	beq.n	8009590 <__swbuf_r+0x28>
 80095f8:	f04f 37ff 	mov.w	r7, #4294967295
 80095fc:	e7ea      	b.n	80095d4 <__swbuf_r+0x6c>
 80095fe:	bf00      	nop
 8009600:	0800a234 	.word	0x0800a234
 8009604:	0800a254 	.word	0x0800a254
 8009608:	0800a214 	.word	0x0800a214

0800960c <__swsetup_r>:
 800960c:	4b32      	ldr	r3, [pc, #200]	; (80096d8 <__swsetup_r+0xcc>)
 800960e:	b570      	push	{r4, r5, r6, lr}
 8009610:	681d      	ldr	r5, [r3, #0]
 8009612:	4606      	mov	r6, r0
 8009614:	460c      	mov	r4, r1
 8009616:	b125      	cbz	r5, 8009622 <__swsetup_r+0x16>
 8009618:	69ab      	ldr	r3, [r5, #24]
 800961a:	b913      	cbnz	r3, 8009622 <__swsetup_r+0x16>
 800961c:	4628      	mov	r0, r5
 800961e:	f000 f985 	bl	800992c <__sinit>
 8009622:	4b2e      	ldr	r3, [pc, #184]	; (80096dc <__swsetup_r+0xd0>)
 8009624:	429c      	cmp	r4, r3
 8009626:	d10f      	bne.n	8009648 <__swsetup_r+0x3c>
 8009628:	686c      	ldr	r4, [r5, #4]
 800962a:	89a3      	ldrh	r3, [r4, #12]
 800962c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009630:	0719      	lsls	r1, r3, #28
 8009632:	d42c      	bmi.n	800968e <__swsetup_r+0x82>
 8009634:	06dd      	lsls	r5, r3, #27
 8009636:	d411      	bmi.n	800965c <__swsetup_r+0x50>
 8009638:	2309      	movs	r3, #9
 800963a:	6033      	str	r3, [r6, #0]
 800963c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009640:	81a3      	strh	r3, [r4, #12]
 8009642:	f04f 30ff 	mov.w	r0, #4294967295
 8009646:	e03e      	b.n	80096c6 <__swsetup_r+0xba>
 8009648:	4b25      	ldr	r3, [pc, #148]	; (80096e0 <__swsetup_r+0xd4>)
 800964a:	429c      	cmp	r4, r3
 800964c:	d101      	bne.n	8009652 <__swsetup_r+0x46>
 800964e:	68ac      	ldr	r4, [r5, #8]
 8009650:	e7eb      	b.n	800962a <__swsetup_r+0x1e>
 8009652:	4b24      	ldr	r3, [pc, #144]	; (80096e4 <__swsetup_r+0xd8>)
 8009654:	429c      	cmp	r4, r3
 8009656:	bf08      	it	eq
 8009658:	68ec      	ldreq	r4, [r5, #12]
 800965a:	e7e6      	b.n	800962a <__swsetup_r+0x1e>
 800965c:	0758      	lsls	r0, r3, #29
 800965e:	d512      	bpl.n	8009686 <__swsetup_r+0x7a>
 8009660:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009662:	b141      	cbz	r1, 8009676 <__swsetup_r+0x6a>
 8009664:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009668:	4299      	cmp	r1, r3
 800966a:	d002      	beq.n	8009672 <__swsetup_r+0x66>
 800966c:	4630      	mov	r0, r6
 800966e:	f7ff fb25 	bl	8008cbc <_free_r>
 8009672:	2300      	movs	r3, #0
 8009674:	6363      	str	r3, [r4, #52]	; 0x34
 8009676:	89a3      	ldrh	r3, [r4, #12]
 8009678:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800967c:	81a3      	strh	r3, [r4, #12]
 800967e:	2300      	movs	r3, #0
 8009680:	6063      	str	r3, [r4, #4]
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	f043 0308 	orr.w	r3, r3, #8
 800968c:	81a3      	strh	r3, [r4, #12]
 800968e:	6923      	ldr	r3, [r4, #16]
 8009690:	b94b      	cbnz	r3, 80096a6 <__swsetup_r+0x9a>
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009698:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800969c:	d003      	beq.n	80096a6 <__swsetup_r+0x9a>
 800969e:	4621      	mov	r1, r4
 80096a0:	4630      	mov	r0, r6
 80096a2:	f000 fa09 	bl	8009ab8 <__smakebuf_r>
 80096a6:	89a0      	ldrh	r0, [r4, #12]
 80096a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096ac:	f010 0301 	ands.w	r3, r0, #1
 80096b0:	d00a      	beq.n	80096c8 <__swsetup_r+0xbc>
 80096b2:	2300      	movs	r3, #0
 80096b4:	60a3      	str	r3, [r4, #8]
 80096b6:	6963      	ldr	r3, [r4, #20]
 80096b8:	425b      	negs	r3, r3
 80096ba:	61a3      	str	r3, [r4, #24]
 80096bc:	6923      	ldr	r3, [r4, #16]
 80096be:	b943      	cbnz	r3, 80096d2 <__swsetup_r+0xc6>
 80096c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80096c4:	d1ba      	bne.n	800963c <__swsetup_r+0x30>
 80096c6:	bd70      	pop	{r4, r5, r6, pc}
 80096c8:	0781      	lsls	r1, r0, #30
 80096ca:	bf58      	it	pl
 80096cc:	6963      	ldrpl	r3, [r4, #20]
 80096ce:	60a3      	str	r3, [r4, #8]
 80096d0:	e7f4      	b.n	80096bc <__swsetup_r+0xb0>
 80096d2:	2000      	movs	r0, #0
 80096d4:	e7f7      	b.n	80096c6 <__swsetup_r+0xba>
 80096d6:	bf00      	nop
 80096d8:	2000000c 	.word	0x2000000c
 80096dc:	0800a234 	.word	0x0800a234
 80096e0:	0800a254 	.word	0x0800a254
 80096e4:	0800a214 	.word	0x0800a214

080096e8 <abort>:
 80096e8:	b508      	push	{r3, lr}
 80096ea:	2006      	movs	r0, #6
 80096ec:	f000 fa54 	bl	8009b98 <raise>
 80096f0:	2001      	movs	r0, #1
 80096f2:	f7f8 f82b 	bl	800174c <_exit>
	...

080096f8 <__sflush_r>:
 80096f8:	898a      	ldrh	r2, [r1, #12]
 80096fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096fe:	4605      	mov	r5, r0
 8009700:	0710      	lsls	r0, r2, #28
 8009702:	460c      	mov	r4, r1
 8009704:	d458      	bmi.n	80097b8 <__sflush_r+0xc0>
 8009706:	684b      	ldr	r3, [r1, #4]
 8009708:	2b00      	cmp	r3, #0
 800970a:	dc05      	bgt.n	8009718 <__sflush_r+0x20>
 800970c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800970e:	2b00      	cmp	r3, #0
 8009710:	dc02      	bgt.n	8009718 <__sflush_r+0x20>
 8009712:	2000      	movs	r0, #0
 8009714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009718:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800971a:	2e00      	cmp	r6, #0
 800971c:	d0f9      	beq.n	8009712 <__sflush_r+0x1a>
 800971e:	2300      	movs	r3, #0
 8009720:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009724:	682f      	ldr	r7, [r5, #0]
 8009726:	602b      	str	r3, [r5, #0]
 8009728:	d032      	beq.n	8009790 <__sflush_r+0x98>
 800972a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	075a      	lsls	r2, r3, #29
 8009730:	d505      	bpl.n	800973e <__sflush_r+0x46>
 8009732:	6863      	ldr	r3, [r4, #4]
 8009734:	1ac0      	subs	r0, r0, r3
 8009736:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009738:	b10b      	cbz	r3, 800973e <__sflush_r+0x46>
 800973a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800973c:	1ac0      	subs	r0, r0, r3
 800973e:	2300      	movs	r3, #0
 8009740:	4602      	mov	r2, r0
 8009742:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009744:	6a21      	ldr	r1, [r4, #32]
 8009746:	4628      	mov	r0, r5
 8009748:	47b0      	blx	r6
 800974a:	1c43      	adds	r3, r0, #1
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	d106      	bne.n	800975e <__sflush_r+0x66>
 8009750:	6829      	ldr	r1, [r5, #0]
 8009752:	291d      	cmp	r1, #29
 8009754:	d82c      	bhi.n	80097b0 <__sflush_r+0xb8>
 8009756:	4a2a      	ldr	r2, [pc, #168]	; (8009800 <__sflush_r+0x108>)
 8009758:	40ca      	lsrs	r2, r1
 800975a:	07d6      	lsls	r6, r2, #31
 800975c:	d528      	bpl.n	80097b0 <__sflush_r+0xb8>
 800975e:	2200      	movs	r2, #0
 8009760:	6062      	str	r2, [r4, #4]
 8009762:	04d9      	lsls	r1, r3, #19
 8009764:	6922      	ldr	r2, [r4, #16]
 8009766:	6022      	str	r2, [r4, #0]
 8009768:	d504      	bpl.n	8009774 <__sflush_r+0x7c>
 800976a:	1c42      	adds	r2, r0, #1
 800976c:	d101      	bne.n	8009772 <__sflush_r+0x7a>
 800976e:	682b      	ldr	r3, [r5, #0]
 8009770:	b903      	cbnz	r3, 8009774 <__sflush_r+0x7c>
 8009772:	6560      	str	r0, [r4, #84]	; 0x54
 8009774:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009776:	602f      	str	r7, [r5, #0]
 8009778:	2900      	cmp	r1, #0
 800977a:	d0ca      	beq.n	8009712 <__sflush_r+0x1a>
 800977c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009780:	4299      	cmp	r1, r3
 8009782:	d002      	beq.n	800978a <__sflush_r+0x92>
 8009784:	4628      	mov	r0, r5
 8009786:	f7ff fa99 	bl	8008cbc <_free_r>
 800978a:	2000      	movs	r0, #0
 800978c:	6360      	str	r0, [r4, #52]	; 0x34
 800978e:	e7c1      	b.n	8009714 <__sflush_r+0x1c>
 8009790:	6a21      	ldr	r1, [r4, #32]
 8009792:	2301      	movs	r3, #1
 8009794:	4628      	mov	r0, r5
 8009796:	47b0      	blx	r6
 8009798:	1c41      	adds	r1, r0, #1
 800979a:	d1c7      	bne.n	800972c <__sflush_r+0x34>
 800979c:	682b      	ldr	r3, [r5, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d0c4      	beq.n	800972c <__sflush_r+0x34>
 80097a2:	2b1d      	cmp	r3, #29
 80097a4:	d001      	beq.n	80097aa <__sflush_r+0xb2>
 80097a6:	2b16      	cmp	r3, #22
 80097a8:	d101      	bne.n	80097ae <__sflush_r+0xb6>
 80097aa:	602f      	str	r7, [r5, #0]
 80097ac:	e7b1      	b.n	8009712 <__sflush_r+0x1a>
 80097ae:	89a3      	ldrh	r3, [r4, #12]
 80097b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097b4:	81a3      	strh	r3, [r4, #12]
 80097b6:	e7ad      	b.n	8009714 <__sflush_r+0x1c>
 80097b8:	690f      	ldr	r7, [r1, #16]
 80097ba:	2f00      	cmp	r7, #0
 80097bc:	d0a9      	beq.n	8009712 <__sflush_r+0x1a>
 80097be:	0793      	lsls	r3, r2, #30
 80097c0:	680e      	ldr	r6, [r1, #0]
 80097c2:	bf08      	it	eq
 80097c4:	694b      	ldreq	r3, [r1, #20]
 80097c6:	600f      	str	r7, [r1, #0]
 80097c8:	bf18      	it	ne
 80097ca:	2300      	movne	r3, #0
 80097cc:	eba6 0807 	sub.w	r8, r6, r7
 80097d0:	608b      	str	r3, [r1, #8]
 80097d2:	f1b8 0f00 	cmp.w	r8, #0
 80097d6:	dd9c      	ble.n	8009712 <__sflush_r+0x1a>
 80097d8:	6a21      	ldr	r1, [r4, #32]
 80097da:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80097dc:	4643      	mov	r3, r8
 80097de:	463a      	mov	r2, r7
 80097e0:	4628      	mov	r0, r5
 80097e2:	47b0      	blx	r6
 80097e4:	2800      	cmp	r0, #0
 80097e6:	dc06      	bgt.n	80097f6 <__sflush_r+0xfe>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ee:	81a3      	strh	r3, [r4, #12]
 80097f0:	f04f 30ff 	mov.w	r0, #4294967295
 80097f4:	e78e      	b.n	8009714 <__sflush_r+0x1c>
 80097f6:	4407      	add	r7, r0
 80097f8:	eba8 0800 	sub.w	r8, r8, r0
 80097fc:	e7e9      	b.n	80097d2 <__sflush_r+0xda>
 80097fe:	bf00      	nop
 8009800:	20400001 	.word	0x20400001

08009804 <_fflush_r>:
 8009804:	b538      	push	{r3, r4, r5, lr}
 8009806:	690b      	ldr	r3, [r1, #16]
 8009808:	4605      	mov	r5, r0
 800980a:	460c      	mov	r4, r1
 800980c:	b913      	cbnz	r3, 8009814 <_fflush_r+0x10>
 800980e:	2500      	movs	r5, #0
 8009810:	4628      	mov	r0, r5
 8009812:	bd38      	pop	{r3, r4, r5, pc}
 8009814:	b118      	cbz	r0, 800981e <_fflush_r+0x1a>
 8009816:	6983      	ldr	r3, [r0, #24]
 8009818:	b90b      	cbnz	r3, 800981e <_fflush_r+0x1a>
 800981a:	f000 f887 	bl	800992c <__sinit>
 800981e:	4b14      	ldr	r3, [pc, #80]	; (8009870 <_fflush_r+0x6c>)
 8009820:	429c      	cmp	r4, r3
 8009822:	d11b      	bne.n	800985c <_fflush_r+0x58>
 8009824:	686c      	ldr	r4, [r5, #4]
 8009826:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d0ef      	beq.n	800980e <_fflush_r+0xa>
 800982e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009830:	07d0      	lsls	r0, r2, #31
 8009832:	d404      	bmi.n	800983e <_fflush_r+0x3a>
 8009834:	0599      	lsls	r1, r3, #22
 8009836:	d402      	bmi.n	800983e <_fflush_r+0x3a>
 8009838:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800983a:	f000 f915 	bl	8009a68 <__retarget_lock_acquire_recursive>
 800983e:	4628      	mov	r0, r5
 8009840:	4621      	mov	r1, r4
 8009842:	f7ff ff59 	bl	80096f8 <__sflush_r>
 8009846:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009848:	07da      	lsls	r2, r3, #31
 800984a:	4605      	mov	r5, r0
 800984c:	d4e0      	bmi.n	8009810 <_fflush_r+0xc>
 800984e:	89a3      	ldrh	r3, [r4, #12]
 8009850:	059b      	lsls	r3, r3, #22
 8009852:	d4dd      	bmi.n	8009810 <_fflush_r+0xc>
 8009854:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009856:	f000 f908 	bl	8009a6a <__retarget_lock_release_recursive>
 800985a:	e7d9      	b.n	8009810 <_fflush_r+0xc>
 800985c:	4b05      	ldr	r3, [pc, #20]	; (8009874 <_fflush_r+0x70>)
 800985e:	429c      	cmp	r4, r3
 8009860:	d101      	bne.n	8009866 <_fflush_r+0x62>
 8009862:	68ac      	ldr	r4, [r5, #8]
 8009864:	e7df      	b.n	8009826 <_fflush_r+0x22>
 8009866:	4b04      	ldr	r3, [pc, #16]	; (8009878 <_fflush_r+0x74>)
 8009868:	429c      	cmp	r4, r3
 800986a:	bf08      	it	eq
 800986c:	68ec      	ldreq	r4, [r5, #12]
 800986e:	e7da      	b.n	8009826 <_fflush_r+0x22>
 8009870:	0800a234 	.word	0x0800a234
 8009874:	0800a254 	.word	0x0800a254
 8009878:	0800a214 	.word	0x0800a214

0800987c <std>:
 800987c:	2300      	movs	r3, #0
 800987e:	b510      	push	{r4, lr}
 8009880:	4604      	mov	r4, r0
 8009882:	e9c0 3300 	strd	r3, r3, [r0]
 8009886:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800988a:	6083      	str	r3, [r0, #8]
 800988c:	8181      	strh	r1, [r0, #12]
 800988e:	6643      	str	r3, [r0, #100]	; 0x64
 8009890:	81c2      	strh	r2, [r0, #14]
 8009892:	6183      	str	r3, [r0, #24]
 8009894:	4619      	mov	r1, r3
 8009896:	2208      	movs	r2, #8
 8009898:	305c      	adds	r0, #92	; 0x5c
 800989a:	f7fb fdcb 	bl	8005434 <memset>
 800989e:	4b05      	ldr	r3, [pc, #20]	; (80098b4 <std+0x38>)
 80098a0:	6263      	str	r3, [r4, #36]	; 0x24
 80098a2:	4b05      	ldr	r3, [pc, #20]	; (80098b8 <std+0x3c>)
 80098a4:	62a3      	str	r3, [r4, #40]	; 0x28
 80098a6:	4b05      	ldr	r3, [pc, #20]	; (80098bc <std+0x40>)
 80098a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098aa:	4b05      	ldr	r3, [pc, #20]	; (80098c0 <std+0x44>)
 80098ac:	6224      	str	r4, [r4, #32]
 80098ae:	6323      	str	r3, [r4, #48]	; 0x30
 80098b0:	bd10      	pop	{r4, pc}
 80098b2:	bf00      	nop
 80098b4:	08009bd1 	.word	0x08009bd1
 80098b8:	08009bf3 	.word	0x08009bf3
 80098bc:	08009c2b 	.word	0x08009c2b
 80098c0:	08009c4f 	.word	0x08009c4f

080098c4 <_cleanup_r>:
 80098c4:	4901      	ldr	r1, [pc, #4]	; (80098cc <_cleanup_r+0x8>)
 80098c6:	f000 b8af 	b.w	8009a28 <_fwalk_reent>
 80098ca:	bf00      	nop
 80098cc:	08009805 	.word	0x08009805

080098d0 <__sfmoreglue>:
 80098d0:	b570      	push	{r4, r5, r6, lr}
 80098d2:	2268      	movs	r2, #104	; 0x68
 80098d4:	1e4d      	subs	r5, r1, #1
 80098d6:	4355      	muls	r5, r2
 80098d8:	460e      	mov	r6, r1
 80098da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80098de:	f7ff fa59 	bl	8008d94 <_malloc_r>
 80098e2:	4604      	mov	r4, r0
 80098e4:	b140      	cbz	r0, 80098f8 <__sfmoreglue+0x28>
 80098e6:	2100      	movs	r1, #0
 80098e8:	e9c0 1600 	strd	r1, r6, [r0]
 80098ec:	300c      	adds	r0, #12
 80098ee:	60a0      	str	r0, [r4, #8]
 80098f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80098f4:	f7fb fd9e 	bl	8005434 <memset>
 80098f8:	4620      	mov	r0, r4
 80098fa:	bd70      	pop	{r4, r5, r6, pc}

080098fc <__sfp_lock_acquire>:
 80098fc:	4801      	ldr	r0, [pc, #4]	; (8009904 <__sfp_lock_acquire+0x8>)
 80098fe:	f000 b8b3 	b.w	8009a68 <__retarget_lock_acquire_recursive>
 8009902:	bf00      	nop
 8009904:	2000037d 	.word	0x2000037d

08009908 <__sfp_lock_release>:
 8009908:	4801      	ldr	r0, [pc, #4]	; (8009910 <__sfp_lock_release+0x8>)
 800990a:	f000 b8ae 	b.w	8009a6a <__retarget_lock_release_recursive>
 800990e:	bf00      	nop
 8009910:	2000037d 	.word	0x2000037d

08009914 <__sinit_lock_acquire>:
 8009914:	4801      	ldr	r0, [pc, #4]	; (800991c <__sinit_lock_acquire+0x8>)
 8009916:	f000 b8a7 	b.w	8009a68 <__retarget_lock_acquire_recursive>
 800991a:	bf00      	nop
 800991c:	2000037e 	.word	0x2000037e

08009920 <__sinit_lock_release>:
 8009920:	4801      	ldr	r0, [pc, #4]	; (8009928 <__sinit_lock_release+0x8>)
 8009922:	f000 b8a2 	b.w	8009a6a <__retarget_lock_release_recursive>
 8009926:	bf00      	nop
 8009928:	2000037e 	.word	0x2000037e

0800992c <__sinit>:
 800992c:	b510      	push	{r4, lr}
 800992e:	4604      	mov	r4, r0
 8009930:	f7ff fff0 	bl	8009914 <__sinit_lock_acquire>
 8009934:	69a3      	ldr	r3, [r4, #24]
 8009936:	b11b      	cbz	r3, 8009940 <__sinit+0x14>
 8009938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800993c:	f7ff bff0 	b.w	8009920 <__sinit_lock_release>
 8009940:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009944:	6523      	str	r3, [r4, #80]	; 0x50
 8009946:	4b13      	ldr	r3, [pc, #76]	; (8009994 <__sinit+0x68>)
 8009948:	4a13      	ldr	r2, [pc, #76]	; (8009998 <__sinit+0x6c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	62a2      	str	r2, [r4, #40]	; 0x28
 800994e:	42a3      	cmp	r3, r4
 8009950:	bf04      	itt	eq
 8009952:	2301      	moveq	r3, #1
 8009954:	61a3      	streq	r3, [r4, #24]
 8009956:	4620      	mov	r0, r4
 8009958:	f000 f820 	bl	800999c <__sfp>
 800995c:	6060      	str	r0, [r4, #4]
 800995e:	4620      	mov	r0, r4
 8009960:	f000 f81c 	bl	800999c <__sfp>
 8009964:	60a0      	str	r0, [r4, #8]
 8009966:	4620      	mov	r0, r4
 8009968:	f000 f818 	bl	800999c <__sfp>
 800996c:	2200      	movs	r2, #0
 800996e:	60e0      	str	r0, [r4, #12]
 8009970:	2104      	movs	r1, #4
 8009972:	6860      	ldr	r0, [r4, #4]
 8009974:	f7ff ff82 	bl	800987c <std>
 8009978:	68a0      	ldr	r0, [r4, #8]
 800997a:	2201      	movs	r2, #1
 800997c:	2109      	movs	r1, #9
 800997e:	f7ff ff7d 	bl	800987c <std>
 8009982:	68e0      	ldr	r0, [r4, #12]
 8009984:	2202      	movs	r2, #2
 8009986:	2112      	movs	r1, #18
 8009988:	f7ff ff78 	bl	800987c <std>
 800998c:	2301      	movs	r3, #1
 800998e:	61a3      	str	r3, [r4, #24]
 8009990:	e7d2      	b.n	8009938 <__sinit+0xc>
 8009992:	bf00      	nop
 8009994:	08009dcc 	.word	0x08009dcc
 8009998:	080098c5 	.word	0x080098c5

0800999c <__sfp>:
 800999c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800999e:	4607      	mov	r7, r0
 80099a0:	f7ff ffac 	bl	80098fc <__sfp_lock_acquire>
 80099a4:	4b1e      	ldr	r3, [pc, #120]	; (8009a20 <__sfp+0x84>)
 80099a6:	681e      	ldr	r6, [r3, #0]
 80099a8:	69b3      	ldr	r3, [r6, #24]
 80099aa:	b913      	cbnz	r3, 80099b2 <__sfp+0x16>
 80099ac:	4630      	mov	r0, r6
 80099ae:	f7ff ffbd 	bl	800992c <__sinit>
 80099b2:	3648      	adds	r6, #72	; 0x48
 80099b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80099b8:	3b01      	subs	r3, #1
 80099ba:	d503      	bpl.n	80099c4 <__sfp+0x28>
 80099bc:	6833      	ldr	r3, [r6, #0]
 80099be:	b30b      	cbz	r3, 8009a04 <__sfp+0x68>
 80099c0:	6836      	ldr	r6, [r6, #0]
 80099c2:	e7f7      	b.n	80099b4 <__sfp+0x18>
 80099c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80099c8:	b9d5      	cbnz	r5, 8009a00 <__sfp+0x64>
 80099ca:	4b16      	ldr	r3, [pc, #88]	; (8009a24 <__sfp+0x88>)
 80099cc:	60e3      	str	r3, [r4, #12]
 80099ce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80099d2:	6665      	str	r5, [r4, #100]	; 0x64
 80099d4:	f000 f847 	bl	8009a66 <__retarget_lock_init_recursive>
 80099d8:	f7ff ff96 	bl	8009908 <__sfp_lock_release>
 80099dc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80099e0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80099e4:	6025      	str	r5, [r4, #0]
 80099e6:	61a5      	str	r5, [r4, #24]
 80099e8:	2208      	movs	r2, #8
 80099ea:	4629      	mov	r1, r5
 80099ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80099f0:	f7fb fd20 	bl	8005434 <memset>
 80099f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80099f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80099fc:	4620      	mov	r0, r4
 80099fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a00:	3468      	adds	r4, #104	; 0x68
 8009a02:	e7d9      	b.n	80099b8 <__sfp+0x1c>
 8009a04:	2104      	movs	r1, #4
 8009a06:	4638      	mov	r0, r7
 8009a08:	f7ff ff62 	bl	80098d0 <__sfmoreglue>
 8009a0c:	4604      	mov	r4, r0
 8009a0e:	6030      	str	r0, [r6, #0]
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d1d5      	bne.n	80099c0 <__sfp+0x24>
 8009a14:	f7ff ff78 	bl	8009908 <__sfp_lock_release>
 8009a18:	230c      	movs	r3, #12
 8009a1a:	603b      	str	r3, [r7, #0]
 8009a1c:	e7ee      	b.n	80099fc <__sfp+0x60>
 8009a1e:	bf00      	nop
 8009a20:	08009dcc 	.word	0x08009dcc
 8009a24:	ffff0001 	.word	0xffff0001

08009a28 <_fwalk_reent>:
 8009a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a2c:	4606      	mov	r6, r0
 8009a2e:	4688      	mov	r8, r1
 8009a30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009a34:	2700      	movs	r7, #0
 8009a36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a3a:	f1b9 0901 	subs.w	r9, r9, #1
 8009a3e:	d505      	bpl.n	8009a4c <_fwalk_reent+0x24>
 8009a40:	6824      	ldr	r4, [r4, #0]
 8009a42:	2c00      	cmp	r4, #0
 8009a44:	d1f7      	bne.n	8009a36 <_fwalk_reent+0xe>
 8009a46:	4638      	mov	r0, r7
 8009a48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a4c:	89ab      	ldrh	r3, [r5, #12]
 8009a4e:	2b01      	cmp	r3, #1
 8009a50:	d907      	bls.n	8009a62 <_fwalk_reent+0x3a>
 8009a52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a56:	3301      	adds	r3, #1
 8009a58:	d003      	beq.n	8009a62 <_fwalk_reent+0x3a>
 8009a5a:	4629      	mov	r1, r5
 8009a5c:	4630      	mov	r0, r6
 8009a5e:	47c0      	blx	r8
 8009a60:	4307      	orrs	r7, r0
 8009a62:	3568      	adds	r5, #104	; 0x68
 8009a64:	e7e9      	b.n	8009a3a <_fwalk_reent+0x12>

08009a66 <__retarget_lock_init_recursive>:
 8009a66:	4770      	bx	lr

08009a68 <__retarget_lock_acquire_recursive>:
 8009a68:	4770      	bx	lr

08009a6a <__retarget_lock_release_recursive>:
 8009a6a:	4770      	bx	lr

08009a6c <__swhatbuf_r>:
 8009a6c:	b570      	push	{r4, r5, r6, lr}
 8009a6e:	460e      	mov	r6, r1
 8009a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a74:	2900      	cmp	r1, #0
 8009a76:	b096      	sub	sp, #88	; 0x58
 8009a78:	4614      	mov	r4, r2
 8009a7a:	461d      	mov	r5, r3
 8009a7c:	da08      	bge.n	8009a90 <__swhatbuf_r+0x24>
 8009a7e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009a82:	2200      	movs	r2, #0
 8009a84:	602a      	str	r2, [r5, #0]
 8009a86:	061a      	lsls	r2, r3, #24
 8009a88:	d410      	bmi.n	8009aac <__swhatbuf_r+0x40>
 8009a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a8e:	e00e      	b.n	8009aae <__swhatbuf_r+0x42>
 8009a90:	466a      	mov	r2, sp
 8009a92:	f000 f903 	bl	8009c9c <_fstat_r>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	dbf1      	blt.n	8009a7e <__swhatbuf_r+0x12>
 8009a9a:	9a01      	ldr	r2, [sp, #4]
 8009a9c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009aa0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009aa4:	425a      	negs	r2, r3
 8009aa6:	415a      	adcs	r2, r3
 8009aa8:	602a      	str	r2, [r5, #0]
 8009aaa:	e7ee      	b.n	8009a8a <__swhatbuf_r+0x1e>
 8009aac:	2340      	movs	r3, #64	; 0x40
 8009aae:	2000      	movs	r0, #0
 8009ab0:	6023      	str	r3, [r4, #0]
 8009ab2:	b016      	add	sp, #88	; 0x58
 8009ab4:	bd70      	pop	{r4, r5, r6, pc}
	...

08009ab8 <__smakebuf_r>:
 8009ab8:	898b      	ldrh	r3, [r1, #12]
 8009aba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009abc:	079d      	lsls	r5, r3, #30
 8009abe:	4606      	mov	r6, r0
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	d507      	bpl.n	8009ad4 <__smakebuf_r+0x1c>
 8009ac4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ac8:	6023      	str	r3, [r4, #0]
 8009aca:	6123      	str	r3, [r4, #16]
 8009acc:	2301      	movs	r3, #1
 8009ace:	6163      	str	r3, [r4, #20]
 8009ad0:	b002      	add	sp, #8
 8009ad2:	bd70      	pop	{r4, r5, r6, pc}
 8009ad4:	ab01      	add	r3, sp, #4
 8009ad6:	466a      	mov	r2, sp
 8009ad8:	f7ff ffc8 	bl	8009a6c <__swhatbuf_r>
 8009adc:	9900      	ldr	r1, [sp, #0]
 8009ade:	4605      	mov	r5, r0
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f7ff f957 	bl	8008d94 <_malloc_r>
 8009ae6:	b948      	cbnz	r0, 8009afc <__smakebuf_r+0x44>
 8009ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aec:	059a      	lsls	r2, r3, #22
 8009aee:	d4ef      	bmi.n	8009ad0 <__smakebuf_r+0x18>
 8009af0:	f023 0303 	bic.w	r3, r3, #3
 8009af4:	f043 0302 	orr.w	r3, r3, #2
 8009af8:	81a3      	strh	r3, [r4, #12]
 8009afa:	e7e3      	b.n	8009ac4 <__smakebuf_r+0xc>
 8009afc:	4b0d      	ldr	r3, [pc, #52]	; (8009b34 <__smakebuf_r+0x7c>)
 8009afe:	62b3      	str	r3, [r6, #40]	; 0x28
 8009b00:	89a3      	ldrh	r3, [r4, #12]
 8009b02:	6020      	str	r0, [r4, #0]
 8009b04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b08:	81a3      	strh	r3, [r4, #12]
 8009b0a:	9b00      	ldr	r3, [sp, #0]
 8009b0c:	6163      	str	r3, [r4, #20]
 8009b0e:	9b01      	ldr	r3, [sp, #4]
 8009b10:	6120      	str	r0, [r4, #16]
 8009b12:	b15b      	cbz	r3, 8009b2c <__smakebuf_r+0x74>
 8009b14:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b18:	4630      	mov	r0, r6
 8009b1a:	f000 f8d1 	bl	8009cc0 <_isatty_r>
 8009b1e:	b128      	cbz	r0, 8009b2c <__smakebuf_r+0x74>
 8009b20:	89a3      	ldrh	r3, [r4, #12]
 8009b22:	f023 0303 	bic.w	r3, r3, #3
 8009b26:	f043 0301 	orr.w	r3, r3, #1
 8009b2a:	81a3      	strh	r3, [r4, #12]
 8009b2c:	89a0      	ldrh	r0, [r4, #12]
 8009b2e:	4305      	orrs	r5, r0
 8009b30:	81a5      	strh	r5, [r4, #12]
 8009b32:	e7cd      	b.n	8009ad0 <__smakebuf_r+0x18>
 8009b34:	080098c5 	.word	0x080098c5

08009b38 <_malloc_usable_size_r>:
 8009b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b3c:	1f18      	subs	r0, r3, #4
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	bfbc      	itt	lt
 8009b42:	580b      	ldrlt	r3, [r1, r0]
 8009b44:	18c0      	addlt	r0, r0, r3
 8009b46:	4770      	bx	lr

08009b48 <_raise_r>:
 8009b48:	291f      	cmp	r1, #31
 8009b4a:	b538      	push	{r3, r4, r5, lr}
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	460d      	mov	r5, r1
 8009b50:	d904      	bls.n	8009b5c <_raise_r+0x14>
 8009b52:	2316      	movs	r3, #22
 8009b54:	6003      	str	r3, [r0, #0]
 8009b56:	f04f 30ff 	mov.w	r0, #4294967295
 8009b5a:	bd38      	pop	{r3, r4, r5, pc}
 8009b5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009b5e:	b112      	cbz	r2, 8009b66 <_raise_r+0x1e>
 8009b60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b64:	b94b      	cbnz	r3, 8009b7a <_raise_r+0x32>
 8009b66:	4620      	mov	r0, r4
 8009b68:	f000 f830 	bl	8009bcc <_getpid_r>
 8009b6c:	462a      	mov	r2, r5
 8009b6e:	4601      	mov	r1, r0
 8009b70:	4620      	mov	r0, r4
 8009b72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b76:	f000 b817 	b.w	8009ba8 <_kill_r>
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d00a      	beq.n	8009b94 <_raise_r+0x4c>
 8009b7e:	1c59      	adds	r1, r3, #1
 8009b80:	d103      	bne.n	8009b8a <_raise_r+0x42>
 8009b82:	2316      	movs	r3, #22
 8009b84:	6003      	str	r3, [r0, #0]
 8009b86:	2001      	movs	r0, #1
 8009b88:	e7e7      	b.n	8009b5a <_raise_r+0x12>
 8009b8a:	2400      	movs	r4, #0
 8009b8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009b90:	4628      	mov	r0, r5
 8009b92:	4798      	blx	r3
 8009b94:	2000      	movs	r0, #0
 8009b96:	e7e0      	b.n	8009b5a <_raise_r+0x12>

08009b98 <raise>:
 8009b98:	4b02      	ldr	r3, [pc, #8]	; (8009ba4 <raise+0xc>)
 8009b9a:	4601      	mov	r1, r0
 8009b9c:	6818      	ldr	r0, [r3, #0]
 8009b9e:	f7ff bfd3 	b.w	8009b48 <_raise_r>
 8009ba2:	bf00      	nop
 8009ba4:	2000000c 	.word	0x2000000c

08009ba8 <_kill_r>:
 8009ba8:	b538      	push	{r3, r4, r5, lr}
 8009baa:	4d07      	ldr	r5, [pc, #28]	; (8009bc8 <_kill_r+0x20>)
 8009bac:	2300      	movs	r3, #0
 8009bae:	4604      	mov	r4, r0
 8009bb0:	4608      	mov	r0, r1
 8009bb2:	4611      	mov	r1, r2
 8009bb4:	602b      	str	r3, [r5, #0]
 8009bb6:	f7f7 fdb9 	bl	800172c <_kill>
 8009bba:	1c43      	adds	r3, r0, #1
 8009bbc:	d102      	bne.n	8009bc4 <_kill_r+0x1c>
 8009bbe:	682b      	ldr	r3, [r5, #0]
 8009bc0:	b103      	cbz	r3, 8009bc4 <_kill_r+0x1c>
 8009bc2:	6023      	str	r3, [r4, #0]
 8009bc4:	bd38      	pop	{r3, r4, r5, pc}
 8009bc6:	bf00      	nop
 8009bc8:	20000378 	.word	0x20000378

08009bcc <_getpid_r>:
 8009bcc:	f7f7 bda6 	b.w	800171c <_getpid>

08009bd0 <__sread>:
 8009bd0:	b510      	push	{r4, lr}
 8009bd2:	460c      	mov	r4, r1
 8009bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bd8:	f000 f894 	bl	8009d04 <_read_r>
 8009bdc:	2800      	cmp	r0, #0
 8009bde:	bfab      	itete	ge
 8009be0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009be2:	89a3      	ldrhlt	r3, [r4, #12]
 8009be4:	181b      	addge	r3, r3, r0
 8009be6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009bea:	bfac      	ite	ge
 8009bec:	6563      	strge	r3, [r4, #84]	; 0x54
 8009bee:	81a3      	strhlt	r3, [r4, #12]
 8009bf0:	bd10      	pop	{r4, pc}

08009bf2 <__swrite>:
 8009bf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009bf6:	461f      	mov	r7, r3
 8009bf8:	898b      	ldrh	r3, [r1, #12]
 8009bfa:	05db      	lsls	r3, r3, #23
 8009bfc:	4605      	mov	r5, r0
 8009bfe:	460c      	mov	r4, r1
 8009c00:	4616      	mov	r6, r2
 8009c02:	d505      	bpl.n	8009c10 <__swrite+0x1e>
 8009c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c08:	2302      	movs	r3, #2
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	f000 f868 	bl	8009ce0 <_lseek_r>
 8009c10:	89a3      	ldrh	r3, [r4, #12]
 8009c12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c1a:	81a3      	strh	r3, [r4, #12]
 8009c1c:	4632      	mov	r2, r6
 8009c1e:	463b      	mov	r3, r7
 8009c20:	4628      	mov	r0, r5
 8009c22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009c26:	f000 b817 	b.w	8009c58 <_write_r>

08009c2a <__sseek>:
 8009c2a:	b510      	push	{r4, lr}
 8009c2c:	460c      	mov	r4, r1
 8009c2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c32:	f000 f855 	bl	8009ce0 <_lseek_r>
 8009c36:	1c43      	adds	r3, r0, #1
 8009c38:	89a3      	ldrh	r3, [r4, #12]
 8009c3a:	bf15      	itete	ne
 8009c3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009c3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009c42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009c46:	81a3      	strheq	r3, [r4, #12]
 8009c48:	bf18      	it	ne
 8009c4a:	81a3      	strhne	r3, [r4, #12]
 8009c4c:	bd10      	pop	{r4, pc}

08009c4e <__sclose>:
 8009c4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c52:	f000 b813 	b.w	8009c7c <_close_r>
	...

08009c58 <_write_r>:
 8009c58:	b538      	push	{r3, r4, r5, lr}
 8009c5a:	4d07      	ldr	r5, [pc, #28]	; (8009c78 <_write_r+0x20>)
 8009c5c:	4604      	mov	r4, r0
 8009c5e:	4608      	mov	r0, r1
 8009c60:	4611      	mov	r1, r2
 8009c62:	2200      	movs	r2, #0
 8009c64:	602a      	str	r2, [r5, #0]
 8009c66:	461a      	mov	r2, r3
 8009c68:	f7f7 fd97 	bl	800179a <_write>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	d102      	bne.n	8009c76 <_write_r+0x1e>
 8009c70:	682b      	ldr	r3, [r5, #0]
 8009c72:	b103      	cbz	r3, 8009c76 <_write_r+0x1e>
 8009c74:	6023      	str	r3, [r4, #0]
 8009c76:	bd38      	pop	{r3, r4, r5, pc}
 8009c78:	20000378 	.word	0x20000378

08009c7c <_close_r>:
 8009c7c:	b538      	push	{r3, r4, r5, lr}
 8009c7e:	4d06      	ldr	r5, [pc, #24]	; (8009c98 <_close_r+0x1c>)
 8009c80:	2300      	movs	r3, #0
 8009c82:	4604      	mov	r4, r0
 8009c84:	4608      	mov	r0, r1
 8009c86:	602b      	str	r3, [r5, #0]
 8009c88:	f7f7 fda3 	bl	80017d2 <_close>
 8009c8c:	1c43      	adds	r3, r0, #1
 8009c8e:	d102      	bne.n	8009c96 <_close_r+0x1a>
 8009c90:	682b      	ldr	r3, [r5, #0]
 8009c92:	b103      	cbz	r3, 8009c96 <_close_r+0x1a>
 8009c94:	6023      	str	r3, [r4, #0]
 8009c96:	bd38      	pop	{r3, r4, r5, pc}
 8009c98:	20000378 	.word	0x20000378

08009c9c <_fstat_r>:
 8009c9c:	b538      	push	{r3, r4, r5, lr}
 8009c9e:	4d07      	ldr	r5, [pc, #28]	; (8009cbc <_fstat_r+0x20>)
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	4604      	mov	r4, r0
 8009ca4:	4608      	mov	r0, r1
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	602b      	str	r3, [r5, #0]
 8009caa:	f7f7 fd9e 	bl	80017ea <_fstat>
 8009cae:	1c43      	adds	r3, r0, #1
 8009cb0:	d102      	bne.n	8009cb8 <_fstat_r+0x1c>
 8009cb2:	682b      	ldr	r3, [r5, #0]
 8009cb4:	b103      	cbz	r3, 8009cb8 <_fstat_r+0x1c>
 8009cb6:	6023      	str	r3, [r4, #0]
 8009cb8:	bd38      	pop	{r3, r4, r5, pc}
 8009cba:	bf00      	nop
 8009cbc:	20000378 	.word	0x20000378

08009cc0 <_isatty_r>:
 8009cc0:	b538      	push	{r3, r4, r5, lr}
 8009cc2:	4d06      	ldr	r5, [pc, #24]	; (8009cdc <_isatty_r+0x1c>)
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4608      	mov	r0, r1
 8009cca:	602b      	str	r3, [r5, #0]
 8009ccc:	f7f7 fd9d 	bl	800180a <_isatty>
 8009cd0:	1c43      	adds	r3, r0, #1
 8009cd2:	d102      	bne.n	8009cda <_isatty_r+0x1a>
 8009cd4:	682b      	ldr	r3, [r5, #0]
 8009cd6:	b103      	cbz	r3, 8009cda <_isatty_r+0x1a>
 8009cd8:	6023      	str	r3, [r4, #0]
 8009cda:	bd38      	pop	{r3, r4, r5, pc}
 8009cdc:	20000378 	.word	0x20000378

08009ce0 <_lseek_r>:
 8009ce0:	b538      	push	{r3, r4, r5, lr}
 8009ce2:	4d07      	ldr	r5, [pc, #28]	; (8009d00 <_lseek_r+0x20>)
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	4608      	mov	r0, r1
 8009ce8:	4611      	mov	r1, r2
 8009cea:	2200      	movs	r2, #0
 8009cec:	602a      	str	r2, [r5, #0]
 8009cee:	461a      	mov	r2, r3
 8009cf0:	f7f7 fd96 	bl	8001820 <_lseek>
 8009cf4:	1c43      	adds	r3, r0, #1
 8009cf6:	d102      	bne.n	8009cfe <_lseek_r+0x1e>
 8009cf8:	682b      	ldr	r3, [r5, #0]
 8009cfa:	b103      	cbz	r3, 8009cfe <_lseek_r+0x1e>
 8009cfc:	6023      	str	r3, [r4, #0]
 8009cfe:	bd38      	pop	{r3, r4, r5, pc}
 8009d00:	20000378 	.word	0x20000378

08009d04 <_read_r>:
 8009d04:	b538      	push	{r3, r4, r5, lr}
 8009d06:	4d07      	ldr	r5, [pc, #28]	; (8009d24 <_read_r+0x20>)
 8009d08:	4604      	mov	r4, r0
 8009d0a:	4608      	mov	r0, r1
 8009d0c:	4611      	mov	r1, r2
 8009d0e:	2200      	movs	r2, #0
 8009d10:	602a      	str	r2, [r5, #0]
 8009d12:	461a      	mov	r2, r3
 8009d14:	f7f7 fd24 	bl	8001760 <_read>
 8009d18:	1c43      	adds	r3, r0, #1
 8009d1a:	d102      	bne.n	8009d22 <_read_r+0x1e>
 8009d1c:	682b      	ldr	r3, [r5, #0]
 8009d1e:	b103      	cbz	r3, 8009d22 <_read_r+0x1e>
 8009d20:	6023      	str	r3, [r4, #0]
 8009d22:	bd38      	pop	{r3, r4, r5, pc}
 8009d24:	20000378 	.word	0x20000378

08009d28 <_init>:
 8009d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d2a:	bf00      	nop
 8009d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d2e:	bc08      	pop	{r3}
 8009d30:	469e      	mov	lr, r3
 8009d32:	4770      	bx	lr

08009d34 <_fini>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	bf00      	nop
 8009d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d3a:	bc08      	pop	{r3}
 8009d3c:	469e      	mov	lr, r3
 8009d3e:	4770      	bx	lr
