

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 12:15:10 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.658|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  651|  1911|  651|  1911|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |  216|   216|        18|          -|          -|     12|    no    |
        | + Loop 1.1      |   16|    16|         2|          -|          -|      8|    no    |
        |- Loop 2         |  216|  1476| 18 ~ 123 |          -|          -|     12|    no    |
        | + Loop 2.1      |    3|    24|         3|          -|          -| 1 ~ 8 |    no    |
        | + Loop 2.2      |   12|    96|        12|          -|          -| 1 ~ 8 |    no    |
        |  ++ Loop 2.2.1  |   10|    10|         5|          -|          -|      2|    no    |
        |- Loop 3         |  216|   216|        18|          -|          -|     12|    no    |
        | + Loop 3.1      |   16|    16|         2|          -|          -|      8|    no    |
        +-----------------+-----+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     27|       0|    632|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     61|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    329|    -|
|Register         |        -|      -|     476|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     27|     512|   1022|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      7|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+----+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +--------------------------+-----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U    |kernel_control_s_axi   |        0|      0|  36|  40|    0|
    |kernel_mux_432_32_1_1_U1  |kernel_mux_432_32_1_1  |        0|      0|   0|  21|    0|
    +--------------------------+-----------------------+---------+-------+----+----+-----+
    |Total                     |                       |        0|      0|  36|  61|    0|
    +--------------------------+-----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_2_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    |A_3_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    24|   32|     1|          768|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        4|  0|   0|    0|    96|  128|     4|         3072|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_690_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_2_fu_714_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_3_fu_696_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_4_fu_718_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_5_fu_702_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_6_fu_722_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_7_fu_708_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_8_fu_726_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_589_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln215_fu_672_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_fu_633_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln30_fu_579_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln321_1_fu_497_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln321_2_fu_806_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_829_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_469_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln40_fu_677_p2     |     +    |      0|  0|  12|           4|           3|
    |add_ln43_fu_659_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln700_1_fu_736_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_742_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_748_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_4_fu_611_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln700_fu_730_p2    |     +    |      0|  0|  32|          32|          32|
    |i0_1_fu_760_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_423_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_515_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_796_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_459_p2           |     +    |      0|  0|  12|           4|           1|
    |j2_V_fu_601_p2         |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_569_p2          |     +    |      0|  0|  12|           4|           1|
    |sub_ln30_fu_545_p2     |     -    |      0|  0|  16|           9|           9|
    |icmp_ln13_fu_417_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_453_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln23_fu_509_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln27_fu_563_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln37_fu_595_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_639_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln53_fu_754_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln56_fu_790_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     27|  0| 632|         551|         529|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_0_V_address0       |  27|          5|    5|         25|
    |A_1_V_address0       |  27|          5|    5|         25|
    |A_2_V_address0       |  27|          5|    5|         25|
    |A_3_V_address0       |  27|          5|    5|         25|
    |A_int_V_address0     |  15|          3|    7|         21|
    |C_V_address0         |  21|          4|    8|         32|
    |C_V_d0               |  15|          3|   32|         96|
    |ap_NS_fsm            |  89|         18|    1|         18|
    |i04_0_reg_395        |   9|          2|    4|          8|
    |i0_0_reg_317         |   9|          2|    4|          8|
    |indvars_iv1_reg_339  |   9|          2|    4|          8|
    |j05_0_reg_406        |   9|          2|    4|          8|
    |j0_0_reg_328         |   9|          2|    4|          8|
    |k_0_0_reg_384        |   9|          2|    4|          8|
    |op2_assign_reg_351   |   9|          2|    4|          8|
    |p_0116_0_reg_373     |   9|          2|    4|          8|
    |p_099_0_reg_362      |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 329|         66|  104|        339|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_0_V_load_reg_1027     |  32|   0|   32|          0|
    |A_1_V_load_reg_1032     |  32|   0|   32|          0|
    |A_2_V_load_reg_1037     |  32|   0|   32|          0|
    |A_3_V_load_reg_1042     |  32|   0|   32|          0|
    |C_V_addr_1_reg_959      |   8|   0|    8|          0|
    |C_V_addr_reg_941        |   8|   0|    8|          0|
    |add_ln215_reg_982       |   6|   0|    6|          0|
    |add_ln321_1_reg_909     |   6|   0|    6|          0|
    |add_ln321_2_reg_1098    |   8|   0|    8|          0|
    |add_ln40_reg_1002       |   4|   0|    4|          0|
    |add_ln700_3_reg_1067    |  32|   0|   32|          0|
    |ap_CS_fsm               |  17|   0|   17|          0|
    |i04_0_reg_395           |   4|   0|    4|          0|
    |i0_0_reg_317            |   4|   0|    4|          0|
    |i0_1_reg_1075           |   4|   0|    4|          0|
    |i0_reg_877              |   4|   0|    4|          0|
    |i_reg_917               |   4|   0|    4|          0|
    |indvars_iv1_reg_339     |   4|   0|    4|          0|
    |j05_0_reg_406           |   4|   0|    4|          0|
    |j0_0_reg_328            |   4|   0|    4|          0|
    |j0_1_reg_1093           |   4|   0|    4|          0|
    |j0_reg_895              |   4|   0|    4|          0|
    |j2_V_reg_954            |   4|   0|    4|          0|
    |j_V_reg_936             |   4|   0|    4|          0|
    |k_0_0_reg_384           |   4|   0|    4|          0|
    |mul_ln209_1_reg_1047    |  32|   0|   32|          0|
    |mul_ln209_3_reg_1052    |  32|   0|   32|          0|
    |mul_ln209_5_reg_1057    |  32|   0|   32|          0|
    |mul_ln209_7_reg_1062    |  32|   0|   32|          0|
    |mul_ln209_reg_946       |  32|   0|   32|          0|
    |op2_assign_reg_351      |   4|   0|    4|          0|
    |p_0116_0_reg_373        |   4|   0|    4|          0|
    |p_099_0_reg_362         |   4|   0|    4|          0|
    |sub_ln30_reg_922        |   7|   0|    9|          2|
    |trunc_ln321_1_reg_1103  |   2|   0|    2|          0|
    |trunc_ln321_reg_905     |   2|   0|    2|          0|
    |zext_ln16_reg_887       |   4|   0|    6|          2|
    |zext_ln27_reg_928       |   4|   0|    6|          2|
    |zext_ln321_6_reg_1080   |   4|   0|    8|          4|
    |zext_ln321_reg_882      |   4|   0|    8|          4|
    |zext_ln40_reg_964       |   4|   0|    6|          2|
    |zext_ln56_reg_1085      |   4|   0|    6|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   | 476|   0|  494|         18|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_V_address0           | out |    8|  ap_memory |      C_V     |     array    |
|C_V_ce0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_we0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_d0                 | out |   32|  ap_memory |      C_V     |     array    |
|C_V_q0                 |  in |   32|  ap_memory |      C_V     |     array    |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

