Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jan 30 15:58 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr24/xinyew/private/18240/01_hw/hw01/inter.vpd' was opened successfully.
A: 0 B: 0 C: 0 D: 0 F: x at time                    0
A: 0 B: 0 C: 0 D: 0 F: 1 at time                    4
A: 0 B: 0 C: 0 D: 1 F: 1 at time                   20
A: 0 B: 0 C: 0 D: 1 F: 0 at time                   24
A: 0 B: 0 C: 1 D: 0 F: 0 at time                   40
A: 0 B: 0 C: 1 D: 0 F: 1 at time                   44
A: 0 B: 0 C: 1 D: 1 F: 1 at time                   60
A: 0 B: 0 C: 1 D: 1 F: 0 at time                   64
A: 0 B: 1 C: 0 D: 0 F: 0 at time                   80
A: 0 B: 1 C: 0 D: 1 F: 0 at time                  100
A: 0 B: 1 C: 0 D: 1 F: 1 at time                  104
A: 0 B: 1 C: 1 D: 0 F: 1 at time                  120
A: 0 B: 1 C: 1 D: 0 F: 0 at time                  124
A: 0 B: 1 C: 1 D: 1 F: 0 at time                  140
A: 1 B: 0 C: 0 D: 0 F: 0 at time                  160
A: 1 B: 0 C: 0 D: 0 F: 1 at time                  162
A: 1 B: 0 C: 0 D: 1 F: 1 at time                  180
A: 1 B: 0 C: 1 D: 0 F: 1 at time                  200
A: 1 B: 0 C: 1 D: 1 F: 1 at time                  220
A: 1 B: 1 C: 0 D: 0 F: 1 at time                  240
A: 1 B: 1 C: 0 D: 1 F: 1 at time                  260
A: 1 B: 1 C: 1 D: 0 F: 1 at time                  280
A: 1 B: 1 C: 1 D: 1 F: 1 at time                  300
$finish called from file "hw1prob6.sv", line 114.
$finish at simulation time                  320
Simulation complete, time is 320.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jan 30 16:00 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr24/xinyew/private/18240/01_hw/hw01/inter.vpd' was opened successfully.
A: 0 B: 0 C: 0 D: 0 F: x at time                    0
A: 0 B: 0 C: 0 D: 0 F: 1 at time                    4
A: 0 B: 0 C: 0 D: 1 F: 1 at time                   20
A: 0 B: 0 C: 0 D: 1 F: 0 at time                   24
A: 0 B: 0 C: 1 D: 0 F: 0 at time                   40
A: 0 B: 0 C: 1 D: 0 F: 1 at time                   44
A: 0 B: 0 C: 1 D: 1 F: 1 at time                   60
A: 0 B: 0 C: 1 D: 1 F: 0 at time                   64
A: 0 B: 1 C: 0 D: 0 F: 0 at time                   80
A: 0 B: 1 C: 0 D: 1 F: 0 at time                  100
A: 0 B: 1 C: 0 D: 1 F: 1 at time                  104
A: 0 B: 1 C: 1 D: 0 F: 1 at time                  120
A: 0 B: 1 C: 1 D: 0 F: 0 at time                  124
A: 0 B: 1 C: 1 D: 1 F: 0 at time                  140
A: 1 B: 0 C: 0 D: 0 F: 0 at time                  160
A: 1 B: 0 C: 0 D: 0 F: 1 at time                  162
A: 1 B: 0 C: 0 D: 1 F: 1 at time                  180
A: 1 B: 0 C: 1 D: 0 F: 1 at time                  200
A: 1 B: 0 C: 1 D: 1 F: 1 at time                  220
A: 1 B: 1 C: 0 D: 0 F: 1 at time                  240
A: 1 B: 1 C: 0 D: 1 F: 1 at time                  260
A: 1 B: 1 C: 1 D: 0 F: 1 at time                  280
A: 1 B: 1 C: 1 D: 1 F: 1 at time                  300
$finish called from file "hw1prob6.sv", line 114.
$finish at simulation time                  320
Simulation complete, time is 320.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Jan 30 16:01 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr24/xinyew/private/18240/01_hw/hw01/inter.vpd' was opened successfully.
A: 0 B: 0 C: 0 D: 0 F: x at time                    0
A: 0 B: 0 C: 0 D: 0 F: 1 at time                    4
A: 0 B: 0 C: 0 D: 1 F: 1 at time                   20
A: 0 B: 0 C: 0 D: 1 F: 0 at time                   24
A: 0 B: 0 C: 1 D: 0 F: 0 at time                   40
A: 0 B: 0 C: 1 D: 0 F: 1 at time                   44
A: 0 B: 0 C: 1 D: 1 F: 1 at time                   60
A: 0 B: 0 C: 1 D: 1 F: 0 at time                   64
A: 0 B: 1 C: 0 D: 0 F: 0 at time                   80
A: 0 B: 1 C: 0 D: 1 F: 0 at time                  100
A: 0 B: 1 C: 0 D: 1 F: 1 at time                  104
A: 0 B: 1 C: 1 D: 0 F: 1 at time                  120
A: 0 B: 1 C: 1 D: 0 F: 0 at time                  124
A: 0 B: 1 C: 1 D: 1 F: 0 at time                  140
A: 1 B: 0 C: 0 D: 0 F: 0 at time                  160
A: 1 B: 0 C: 0 D: 0 F: 1 at time                  162
A: 1 B: 0 C: 0 D: 1 F: 1 at time                  180
A: 1 B: 0 C: 1 D: 0 F: 1 at time                  200
A: 1 B: 0 C: 1 D: 1 F: 1 at time                  220
A: 1 B: 1 C: 0 D: 0 F: 1 at time                  240
A: 1 B: 1 C: 0 D: 1 F: 1 at time                  260
A: 1 B: 1 C: 1 D: 0 F: 1 at time                  280
A: 1 B: 1 C: 1 D: 1 F: 1 at time                  300
$finish called from file "hw1prob6.sv", line 114.
$finish at simulation time                  320
Simulation complete, time is 320.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 320
CPU Time:      0.090 seconds;       Data structure size:   0.0Mb
Mon Jan 30 16:03:12 2023
tcl
