{"Source Block": ["oh/common/hdl/oh_iddr.v@44:56@HdlStmProcess", "         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n   //Select behavior based on parameters\n   assign q1[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q1_reg[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q1_pos[DW-1:0] :\n\t                                                             'b0;\n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@32:44", "   reg [DW-1:0]     q1_reg;\n\n   reg [DW-1:0]     q2_pos;\n   reg [DW-1:0]     q2_neg;\n   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n"], ["oh/common/hdl/oh_iddr.v@36:48", "   \n   always @ (posedge clk)\n     if(ce)\n       q1_pos[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n"], ["oh/common/hdl/oh_iddr.v@40:52", "\n   always @ (posedge clk)\n     if(ce)\n       q1_reg[DW-1:0] <= #(HOLDHACK) q1_pos[DW-1:0];\n         \n   always @ (negedge clk)\n     if(ce)\n       q2_neg[DW-1:0] <= #(HOLDHACK) din[DW-1:0];\n   \n   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n"], ["oh/common/hdl/oh_iddr.v@49:61", "   always @ (posedge clk)\n     if(ce)\n       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n\n   //Select behavior based on parameters\n   assign q1[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q1_reg[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q1_pos[DW-1:0] :\n\t                                                             'b0;\n   \n   assign q2[DW-1:0] = (DDR_CLK_EDGE_REG == \"SAME_EDGE_PIPELINED\") ? q2_pos[DW-1:0] :\n\t\t       (DDR_CLK_EDGE_REG == \"SAME_EDGE\")           ? q2_pos[DW-1:0] :\n\t                                                             'b0;\n            \n"]], "Diff Content": {"Delete": [[51, "       q2_pos[DW-1:0] <= #(HOLDHACK) q2_neg[DW-1:0];\n"]], "Add": [[51, "       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n"]]}}