#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000248fa5fc850 .scope module, "address_generation_unit_DIF" "address_generation_unit_DIF" 2 126;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "next_step";
    .port_info 3 /OUTPUT 5 "address_a";
    .port_info 4 /OUTPUT 5 "address_b";
    .port_info 5 /OUTPUT 8 "twiddle_output";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 3 "curr_stage";
P_00000248fa5680e0 .param/l "N" 0 2 127, +C4<00000000000000000000000000100000>;
P_00000248fa568118 .param/l "total_stages" 0 2 128, +C4<00000000000000000000000000000101>;
v00000248fa5f73a0_0 .net *"_ivl_0", 5 0, L_00000248fa658120;  1 drivers
v00000248fa5f7440_0 .net *"_ivl_10", 5 0, L_00000248fa657860;  1 drivers
L_00000248fa670118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f6d60_0 .net *"_ivl_13", 0 0, L_00000248fa670118;  1 drivers
v00000248fa5f6ae0_0 .net *"_ivl_15", 5 0, L_00000248fa656960;  1 drivers
L_00000248fa670088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f6b80_0 .net *"_ivl_3", 0 0, L_00000248fa670088;  1 drivers
v00000248fa5f7a80_0 .net *"_ivl_6", 4 0, L_00000248fa656500;  1 drivers
L_00000248fa6700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f7da0_0 .net *"_ivl_8", 0 0, L_00000248fa6700d0;  1 drivers
v00000248fa5f7ee0_0 .net "address_a", 4 0, L_00000248fa6566e0;  1 drivers
v00000248fa5f6f40_0 .net "address_b", 4 0, L_00000248fa656320;  1 drivers
v00000248fa5f6fe0_0 .var "butterfly", 4 0;
o00000248fa600458 .functor BUFZ 1, C4<z>; HiZ drive
v00000248fa5f7e40_0 .net "clk", 0 0, o00000248fa600458;  0 drivers
v00000248fa5f7120_0 .var "curr_stage", 2 0;
v00000248fa5f85c0_0 .var "done", 0 0;
v00000248fa5f8660_0 .var "group", 4 0;
v00000248fa5f7260_0 .net "grp_offset", 4 0, L_00000248fa656be0;  1 drivers
o00000248fa600548 .functor BUFZ 1, C4<z>; HiZ drive
v00000248fa5f71c0_0 .net "next_step", 0 0, o00000248fa600548;  0 drivers
o00000248fa600578 .functor BUFZ 1, C4<z>; HiZ drive
v00000248fa5f7300_0 .net "reset", 0 0, o00000248fa600578;  0 drivers
v00000248fa5f7800_0 .net "rom_N", 5 0, L_00000248fa656780;  1 drivers
v00000248fa5f6ea0_0 .var "stride", 4 0;
v00000248fa5f78a0_0 .net "twiddle_output", 7 0, v00000248fa5f6860_0;  1 drivers
E_00000248fa5f28e0/0 .event negedge, v00000248fa5f7300_0;
E_00000248fa5f28e0/1 .event posedge, v00000248fa5f7e40_0;
E_00000248fa5f28e0 .event/or E_00000248fa5f28e0/0, E_00000248fa5f28e0/1;
L_00000248fa658120 .concat [ 5 1 0 0], v00000248fa5f6ea0_0, L_00000248fa670088;
L_00000248fa656500 .part L_00000248fa658120, 0, 5;
L_00000248fa656780 .concat [ 1 5 0 0], L_00000248fa6700d0, L_00000248fa656500;
L_00000248fa657860 .concat [ 5 1 0 0], v00000248fa5f8660_0, L_00000248fa670118;
L_00000248fa656960 .arith/mult 6, L_00000248fa657860, L_00000248fa656780;
L_00000248fa656be0 .part L_00000248fa656960, 0, 5;
L_00000248fa6566e0 .arith/sum 5, L_00000248fa656be0, v00000248fa5f6fe0_0;
L_00000248fa656320 .arith/sum 5, L_00000248fa6566e0, v00000248fa5f6ea0_0;
L_00000248fa656d20 .part L_00000248fa656780, 0, 5;
S_00000248fa5d47e0 .scope module, "tw_rom" "twiddle_factor" 2 162, 3 2 0, S_00000248fa5fc850;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "k";
    .port_info 1 /INPUT 5 "n";
    .port_info 2 /OUTPUT 8 "twiddle_out";
P_00000248fa568360 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_00000248fa568398 .param/l "MAX_N" 0 3 3, +C4<00000000000000000000000000100000>;
v00000248fa5f8480_0 .net "k", 4 0, v00000248fa5f6fe0_0;  1 drivers
v00000248fa5f76c0_0 .net "n", 4 0, L_00000248fa656d20;  1 drivers
v00000248fa5f8520_0 .var "scaled_k", 4 0;
v00000248fa5f6860_0 .var "twiddle_out", 7 0;
E_00000248fa5f2220 .event anyedge, v00000248fa5f8520_0;
E_00000248fa5f2920 .event anyedge, v00000248fa5f76c0_0, v00000248fa5f8480_0;
S_00000248fa5fecc0 .scope module, "bit_reverse" "bit_reverse" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 5 "out";
P_00000248fa567fe0 .param/l "MAX_N" 0 2 8, +C4<00000000000000000000000000100000>;
P_00000248fa568018 .param/l "WIDTH" 0 2 9, +C4<00000000000000000000000000000101>;
v00000248fa5f74e0_0 .var/i "i", 31 0;
o00000248fa6007b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000248fa5f6cc0_0 .net "in", 4 0, o00000248fa6007b8;  0 drivers
v00000248fa5f7580_0 .var "out", 4 0;
E_00000248fa5f2260 .event anyedge, v00000248fa5f6cc0_0;
S_00000248fa5fee50 .scope module, "tb_agu" "tb_agu" 4 3;
 .timescale -9 -12;
P_00000248fa5832d0 .param/l "ADDR_WIDTH" 0 4 5, +C4<00000000000000000000000000000101>;
P_00000248fa583308 .param/l "MAX_N" 0 4 4, +C4<00000000000000000000000000100000>;
P_00000248fa583340 .param/l "total_stages" 0 4 6, +C4<00000000000000000000000000000101>;
v00000248fa656e60_0 .var "clk", 0 0;
v00000248fa657ea0_0 .net "curr_stage", 2 0, v00000248fa656fa0_0;  1 drivers
v00000248fa657e00_0 .net "done_fft", 0 0, v00000248fa6570e0_0;  1 drivers
v00000248fa656dc0_0 .net "done_stage", 0 0, v00000248fa657b80_0;  1 drivers
v00000248fa6577c0_0 .net "idx_a", 4 0, L_00000248fa656820;  1 drivers
v00000248fa656c80_0 .net "idx_b", 4 0, L_00000248fa657220;  1 drivers
v00000248fa6579a0_0 .net "k", 4 0, L_00000248fa5e46e0;  1 drivers
v00000248fa656aa0_0 .var "next_step", 0 0;
v00000248fa658080_0 .var "reset", 0 0;
v00000248fa656b40_0 .net "twiddle_output", 7 0, v00000248fa5f8340_0;  1 drivers
E_00000248fa5f22a0 .event posedge, v00000248fa5b2080_0;
S_00000248fa5d4a80 .scope module, "agu_dut" "fft_agu_dit" 4 26, 2 22 0, S_00000248fa5fee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "next_step";
    .port_info 3 /OUTPUT 5 "idx_a";
    .port_info 4 /OUTPUT 5 "idx_b";
    .port_info 5 /OUTPUT 5 "k";
    .port_info 6 /OUTPUT 1 "done_stage";
    .port_info 7 /OUTPUT 1 "done_fft";
    .port_info 8 /OUTPUT 3 "curr_stage";
    .port_info 9 /OUTPUT 8 "twiddle_output";
P_00000248fa5b5140 .param/l "ADDR_WIDTH" 0 2 24, +C4<00000000000000000000000000000101>;
P_00000248fa5b5178 .param/l "EFFECTIVE_N" 1 2 44, +C4<0000000000000000000000000000000100000>;
P_00000248fa5b51b0 .param/l "MAX_N" 0 2 23, +C4<00000000000000000000000000100000>;
P_00000248fa5b51e8 .param/l "total_stages" 0 2 25, +C4<00000000000000000000000000000101>;
L_00000248fa5e46e0 .functor BUFZ 5, L_00000248fa6575e0, C4<00000>, C4<00000>, C4<00000>;
v00000248fa5f79e0_0 .net *"_ivl_0", 5 0, L_00000248fa6563c0;  1 drivers
v00000248fa5f8020_0 .net *"_ivl_10", 5 0, L_00000248fa656f00;  1 drivers
L_00000248fa6701f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f80c0_0 .net *"_ivl_13", 0 0, L_00000248fa6701f0;  1 drivers
v00000248fa5f7940_0 .net *"_ivl_15", 5 0, L_00000248fa657040;  1 drivers
v00000248fa5f8160_0 .net *"_ivl_22", 36 0, L_00000248fa6568c0;  1 drivers
L_00000248fa670238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248fa5f7b20_0 .net *"_ivl_25", 31 0, L_00000248fa670238;  1 drivers
L_00000248fa670280 .functor BUFT 1, C4<0000000000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v00000248fa5f7bc0_0 .net/2u *"_ivl_26", 36 0, L_00000248fa670280;  1 drivers
v00000248fa5f7c60_0 .net *"_ivl_28", 36 0, L_00000248fa6572c0;  1 drivers
L_00000248fa670160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f7d00_0 .net *"_ivl_3", 0 0, L_00000248fa670160;  1 drivers
L_00000248fa6702c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000248fa5f6c20_0 .net *"_ivl_31", 30 0, L_00000248fa6702c8;  1 drivers
v00000248fa5f8200_0 .net/2u *"_ivl_32", 36 0, L_00000248fa657400;  1 drivers
v00000248fa5f83e0_0 .net *"_ivl_35", 36 0, L_00000248fa657540;  1 drivers
v00000248fa5f8700_0 .net *"_ivl_6", 4 0, L_00000248fa656460;  1 drivers
L_00000248fa6701a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000248fa5f6900_0 .net *"_ivl_8", 0 0, L_00000248fa6701a8;  1 drivers
v00000248fa5f69a0_0 .var "butterfly", 4 0;
v00000248fa5b2080_0 .net "clk", 0 0, v00000248fa656e60_0;  1 drivers
v00000248fa656fa0_0 .var "curr_stage", 2 0;
v00000248fa6570e0_0 .var "done_fft", 0 0;
v00000248fa657b80_0 .var "done_stage", 0 0;
v00000248fa657c20_0 .var "group", 4 0;
v00000248fa657900_0 .net "group_offset", 4 0, L_00000248fa656640;  1 drivers
v00000248fa657360_0 .net "group_size", 5 0, L_00000248fa6565a0;  1 drivers
v00000248fa656a00_0 .net "idx_a", 4 0, L_00000248fa656820;  alias, 1 drivers
v00000248fa657180_0 .net "idx_b", 4 0, L_00000248fa657220;  alias, 1 drivers
v00000248fa657fe0_0 .net "k", 4 0, L_00000248fa5e46e0;  alias, 1 drivers
v00000248fa657cc0_0 .net "k_idx", 4 0, L_00000248fa6575e0;  1 drivers
v00000248fa657f40_0 .net "next_step", 0 0, v00000248fa656aa0_0;  1 drivers
v00000248fa657d60_0 .net "reset", 0 0, v00000248fa658080_0;  1 drivers
v00000248fa656280_0 .var "stride", 4 0;
v00000248fa6574a0_0 .net "twiddle_output", 7 0, v00000248fa5f8340_0;  alias, 1 drivers
E_00000248fa5f2320/0 .event negedge, v00000248fa657d60_0;
E_00000248fa5f2320/1 .event posedge, v00000248fa5b2080_0;
E_00000248fa5f2320 .event/or E_00000248fa5f2320/0, E_00000248fa5f2320/1;
L_00000248fa6563c0 .concat [ 5 1 0 0], v00000248fa656280_0, L_00000248fa670160;
L_00000248fa656460 .part L_00000248fa6563c0, 0, 5;
L_00000248fa6565a0 .concat [ 1 5 0 0], L_00000248fa6701a8, L_00000248fa656460;
L_00000248fa656f00 .concat [ 5 1 0 0], v00000248fa657c20_0, L_00000248fa6701f0;
L_00000248fa657040 .arith/mult 6, L_00000248fa656f00, L_00000248fa6565a0;
L_00000248fa656640 .part L_00000248fa657040, 0, 5;
L_00000248fa656820 .arith/sum 5, L_00000248fa656640, v00000248fa5f69a0_0;
L_00000248fa657220 .arith/sum 5, L_00000248fa656820, v00000248fa656280_0;
L_00000248fa6568c0 .concat [ 5 32 0 0], v00000248fa5f69a0_0, L_00000248fa670238;
L_00000248fa6572c0 .concat [ 6 31 0 0], L_00000248fa6565a0, L_00000248fa6702c8;
L_00000248fa657400 .arith/div 37, L_00000248fa670280, L_00000248fa6572c0;
L_00000248fa657540 .arith/mult 37, L_00000248fa6568c0, L_00000248fa657400;
L_00000248fa6575e0 .part L_00000248fa657540, 0, 5;
L_00000248fa657ae0 .part L_00000248fa6565a0, 0, 5;
S_00000248fa5b8390 .scope module, "tw_rom" "twiddle_factor" 2 71, 3 2 0, S_00000248fa5d4a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "k";
    .port_info 1 /INPUT 5 "n";
    .port_info 2 /OUTPUT 8 "twiddle_out";
P_00000248fa567e60 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
P_00000248fa567e98 .param/l "MAX_N" 0 3 3, +C4<00000000000000000000000000100000>;
v00000248fa5f82a0_0 .net "k", 4 0, L_00000248fa6575e0;  alias, 1 drivers
v00000248fa5f7620_0 .net "n", 4 0, L_00000248fa657ae0;  1 drivers
v00000248fa5f7760_0 .var "scaled_k", 4 0;
v00000248fa5f8340_0 .var "twiddle_out", 7 0;
E_00000248fa5f23a0 .event anyedge, v00000248fa5f7760_0;
E_00000248fa5f17a0 .event anyedge, v00000248fa5f7620_0, v00000248fa5f82a0_0;
    .scope S_00000248fa5d47e0;
T_0 ;
    %wait E_00000248fa5f2920;
    %load/vec4 v00000248fa5f76c0_0;
    %pad/u 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v00000248fa5f8480_0;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v00000248fa5f8480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v00000248fa5f8480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v00000248fa5f8480_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v00000248fa5f8480_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f8520_0, 0, 5;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000248fa5d47e0;
T_1 ;
    %wait E_00000248fa5f2220;
    %load/vec4 v00000248fa5f8520_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 32;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.0 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.1 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.2 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.3 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.4 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.5 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.6 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.7 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.9 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.10 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.11 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.12 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.13 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.14 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.15 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.16 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.17 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.18 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.19 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.20 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.21 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.22 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.23 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.24 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.25 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.26 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.27 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.28 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.29 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.30 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.31 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f6860_0, 0, 8;
    %jmp T_1.33;
T_1.33 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000248fa5fc850;
T_2 ;
    %wait E_00000248fa5f28e0;
    %load/vec4 v00000248fa5f7300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000248fa5f7120_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f8660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f6fe0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000248fa5f6ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248fa5f85c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000248fa5f71c0_0;
    %load/vec4 v00000248fa5f85c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000248fa5f6fe0_0;
    %pad/u 32;
    %load/vec4 v00000248fa5f6ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v00000248fa5f6fe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000248fa5f6fe0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v00000248fa5f8660_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000248fa5f6ea0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %div;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f6fe0_0, 0;
    %load/vec4 v00000248fa5f8660_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000248fa5f8660_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f8660_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f6fe0_0, 0;
    %load/vec4 v00000248fa5f7120_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v00000248fa5f7120_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000248fa5f7120_0, 0;
    %load/vec4 v00000248fa5f6ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v00000248fa5f6ea0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248fa5f85c0_0, 0;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000248fa5fecc0;
T_3 ;
    %wait E_00000248fa5f2260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000248fa5f74e0_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000248fa5f74e0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v00000248fa5f6cc0_0;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v00000248fa5f74e0_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v00000248fa5f74e0_0;
    %store/vec4 v00000248fa5f7580_0, 4, 1;
    %load/vec4 v00000248fa5f74e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000248fa5f74e0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000248fa5b8390;
T_4 ;
    %wait E_00000248fa5f17a0;
    %load/vec4 v00000248fa5f7620_0;
    %pad/u 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v00000248fa5f82a0_0;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v00000248fa5f82a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v00000248fa5f82a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v00000248fa5f82a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v00000248fa5f82a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000248fa5f7760_0, 0, 5;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000248fa5b8390;
T_5 ;
    %wait E_00000248fa5f23a0;
    %load/vec4 v00000248fa5f7760_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 32;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 32;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 32;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 32;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 32;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 32;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 32;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 32;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 32;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.0 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.1 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.2 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.3 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.4 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.5 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.6 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.7 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.8 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.9 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.10 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.11 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.12 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.13 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.14 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.15 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.16 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.17 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.18 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.19 ;
    %pushi/vec4 169, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.20 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.21 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.22 ;
    %pushi/vec4 154, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.23 ;
    %pushi/vec4 138, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.24 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.25 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.26 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.27 ;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.28 ;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.29 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.30 ;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.31 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v00000248fa5f8340_0, 0, 8;
    %jmp T_5.33;
T_5.33 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000248fa5d4a80;
T_6 ;
    %wait E_00000248fa5f2320;
    %load/vec4 v00000248fa657d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000248fa656fa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa657c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f69a0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000248fa656280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248fa6570e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248fa657b80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000248fa657f40_0;
    %load/vec4 v00000248fa6570e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248fa657b80_0, 0;
    %load/vec4 v00000248fa5f69a0_0;
    %pad/u 32;
    %load/vec4 v00000248fa656280_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_6.4, 5;
    %load/vec4 v00000248fa5f69a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000248fa5f69a0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa5f69a0_0, 0;
    %load/vec4 v00000248fa657c20_0;
    %pad/u 37;
    %pushi/vec4 32, 0, 37;
    %load/vec4 v00000248fa657360_0;
    %pad/u 37;
    %div;
    %subi 1, 0, 37;
    %cmp/u;
    %jmp/0xz  T_6.6, 5;
    %load/vec4 v00000248fa657c20_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000248fa657c20_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000248fa657c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248fa657b80_0, 0;
    %load/vec4 v00000248fa656fa0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_6.8, 5;
    %load/vec4 v00000248fa656fa0_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000248fa656fa0_0, 0;
    %load/vec4 v00000248fa656280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000248fa656280_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000248fa6570e0_0, 0;
T_6.9 ;
T_6.7 ;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000248fa657b80_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000248fa5fee50;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v00000248fa656e60_0;
    %inv;
    %store/vec4 v00000248fa656e60_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_00000248fa5fee50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248fa656e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248fa658080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248fa656aa0_0, 0, 1;
    %vpi_call 4 51 "$display", "Applying Reset..." {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248fa658080_0, 0, 1;
    %delay 10000, 0;
T_8.0 ;
    %load/vec4 v00000248fa657e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000248fa656aa0_0, 0, 1;
    %wait E_00000248fa5f22a0;
    %delay 1000, 0;
    %vpi_call 4 66 "$display", "Time: %0t | Stage: %0d | A: %2d | B: %2d | Twiddle K: %2d | StgDone: %b", $time, v00000248fa657ea0_0, v00000248fa6577c0_0, v00000248fa656c80_0, v00000248fa6579a0_0, v00000248fa656dc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000248fa656aa0_0, 0, 1;
    %delay 20000, 0;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 4 78 "$display", "--- FFT Generation Complete ---" {0 0 0};
    %vpi_call 4 79 "$display", "Final Done Signal: %b", v00000248fa657e00_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 4 81 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "src/agu.v";
    "src/twiddle_rom.v";
    "tb/tb_agu.v";
