
---------- Begin Simulation Statistics ----------
final_tick                                 2912575000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 127095                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864672                       # Number of bytes of host memory used
host_op_rate                                   145148                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.68                       # Real time elapsed on the host
host_tick_rate                               38485117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618594                       # Number of instructions simulated
sim_ops                                      10984903                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002913                       # Number of seconds simulated
sim_ticks                                  2912575000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.425550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1135749                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1142311                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 24                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32511                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1732652                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77194                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79152                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1958                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2640316                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect         5648                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong          659                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect         3682                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong         5986                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2070                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          470                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        43402                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         5841                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         6564                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2516                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        10515                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         6885                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         4428                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         3905                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         8591                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12        11055                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         8621                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         7202                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15        14792                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         5901                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        16208                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         9013                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        16039                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20         6519                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        19797                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        16621                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        10312                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         2639                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         8259                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         3639                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         4128                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      1329829                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         4219                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         8427                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         2852                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         7895                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         6484                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         8048                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1861                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         9007                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11         8214                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         7234                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13        10854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         8135                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15        10424                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         4626                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17        23423                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         9168                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        11482                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        13826                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        26700                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        13764                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        24649                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        15515                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         4778                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       213077                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         2283                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        11902                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  347781                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          629                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4463326                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3672268                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29656                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418252                       # Number of branches committed
system.cpu.commit.bw_lim_events                519761                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          844903                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622724                       # Number of instructions committed
system.cpu.commit.committedOps               10989033                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5518333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.991368                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.587340                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2445668     44.32%     44.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       854567     15.49%     59.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       570500     10.34%     70.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       407458      7.38%     77.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       263461      4.77%     82.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       231218      4.19%     86.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       176830      3.20%     89.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48870      0.89%     90.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       519761      9.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5518333                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322761                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549622                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247647                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387308     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247647     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094422      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989033                       # Class of committed instruction
system.cpu.commit.refs                        2342069                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618594                       # Number of Instructions Simulated
system.cpu.committedOps                      10984903                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.605614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.605614                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1311559                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2925                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1115660                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12073481                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1868546                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2235249                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30038                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9927                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                193607                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2640316                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1971227                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3483435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9672                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10939889                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   65786                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.453261                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2122596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1560724                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.878044                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5638999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.209639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.841373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2961290     52.51%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   188407      3.34%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   486552      8.63%     64.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   436884      7.75%     72.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   165274      2.93%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   385406      6.83%     82.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   282337      5.01%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   156950      2.78%     89.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   575899     10.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5638999                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          186152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                32038                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2488372                       # Number of branches executed
system.cpu.iew.exec_nop                          5769                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.993329                       # Inst execution rate
system.cpu.iew.exec_refs                      2540095                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1139948                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  331676                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1343532                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                412                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12316                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1193110                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11834928                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1400147                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46229                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11611440                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   7782                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 13554                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30038                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 23700                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2453                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            36903                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          323                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        68004                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        95885                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        98688                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            323                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        19751                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12287                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11508280                       # num instructions consuming a value
system.cpu.iew.wb_count                      11491590                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520306                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5987823                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.972754                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11500160                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13018878                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8372327                       # number of integer regfile writes
system.cpu.ipc                               1.651218                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.651218                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8801104     75.50%     75.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                84913      0.73%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     76.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7490      0.06%     76.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               12059      0.10%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               54315      0.47%     76.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              46352      0.40%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20588      0.18%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               22770      0.20%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              36674      0.31%     77.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3303      0.03%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1329      0.01%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3136      0.03%     78.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2405      0.02%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1971      0.02%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1408775     12.08%     90.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1149868      9.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11657669                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       16348                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001402                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.09%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 9144     55.93%     56.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               729      4.46%     60.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  1175      7.19%     67.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                 5285     32.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11369859                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28413391                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11213644                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12269413                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11828747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11657669                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 412                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          844255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34921                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       648276                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5638999                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.067330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.563749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1372708     24.34%     24.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              959701     17.02%     41.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              861471     15.28%     56.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              805450     14.28%     70.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1639669     29.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5638999                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.001265                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 303559                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             592215                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       277946                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            404312                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            112876                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            58443                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1343532                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1193110                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8321578                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5825151                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  425346                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11888987                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 300339                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1955577                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1239                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   256                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19359672                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11956773                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12931469                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2336973                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 131948                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30038                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                483474                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1042482                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13356360                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         407591                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19361                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    902041                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            442                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           409209                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16831117                       # The number of ROB reads
system.cpu.rob.rob_writes                    23788915                       # The number of ROB writes
system.cpu.timesIdled                            3801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   317208                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  210769                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9196                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        37473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        75969                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5350                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3779                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5351                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       584256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  584256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9196                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9196                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11507500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48133000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33276                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14503                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5140                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7021                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26256                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           80                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           80                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                114465                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       865792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2937536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3803328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            38497                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000078                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  38494     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              38497                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           58995500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47135497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10536986                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24609                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29287                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4678                       # number of overall hits
system.l2.overall_hits::.cpu.data               24609                       # number of overall hits
system.l2.overall_hits::total                   29287                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2343                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6787                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9130                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2343                       # number of overall misses
system.l2.overall_misses::.cpu.data              6787                       # number of overall misses
system.l2.overall_misses::total                  9130                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181944500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    517404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        699349000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181944500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    517404500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       699349000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38417                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38417                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.333713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.216174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.333713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.216174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77654.502774                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76234.639752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76599.014239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77654.502774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76234.639752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76599.014239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9130                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9130                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    158524500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    449534500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    608059000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    158524500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    449534500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    608059000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.333713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.216174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.333713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.216174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237655                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67658.770807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66234.639752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66600.109529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67658.770807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66234.639752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66600.109529                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14503                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14503                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6508                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6508                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6508                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3779                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3779                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    287390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     287390000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.735214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76049.219370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76049.219370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    249600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    249600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.735214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66049.219370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66049.219370                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2343                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181944500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181944500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7021                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.333713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.333713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77654.502774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77654.502774                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    158524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158524500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.333713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.333713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67658.770807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67658.770807                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23248                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    230014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    230014500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.114564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76467.586436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76467.586436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3008                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    199934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    199934500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.114564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.114564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66467.586436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66467.586436                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            80                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.825000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.825000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1265500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1265500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.825000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.825000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19174.242424                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19174.242424                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6322.967843                       # Cycle average of tags in use
system.l2.tags.total_refs                       75900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9208                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.242832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.880261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1695.291750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4585.795833                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.051736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.139947                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.192962                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280579                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    616944                       # Number of tag accesses
system.l2.tags.data_accesses                   616944                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         434368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             584320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9130                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51484339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         149135387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             200619727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51484339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51484339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51484339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        149135387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            200619727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18921                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9130                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9130                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     61809500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               232997000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6769.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25519.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9130                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    466.351438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   284.085578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.691187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          289     23.08%     23.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          257     20.53%     43.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          141     11.26%     54.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           73      5.83%     60.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      3.51%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           43      3.43%     67.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      2.56%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           36      2.88%     73.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          337     26.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1252                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 584320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  584320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       200.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    200.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2912514000                       # Total gap between requests
system.mem_ctrls.avgGap                     319004.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       149952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       434368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51484339.459069721401                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 149135387.071577548981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62210500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    170786500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26551.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25163.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4576740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2417415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31708740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        406106190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        776444640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1451129085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        498.228916                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2014090500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    801244500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4405380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2333925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33479460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        421865550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        763173600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1455133275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.603710                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1979186500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    836148500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1963295                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1963295                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1963295                       # number of overall hits
system.cpu.icache.overall_hits::total         1963295                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7931                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7931                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7931                       # number of overall misses
system.cpu.icache.overall_misses::total          7931                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    287949999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    287949999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    287949999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    287949999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1971226                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1971226                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1971226                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1971226                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36306.896860                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36306.896860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36306.896860                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36306.896860                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2217                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.516129                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6508                       # number of writebacks
system.cpu.icache.writebacks::total              6508                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          910                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          910                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          910                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          910                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7021                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7021                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7021                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7021                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    242048999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242048999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    242048999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242048999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003562                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003562                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003562                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003562                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34475.003418                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34475.003418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34475.003418                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34475.003418                       # average overall mshr miss latency
system.cpu.icache.replacements                   6508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1963295                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1963295                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7931                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7931                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    287949999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    287949999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1971226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1971226                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36306.896860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36306.896860                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    242048999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242048999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003562                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34475.003418                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34475.003418                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.199933                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1970315                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7020                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            280.671652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.199933                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3949472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3949472                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2276597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2276597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2278201                       # number of overall hits
system.cpu.dcache.overall_hits::total         2278201                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84327                       # number of overall misses
system.cpu.dcache.overall_misses::total         84327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2902239904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2902239904                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2902239904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2902239904                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2360849                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2360849                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2362528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2362528                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035687                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035687                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34447.133647                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34447.133647                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34416.496543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34416.496543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63241                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2476                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             269                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.541599                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.401487                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14503                       # number of writebacks
system.cpu.dcache.writebacks::total             14503                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52854                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52854                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31470                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31470                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    825492349                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    825492349                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    826575849                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    826575849                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013299                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013299                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26291.239856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26291.239856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26265.517922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26265.517922                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30964                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1211161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1211161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        55172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         55172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1330944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1330944000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1266333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1266333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24123.540927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24123.540927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26180                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    513098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    513098000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19598.854087                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19598.854087                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1065276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1065276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1568963956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1568963956                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094277                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54100.339850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54100.339850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        23862                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        23862                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    310141401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    310141401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60350.535318                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60350.535318                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1679                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1679                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.044669                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044669                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1083500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1083500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.042883                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.042883                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15048.611111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15048.611111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2331948                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2331948                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29518.329114                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29518.329114                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2252948                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2252948                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28518.329114                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28518.329114                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       775500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       775500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 40815.789474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 40815.789474                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       502000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019737                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019737                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 83666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 83666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.595393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2310229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.396524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.595393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969913                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4757674                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4757674                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2912575000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2912575000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
