# pyadi-jif: Python interface for the ADI JESD Interface Framework

This project tries to simplify JESD204 configuration exploration and validation for ADI JESD based converters and clock chips with different FPGA vendors.

[![Python versions](https://img.shields.io/pypi/pyversions/pyadi-jif.svg)](https://pypi.python.org/pypi/pyadi-jif/) [![Build Status](https://github.com/analogdevicesinc/pyadi-jif/actions/workflows/tests.yml/badge.svg)](https://github.com/analogdevicesinc/pyadi-jif/actions/workflows/tests.yml) [![codecov](https://codecov.io/gh/analogdevicesinc/pyadi-jif/branch/main/graph/badge.svg)](https://codecov.io/gh/analogdevicesinc/pyadi-jif)

[![Documentation](https://img.shields.io/badge/doc-latest-blue.svg)](https://analogdevicesinc.github.io/pyadi-jif/) [![pypi](https://img.shields.io/pypi/v/pyadi-jif.svg)](https://pypi.python.org/pypi/pyadi-jif/)

<p align="center">
  <img width="600" src="_static/imgs/jesd_basic.png">
</p>

```{toctree}
:maxdepth: 1
install.md
flow.md
converters.md
clocks.md
fpgas/index
parts.md
defs.md
devs/index
draw.md
developers.md
```