
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996186 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 1 min 16 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996189 (Simulation time: 0 hr 1 min 16 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9055292 heartbeat IPC: 1.97663 cumulative IPC: 1.97663 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14190042 heartbeat IPC: 1.94751 cumulative IPC: 1.96197 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18672836 heartbeat IPC: 2.23075 cumulative IPC: 2.04406 (Simulation time: 0 hr 6 min 11 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23749458 heartbeat IPC: 1.96981 cumulative IPC: 2.02498 (Simulation time: 0 hr 7 min 50 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28624166 heartbeat IPC: 2.05141 cumulative IPC: 2.03021 (Simulation time: 0 hr 9 min 27 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33396495 heartbeat IPC: 2.09541 cumulative IPC: 2.0408 (Simulation time: 0 hr 11 min 3 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38007462 heartbeat IPC: 2.16874 cumulative IPC: 2.05814 (Simulation time: 0 hr 12 min 37 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42360404 heartbeat IPC: 2.2973 cumulative IPC: 2.08528 (Simulation time: 0 hr 14 min 10 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46698496 heartbeat IPC: 2.30516 cumulative IPC: 2.10761 (Simulation time: 0 hr 15 min 42 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51045660 heartbeat IPC: 2.30035 cumulative IPC: 2.12542 (Simulation time: 0 hr 17 min 14 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47049472 cumulative IPC: 2.12542 (Simulation time: 0 hr 17 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12542 instructions: 100000001 cycles: 47049472
cpu0_DTLB TOTAL     ACCESS:   40467610  HIT:   40459656  MISS:       7954
cpu0_DTLB LOAD      ACCESS:   32303909  HIT:   32301036  MISS:       2873
cpu0_DTLB RFO       ACCESS:    8163701  HIT:    8158620  MISS:       5081
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.6051 cycles
cpu0_ITLB TOTAL     ACCESS:     796130  HIT:     796023  MISS:        107
cpu0_ITLB LOAD      ACCESS:     796130  HIT:     796023  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64592  HIT:      64256  MISS:        336
cpu0_L1I LOAD      ACCESS:      64592  HIT:      64256  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 282.28 cycles
cpu0_STLB TOTAL     ACCESS:       8061  HIT:       7281  MISS:        780
cpu0_STLB LOAD      ACCESS:       2980  HIT:       2813  MISS:        167
cpu0_STLB RFO       ACCESS:       5081  HIT:       4468  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 188.871 cycles
cpu0_L1D TOTAL     ACCESS:   32238381  HIT:   31772664  MISS:     465717
cpu0_L1D LOAD      ACCESS:   28653651  HIT:   28497104  MISS:     156547
cpu0_L1D RFO       ACCESS:    3583962  HIT:    3274977  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        768  HIT:        583  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 382.635 cycles
cpu0_L2C TOTAL     ACCESS:     772082  HIT:     486328  MISS:     285754
cpu0_L2C LOAD      ACCESS:     156882  HIT:     142945  MISS:      13937
cpu0_L2C RFO       ACCESS:     308985  HIT:      37230  MISS:     271755
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306030  HIT:     305987  MISS:         43
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        166  MISS:         19
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 605.989 cycles
LLC TOTAL     ACCESS:     555055  HIT:     262131  MISS:     292924
LLC LOAD      ACCESS:      13937  HIT:      10874  MISS:       3063
LLC RFO       ACCESS:     271637  HIT:     110518  MISS:     161119
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     269462  HIT:     140731  MISS:     128731
LLC TRANSLATION ACCESS:         19  HIT:          8  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 570.681 cycles
Insertion Distribution: 
	LOAD 262 0 3464 636 
	RFO 5255 0 47348 139257 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 129308 
	 0 0 16 7 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2571  ROW_BUFFER_MISS:     161569
 DBUS AVG_CONGESTED_CYCLE:    3.99361
 WQ ROW_BUFFER_HIT:      10385  ROW_BUFFER_MISS:     145867  FULL:       2124


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.986
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

