static void T_1\r\nF_1 ( unsigned long V_1 )\r\n{\r\nstruct V_2 * V_3 ;\r\nV_3 = & F_2 ( V_4 , V_1 ) ;\r\nV_3 -> V_5 = 1 ;\r\nV_3 -> V_6 = 1 ;\r\n}\r\nstatic int T_1 F_3 ( struct V_7 * V_8 )\r\n{\r\nunsigned long V_9 ;\r\nunsigned long V_10 ;\r\nstruct V_2 * V_3 ;\r\n#ifdef F_4\r\nif ( F_5 () >= V_11 ) {\r\nF_6 ( V_12 L_1 ) ;\r\nreturn 1 ;\r\n}\r\n#else\r\nif ( V_13 . V_14 > 0 ) {\r\nF_6 ( V_12 L_2 ) ;\r\nreturn 1 ;\r\n}\r\n#endif\r\nV_10 = V_13 . V_14 ;\r\nV_9 = V_8 -> V_15 . V_16 ;\r\n#ifdef F_7\r\nif ( F_8 () ) {\r\nT_2 V_17 ;\r\nunsigned long V_18 ;\r\nT_3 * V_19 ;\r\n#undef V_20\r\n#ifdef V_20\r\nstruct V_21 V_22 ;\r\n#endif\r\nV_19 = F_9 ( sizeof ( * V_19 ) , V_23 ) ;\r\nif ( ! V_19 )\r\nF_10 ( L_3 ) ;\r\nV_17 = F_11 ( & V_18 , V_8 -> V_24 ,\r\nV_8 -> V_25 , V_26 , V_19 ) ;\r\nF_12 ( V_27 != V_17 ) ;\r\nF_12 ( V_8 -> V_28 != V_19 -> V_28 ) ;\r\nF_12 ( V_8 -> V_29 != V_19 -> V_30 ) ;\r\nV_9 = V_19 -> V_31 [ 0 ] ;\r\nF_13 ( V_19 ) ;\r\n#ifdef V_20\r\nV_17 = F_14 ( & V_22 , V_8 -> V_15 . V_16 ) ;\r\nF_12 ( V_27 != V_17 ) ;\r\nif ( V_22 . V_32 >= V_33 ) {\r\nF_6 ( V_34 L_4\r\nL_5\r\nL_6 ,\r\nV_8 -> V_15 . V_16 , V_22 . V_32 , V_33 ) ;\r\nV_13 . V_14 -- ;\r\nreturn 1 ;\r\n} else {\r\nV_10 = V_22 . V_32 ;\r\n}\r\n#endif\r\n}\r\n#endif\r\nV_3 = & F_2 ( V_4 , V_10 ) ;\r\nV_13 . V_14 ++ ;\r\nif ( V_10 )\r\nmemset ( V_3 , 0 , sizeof( struct V_2 ) ) ;\r\nV_3 -> V_35 = V_35 ;\r\nV_3 -> V_8 = V_8 ;\r\nV_3 -> V_15 = V_8 -> V_15 . V_16 ;\r\nV_3 -> V_10 = V_10 ;\r\nV_3 -> V_9 = V_9 ;\r\n#ifdef F_4\r\nF_1 ( V_10 ) ;\r\n#endif\r\n#if 0\r\nif (cpuid) {\r\nstruct irqaction actions[];\r\nactions = kmalloc(sizeof(struct irqaction)*MAX_CPU_IRQ, GFP_ATOMIC);\r\nif (!actions) {\r\nactions = cpu_irq_actions[0];\r\n}\r\ncpu_irq_actions[cpuid] = actions;\r\n}\r\n#endif\r\n#ifdef F_4\r\nif ( V_10 ) {\r\nF_15 ( V_10 , true ) ;\r\nF_16 ( V_10 ) ;\r\n}\r\n#endif\r\nF_17 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\nmemset ( & V_13 , 0 , sizeof( V_13 ) ) ;\r\nV_13 . V_36 = 100 * V_37 -> V_38 ;\r\n#define V_3 ((unsigned long *)&boot_cpu_data.pdc.model)\r\nif ( F_19 ( & V_13 . V_39 . V_40 ) == V_27 )\r\nF_6 ( V_12\r\nL_7 ,\r\nV_3 [ 0 ] , V_3 [ 1 ] , V_3 [ 2 ] , V_3 [ 3 ] , V_3 [ 4 ] , V_3 [ 5 ] , V_3 [ 6 ] , V_3 [ 7 ] , V_3 [ 8 ] ) ;\r\n#undef V_3\r\nif ( F_20 ( & V_13 . V_39 . V_41 , 0 ) == V_27 )\r\nF_6 ( V_12 L_8 ,\r\nV_13 . V_39 . V_41 ) ;\r\nif ( F_21 ( & V_13 . V_39 . V_10 ) == V_27 )\r\nF_6 ( V_12 L_9 ,\r\n( V_13 . V_39 . V_10 >> 5 ) & 127 ,\r\nV_13 . V_39 . V_10 & 31 ,\r\nV_13 . V_39 . V_10 ) ;\r\nif ( F_22 ( & V_13 . V_39 . V_42 ) == V_27 )\r\nF_6 ( V_12 L_10 ,\r\nV_13 . V_39 . V_42 ) ;\r\nif ( F_23 ( V_13 . V_39 . V_43 ) == V_27 )\r\nF_6 ( V_12 L_11 ,\r\nV_13 . V_39 . V_43 ) ;\r\nV_13 . V_44 = V_13 . V_39 . V_40 . V_44 ;\r\nV_13 . V_45 = V_13 . V_39 . V_40 . V_45 ;\r\nV_13 . V_46 = F_24 ( V_13 . V_44 ) ;\r\nV_13 . V_47 = V_48 [ V_13 . V_46 ] [ 0 ] ;\r\nV_13 . V_49 = V_48 [ V_13 . V_46 ] [ 1 ] ;\r\n}\r\nint T_1 F_25 ( int V_1 )\r\n{\r\nint V_50 ;\r\nstruct V_51 V_52 ;\r\nF_26 () ;\r\nV_50 = V_51 ( & V_52 ) ;\r\nif( V_50 >= 0 && V_52 . V_53 ) {\r\nF_27 ( V_52 . V_53 , 10 ) ;\r\nF_2 ( V_4 , V_1 ) . V_54 = V_52 . V_55 ;\r\nF_2 ( V_4 , V_1 ) . V_56 = V_52 . V_40 ;\r\nF_6 ( V_12 L_12 ,\r\nV_1 , V_52 . V_55 , V_52 . V_40 ) ;\r\nasm volatile ("fstd %fr0,8(%sp)");\r\n} else {\r\nF_6 ( V_34 L_13\r\nL_14\r\n#ifdef F_7\r\nL_15\r\n#endif\r\n, V_52 . V_53 ) ;\r\n#ifdef F_7\r\nF_28 ( 100 ) ;\r\nF_10 ( L_16 ) ;\r\n#endif\r\n}\r\nF_1 ( V_1 ) ;\r\nreturn V_50 ;\r\n}\r\nint\r\nF_29 ( struct V_57 * V_58 , void * V_59 )\r\n{\r\nunsigned long V_60 ;\r\nF_30 (cpu) {\r\nconst struct V_2 * V_61 = & F_2 ( V_4 , V_60 ) ;\r\n#ifdef F_4\r\nif ( 0 == V_61 -> V_15 )\r\ncontinue;\r\n#endif\r\nF_31 ( V_58 , L_17\r\nL_18 ,\r\nV_60 , V_13 . V_49 ) ;\r\nF_31 ( V_58 , L_19 , V_13 . V_47 ) ;\r\nF_31 ( V_58 , L_20 ,\r\nV_13 . V_36 / 1000000 ,\r\nV_13 . V_36 % 1000000 ) ;\r\nF_31 ( V_58 , L_21 ) ;\r\nif ( V_13 . V_39 . V_42 & V_62 )\r\nF_31 ( V_58 , L_22 ) ;\r\nif ( V_13 . V_39 . V_42 & V_63 )\r\nF_31 ( V_58 , L_23 ) ;\r\nF_31 ( V_58 , L_24 ) ;\r\nF_31 ( V_58 , L_25\r\nL_26 ,\r\nV_13 . V_39 . V_43 ,\r\nV_61 -> V_8 ?\r\nV_61 -> V_8 -> V_64 : L_27 ) ;\r\nF_31 ( V_58 , L_28\r\nL_29 ,\r\nV_13 . V_44 ,\r\nV_13 . V_45 ) ;\r\nF_32 ( V_58 ) ;\r\nF_31 ( V_58 , L_30 ,\r\nV_61 -> V_35 / ( 500000 / V_65 ) ,\r\n( V_61 -> V_35 / ( 5000 / V_65 ) ) % 100 ) ;\r\nF_31 ( V_58 , L_31 ,\r\nV_13 . V_39 . V_40 . V_66 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid T_4 F_33 ( void )\r\n{\r\nF_34 ( & V_67 ) ;\r\n}
