/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* RED */
#define RED_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_0_INBUF_ENABLED 0u
#define RED_0_INIT_DRIVESTATE 1u
#define RED_0_INIT_MUXSEL 8u
#define RED_0_INPUT_SYNC 2u
#define RED_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_0_NUM 4u
#define RED_0_PORT GPIO_PRT9
#define RED_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_INBUF_ENABLED 0u
#define RED_INIT_DRIVESTATE 1u
#define RED_INIT_MUXSEL 8u
#define RED_INPUT_SYNC 2u
#define RED_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_NUM 4u
#define RED_PORT GPIO_PRT9
#define RED_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* GREEN */
#define GREEN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_0_INBUF_ENABLED 0u
#define GREEN_0_INIT_DRIVESTATE 1u
#define GREEN_0_INIT_MUXSEL 8u
#define GREEN_0_INPUT_SYNC 2u
#define GREEN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_0_NUM 6u
#define GREEN_0_PORT GPIO_PRT9
#define GREEN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define GREEN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_INBUF_ENABLED 0u
#define GREEN_INIT_DRIVESTATE 1u
#define GREEN_INIT_MUXSEL 8u
#define GREEN_INPUT_SYNC 2u
#define GREEN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_NUM 6u
#define GREEN_PORT GPIO_PRT9
#define GREEN_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_1 */
#define Pin_1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_1_0_INBUF_ENABLED 0u
#define Pin_1_0_INIT_DRIVESTATE 1u
#define Pin_1_0_INIT_MUXSEL 0u
#define Pin_1_0_INPUT_SYNC 2u
#define Pin_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_1_0_NUM 0u
#define Pin_1_0_PORT GPIO_PRT10
#define Pin_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_1_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_1_INBUF_ENABLED 0u
#define Pin_1_INIT_DRIVESTATE 1u
#define Pin_1_INIT_MUXSEL 0u
#define Pin_1_INPUT_SYNC 2u
#define Pin_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_1_NUM 0u
#define Pin_1_PORT GPIO_PRT10
#define Pin_1_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_2 */
#define Pin_2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_2_0_INBUF_ENABLED 0u
#define Pin_2_0_INIT_DRIVESTATE 1u
#define Pin_2_0_INIT_MUXSEL 0u
#define Pin_2_0_INPUT_SYNC 2u
#define Pin_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_2_0_NUM 1u
#define Pin_2_0_PORT GPIO_PRT10
#define Pin_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_2_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_2_INBUF_ENABLED 0u
#define Pin_2_INIT_DRIVESTATE 1u
#define Pin_2_INIT_MUXSEL 0u
#define Pin_2_INPUT_SYNC 2u
#define Pin_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_2_NUM 1u
#define Pin_2_PORT GPIO_PRT10
#define Pin_2_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_3 */
#define Pin_3_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_3_0_INBUF_ENABLED 0u
#define Pin_3_0_INIT_DRIVESTATE 1u
#define Pin_3_0_INIT_MUXSEL 0u
#define Pin_3_0_INPUT_SYNC 2u
#define Pin_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_3_0_NUM 2u
#define Pin_3_0_PORT GPIO_PRT10
#define Pin_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_3_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_3_INBUF_ENABLED 0u
#define Pin_3_INIT_DRIVESTATE 1u
#define Pin_3_INIT_MUXSEL 0u
#define Pin_3_INPUT_SYNC 2u
#define Pin_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_3_NUM 2u
#define Pin_3_PORT GPIO_PRT10
#define Pin_3_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_4 */
#define Pin_4_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_4_0_INBUF_ENABLED 0u
#define Pin_4_0_INIT_DRIVESTATE 1u
#define Pin_4_0_INIT_MUXSEL 0u
#define Pin_4_0_INPUT_SYNC 2u
#define Pin_4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_4_0_NUM 3u
#define Pin_4_0_PORT GPIO_PRT10
#define Pin_4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_4_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_4_INBUF_ENABLED 0u
#define Pin_4_INIT_DRIVESTATE 1u
#define Pin_4_INIT_MUXSEL 0u
#define Pin_4_INPUT_SYNC 2u
#define Pin_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_4_NUM 3u
#define Pin_4_PORT GPIO_PRT10
#define Pin_4_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_5 */
#define Pin_5_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_5_0_INBUF_ENABLED 0u
#define Pin_5_0_INIT_DRIVESTATE 1u
#define Pin_5_0_INIT_MUXSEL 0u
#define Pin_5_0_INPUT_SYNC 2u
#define Pin_5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_5_0_NUM 4u
#define Pin_5_0_PORT GPIO_PRT10
#define Pin_5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_5_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_5_INBUF_ENABLED 0u
#define Pin_5_INIT_DRIVESTATE 1u
#define Pin_5_INIT_MUXSEL 0u
#define Pin_5_INPUT_SYNC 2u
#define Pin_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_5_NUM 4u
#define Pin_5_PORT GPIO_PRT10
#define Pin_5_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_6 */
#define Pin_6_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_6_0_INBUF_ENABLED 0u
#define Pin_6_0_INIT_DRIVESTATE 1u
#define Pin_6_0_INIT_MUXSEL 0u
#define Pin_6_0_INPUT_SYNC 2u
#define Pin_6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_6_0_NUM 5u
#define Pin_6_0_PORT GPIO_PRT10
#define Pin_6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_6_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_6_INBUF_ENABLED 0u
#define Pin_6_INIT_DRIVESTATE 1u
#define Pin_6_INIT_MUXSEL 0u
#define Pin_6_INPUT_SYNC 2u
#define Pin_6_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_6_NUM 5u
#define Pin_6_PORT GPIO_PRT10
#define Pin_6_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_6_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_7 */
#define Pin_7_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_7_0_INBUF_ENABLED 0u
#define Pin_7_0_INIT_DRIVESTATE 1u
#define Pin_7_0_INIT_MUXSEL 0u
#define Pin_7_0_INPUT_SYNC 2u
#define Pin_7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_7_0_NUM 6u
#define Pin_7_0_PORT GPIO_PRT10
#define Pin_7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_7_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_7_INBUF_ENABLED 0u
#define Pin_7_INIT_DRIVESTATE 1u
#define Pin_7_INIT_MUXSEL 0u
#define Pin_7_INPUT_SYNC 2u
#define Pin_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_7_NUM 6u
#define Pin_7_PORT GPIO_PRT10
#define Pin_7_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* Pin_8 */
#define Pin_8_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_8_0_INBUF_ENABLED 0u
#define Pin_8_0_INIT_DRIVESTATE 1u
#define Pin_8_0_INIT_MUXSEL 0u
#define Pin_8_0_INPUT_SYNC 2u
#define Pin_8_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_8_0_NUM 3u
#define Pin_8_0_PORT GPIO_PRT9
#define Pin_8_0_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_8_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define Pin_8_DRIVEMODE CY_GPIO_DM_ANALOG
#define Pin_8_INBUF_ENABLED 0u
#define Pin_8_INIT_DRIVESTATE 1u
#define Pin_8_INIT_MUXSEL 0u
#define Pin_8_INPUT_SYNC 2u
#define Pin_8_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define Pin_8_NUM 3u
#define Pin_8_PORT GPIO_PRT9
#define Pin_8_SLEWRATE CY_GPIO_SLEW_FAST
#define Pin_8_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_scl */
#define I2C_1_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_0_INBUF_ENABLED 1u
#define I2C_1_scl_0_INIT_DRIVESTATE 1u
#define I2C_1_scl_0_INIT_MUXSEL 19u
#define I2C_1_scl_0_INPUT_SYNC 2u
#define I2C_1_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_0_NUM 4u
#define I2C_1_scl_0_PORT GPIO_PRT6
#define I2C_1_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_scl_INBUF_ENABLED 1u
#define I2C_1_scl_INIT_DRIVESTATE 1u
#define I2C_1_scl_INIT_MUXSEL 19u
#define I2C_1_scl_INPUT_SYNC 2u
#define I2C_1_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_scl_NUM 4u
#define I2C_1_scl_PORT GPIO_PRT6
#define I2C_1_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* I2C_1_sda */
#define I2C_1_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_0_INBUF_ENABLED 1u
#define I2C_1_sda_0_INIT_DRIVESTATE 1u
#define I2C_1_sda_0_INIT_MUXSEL 19u
#define I2C_1_sda_0_INPUT_SYNC 2u
#define I2C_1_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_0_NUM 5u
#define I2C_1_sda_0_PORT GPIO_PRT6
#define I2C_1_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define I2C_1_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define I2C_1_sda_INBUF_ENABLED 1u
#define I2C_1_sda_INIT_DRIVESTATE 1u
#define I2C_1_sda_INIT_MUXSEL 19u
#define I2C_1_sda_INPUT_SYNC 2u
#define I2C_1_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define I2C_1_sda_NUM 5u
#define I2C_1_sda_PORT GPIO_PRT6
#define I2C_1_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define I2C_1_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_rx */
#define UART_1_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_0_INBUF_ENABLED 1u
#define UART_1_rx_0_INIT_DRIVESTATE 1u
#define UART_1_rx_0_INIT_MUXSEL 18u
#define UART_1_rx_0_INPUT_SYNC 2u
#define UART_1_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_0_NUM 0u
#define UART_1_rx_0_PORT GPIO_PRT5
#define UART_1_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_1_rx_INBUF_ENABLED 1u
#define UART_1_rx_INIT_DRIVESTATE 1u
#define UART_1_rx_INIT_MUXSEL 18u
#define UART_1_rx_INPUT_SYNC 2u
#define UART_1_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_rx_NUM 0u
#define UART_1_rx_PORT GPIO_PRT5
#define UART_1_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_1_tx */
#define UART_1_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_0_INBUF_ENABLED 0u
#define UART_1_tx_0_INIT_DRIVESTATE 1u
#define UART_1_tx_0_INIT_MUXSEL 18u
#define UART_1_tx_0_INPUT_SYNC 2u
#define UART_1_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_0_NUM 1u
#define UART_1_tx_0_PORT GPIO_PRT5
#define UART_1_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_1_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_1_tx_INBUF_ENABLED 0u
#define UART_1_tx_INIT_DRIVESTATE 1u
#define UART_1_tx_INIT_MUXSEL 18u
#define UART_1_tx_INPUT_SYNC 2u
#define UART_1_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_1_tx_NUM 1u
#define UART_1_tx_PORT GPIO_PRT5
#define UART_1_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_1_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
