[06/21 12:39:18      0s] 
[06/21 12:39:18      0s] Cadence Innovus(TM) Implementation System.
[06/21 12:39:18      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/21 12:39:18      0s] 
[06/21 12:39:18      0s] Version:	v23.31-s109_1, built Mon Apr 22 16:02:43 PDT 2024
[06/21 12:39:18      0s] Options:	
[06/21 12:39:18      0s] Date:		Sat Jun 21 12:39:18 2025
[06/21 12:39:18      0s] Host:		ei-vm-018.othr.de (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (32cores*32cpus*AMD Ryzen Threadripper PRO 5965WX 24-Cores 512KB)
[06/21 12:39:18      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/21 12:39:18      0s] 
[06/21 12:39:18      0s] License:
[06/21 12:39:18      0s] 		[12:39:18.483268] Configured Lic search path (23.02-s005): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

[06/21 12:39:18      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/21 12:39:18      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/21 12:39:19      2s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[06/21 12:39:36     17s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.31-s109_1 (64bit) 04/22/2024 16:02 (Linux 3.10.0-693.el7.x86_64)
[06/21 12:39:38     19s] @(#)CDS: NanoRoute 23.31-s109_1 NR240401-0735/23_11-UB (database version 18.20.622_1) {superthreading v2.20}
[06/21 12:39:38     19s] @(#)CDS: AAE 23.11-s030 (64bit) 04/22/2024 (Linux 3.10.0-693.el7.x86_64)
[06/21 12:39:38     19s] @(#)CDS: CTE 23.11-s024_1 () Apr 22 2024 08:03:17 ( )
[06/21 12:39:38     19s] @(#)CDS: SYNTECH 23.11-s010_1 () Apr  5 2024 04:21:08 ( )
[06/21 12:39:38     19s] @(#)CDS: CPE v23.11-s057
[06/21 12:39:38     19s] @(#)CDS: IQuantus/TQuantus 22.1.1-s233 (64bit) Mon Dec 11 23:11:23 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[06/21 12:39:38     19s] @(#)CDS: OA 22.61-p011 Thu Nov 30 12:26:13 2023
[06/21 12:39:38     19s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/21 12:39:38     19s] @(#)CDS: RCDB 11.15.0
[06/21 12:39:38     19s] @(#)CDS: STYLUS 23.10-a010_1 (02/06/2024 03:59 PST)
[06/21 12:39:38     19s] @(#)CDS: IntegrityPlanner-23.11-14100 (23.11) (2024-02-05 09:01:07+0800)
[06/21 12:39:38     19s] @(#)CDS: SYNTHESIS_ENGINE 23.11-s099
[06/21 12:39:38     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2200751_2c2da4d9-3b05-418d-a5ae-4ddd8c1dd2a0_ei-vm-018.othr.de_bas33767_wrMi03.

[06/21 12:39:38     19s] Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.
[06/21 12:39:39     20s] 
[06/21 12:39:39     20s] **INFO:  MMMC transition support version v31-84 
[06/21 12:39:39     20s] 
[06/21 12:39:39     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/21 12:39:39     20s] <CMD> suppressMessage ENCEXT-2799
[06/21 12:39:40     20s] <CMD> getVersion
[06/21 12:39:40     20s] <CMD> getVersion
[06/21 12:39:40     21s] <CMD> getVersion
[06/21 12:39:40     21s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[06/21 12:39:41     21s] [INFO] Loading Pegasus 24.10 fill procedures
[06/21 12:39:41     21s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[06/21 12:39:41     21s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[06/21 12:39:41     21s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[06/21 12:39:41     21s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[06/21 12:39:41     21s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[06/21 12:39:41     21s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[06/21 12:39:41     21s] <CMD> win
[06/21 12:39:41     21s] <CMD> zoomBox -0.01800 -0.00100 0.11400 0.11700
[06/21 12:39:52     22s] <CMD> set ::MSV::initSNetPrimarySNetDone 1
[06/21 12:39:52     22s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/21 12:39:52     22s] <CMD> set ::dft::debug_attribute 0
[06/21 12:39:52     22s] <CMD> set _scale_capacitance_to_1ff 1
[06/21 12:39:52     22s] <CMD> set _scale_leakage_power_to_1pw 1
[06/21 12:39:52     22s] <CMD> set _scale_time_to_100fs 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_constraint_performance_statistics_precision 2
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_efficient_set_timing_derate 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_diskcaching_io_performance 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_dump_reset_clock 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_efficient_clocks_collection 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_efficient_hier_obj 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_efficient_save_mode 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_enable_view_pruning_enhancements 4
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_is_imm_info_cached 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_latch_period_based_threshold 0.0001
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:52     22s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[06/21 12:39:52     22s] <CMD> set dbgDBHasPGConnFile 1
[06/21 12:39:52     22s] <CMD> set dbgDualViewAwareXTree 1
[06/21 12:39:52     22s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[06/21 12:39:52     22s] <CMD> set dcgHonorSignalNetNDR 1
[06/21 12:39:52     22s] <CMD> set defHierChar /
[06/21 12:39:52     22s] <CMD> set distributed_client_message_echo 1
[06/21 12:39:52     22s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/21 12:39:52     22s] <CMD> set edi_pe::pegWeightMultiplier2ForHLS 1.3345
[06/21 12:39:52     22s] <CMD> set edi_pe::pegWireCapacityRatio 0.5338
[06/21 12:39:52     22s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[06/21 12:39:52     22s] <CMD> set enc_before_startup_file 0
[06/21 12:39:52     22s] <CMD> set enc_check_rename_command_name 1
[06/21 12:39:53     22s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/21 12:39:53     22s] <CMD> set floorplan_default_site CoreSite
[06/21 12:39:53     22s] <CMD> set fpIsMaxIoHeight 0
[06/21 12:39:53     22s] <CMD> set init_design_settop 0
[06/21 12:39:53     22s] <CMD> set init_gnd_net {VSS iovss vss}
[06/21 12:39:53     22s] <CMD> set init_lef_file {/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_tech.lef /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_stdcell.lef /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_io.lef}
[06/21 12:39:53     22s] <CMD> set init_mmmc_file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/viewDefinition.tcl
[06/21 12:39:53     22s] <CMD> set init_original_verilog_files SRC/fabric_netlists.v
[06/21 12:39:53     22s] <CMD> set init_pwr_net {VDD iovdd vdd}
[06/21 12:39:53     22s] <CMD> set init_top_cell grid_clb
[06/21 12:39:53     22s] <CMD> set init_verilog /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/grid_clb.v.bin
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set latch_time_borrow_mode max_borrow
[06/21 12:39:53     22s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[06/21 12:39:53     22s] <CMD> set pegDefaultResScaleFactor 1
[06/21 12:39:53     22s] <CMD> set pegDetailResScaleFactor 1
[06/21 12:39:53     22s] <CMD> set pegEnableDualViewForTQuantus 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/21 12:39:53     22s] <CMD> set spgUnflattenIlmInCheckPlace 2
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_aocv_efficient_accurate_mode 1
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_clock_root_frequency_compatibility 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_efficient_lib_pin 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_add_brackets_name 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_efficient_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_efficient_derate_mode 1
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/21 12:39:53     22s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/21 12:39:53     22s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_multi_threaded_reporting 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_new_power_view_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_view_based_tlatch_mode 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_disable_3d_arcs 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_improved_waveform_cache 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[06/21 12:39:53     22s] <CMD> set timing_library_ca_derate_data_consistency 0
[06/21 12:39:53     22s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[06/21 12:39:53     22s] <CMD> set timing_library_refactor_db_arc_processing 1
[06/21 12:39:53     22s] <CMD> set timing_library_refactor_db_arc_processing3 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_path_based_override_distance 1e+30
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_backward_compatible_to_adjust 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_efficient_collection_handling 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_efficient_cone_marking 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_improved_drv_reporting 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_enable_variable_verbose_fields 0
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_latch_analysis_compatibility 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[06/21 12:39:53     22s] <CMD> set defStreamOutCheckUncolored false
[06/21 12:39:53     22s] <CMD> set init_lef_check_antenna 1
[06/21 12:39:53     22s] <CMD> set init_verilog_tolerate_port_mismatch 0
[06/21 12:39:53     22s] <CMD> set lefdefInputCheckColoredShape 0
[06/21 12:39:53     22s] <CMD> set load_netlist_ignore_undefined_cell 1
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_remove_clock_reconvergence_pessimism false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_case_analysis_for_sequential_propagation false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_allow_useful_skew_latency_per_view false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_set_case_analysis false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_recovery_removal_checks false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_use_latch_time_borrow true
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_disable_clock_gating_checks false
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> get_message -id GLOBAL-100 -suppress
[06/21 12:39:53     22s] <CMD> set timing_self_loop_paths_no_skew false
[06/21 12:39:53     22s] <CMD> set_global _scale_capacitance_to_1ff "true"
[06/21 12:39:53     22s] <CMD> set_global _scale_time_to_100fs "true"
[06/21 12:39:53     22s] <CMD> set_global _scale_leakage_power_to_1pw "true"
[06/21 12:39:53     22s] <CMD> set_global timing_library_refactor_db_arc_processing "true"
[06/21 12:39:53     22s] <CMD> set_global timing_library_refactor_db_arc_processing3 "true"
[06/21 12:39:54     23s] <CMD> init_design
[06/21 12:39:54     23s] #% Begin Load MMMC data ... (date=06/21 12:39:54, mem=1895.8M)
[06/21 12:39:54     23s] #% End Load MMMC data ... (date=06/21 12:39:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.8M, current mem=1896.8M)
[06/21 12:39:54     23s] 
[06/21 12:39:54     23s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_tech.lef ...
[06/21 12:39:54     23s] 
[06/21 12:39:54     23s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_stdcell.lef ...
[06/21 12:39:54     23s] Set DBUPerIGU to M1 pitch 480.
[06/21 12:39:54     23s] 
[06/21 12:39:54     23s] Loading LEF file /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/libs/misc/sg13g2_io.lef ...
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-200' for more detail.
[06/21 12:39:54     23s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/21 12:39:54     23s] To increase the message display limit, refer to the product command reference manual.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/21 12:39:54     23s] Type 'man IMPLF-201' for more detail.
[06/21 12:39:54     23s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/21 12:39:54     23s] Loading view definition file from /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/viewDefinition.tcl
[06/21 12:39:54     23s] Reading MAX_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[06/21 12:39:55     23s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[06/21 12:39:55     23s] Reading MIN_TIMING timing library '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[06/21 12:39:55     23s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[06/21 12:39:55     23s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1955.0M, current mem=1913.4M)
[06/21 12:39:55     23s] *** End library_loading (cpu=0.01min, real=0.02min, mem=32.0M, fe_cpu=0.39min, fe_real=0.62min, fe_mem=1808.4M) ***
[06/21 12:39:55     23s] #% Begin Load netlist data ... (date=06/21 12:39:55, mem=1913.4M)
[06/21 12:39:55     23s] *** Begin netlist parsing (mem=1808.4M) ***
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/21 12:39:55     23s] Type 'man IMPVL-159' for more detail.
[06/21 12:39:55     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/21 12:39:55     23s] To increase the message display limit, refer to the product command reference manual.
[06/21 12:39:55     23s] Created 78 new cells from 2 timing libraries.
[06/21 12:39:55     23s] Reading netlist ...
[06/21 12:39:55     23s] Backslashed names will retain backslash and a trailing blank character.
[06/21 12:39:55     23s] Reading verilogBinary netlist '/home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb/grid_clb.v.bin'
[06/21 12:39:55     23s] 
[06/21 12:39:55     23s] *** Memory Usage v#2 (Current mem = 1817.449M, initial mem = 843.586M) ***
[06/21 12:39:55     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1817.4M) ***
[06/21 12:39:55     23s] #% End Load netlist data ... (date=06/21 12:39:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1919.8M, current mem=1919.8M)
[06/21 12:39:55     23s] Set top cell to grid_clb.
[06/21 12:39:55     23s] Hooked 156 DB cells to tlib cells.
[06/21 12:39:55     23s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1927.5M, current mem=1927.5M)
[06/21 12:39:55     23s] Starting recursive module instantiation check.
[06/21 12:39:55     23s] No recursion found.
[06/21 12:39:55     23s] Building hierarchical netlist for Cell grid_clb ...
[06/21 12:39:55     23s] ***** UseNewTieNetMode *****.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'direct_interc' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_mux' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_dffr_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'const1' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:39:55     24s] Type 'man IMPECO-560' for more detail.
[06/21 12:39:55     24s] *** Netlist is NOT unique.
[06/21 12:39:55     24s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[06/21 12:39:55     24s] ** info: there are 196 modules.
[06/21 12:39:55     24s] ** info: there are 11240 stdCell insts.
[06/21 12:39:55     24s] ** info: there are 11240 stdCell insts with at least one signal pin.
[06/21 12:39:55     24s] 
[06/21 12:39:55     24s] *** Memory Usage v#2 (Current mem = 1881.363M, initial mem = 843.586M) ***
[06/21 12:39:55     24s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/21 12:39:55     24s] Type 'man IMPFP-3961' for more detail.
[06/21 12:39:55     24s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/21 12:39:55     24s] Start create_tracks
[06/21 12:39:55     24s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/21 12:39:56     25s] Extraction setup Started for TopCell grid_clb 
[06/21 12:39:56     25s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/21 12:39:56     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2773' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2773' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/21 12:39:56     25s] Type 'man IMPEXT-2776' for more detail.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/21 12:39:56     25s] Summary of Active RC-Corners : 
[06/21 12:39:56     25s]  
[06/21 12:39:56     25s]  Analysis View: WORST_CASE
[06/21 12:39:56     25s]     RC-Corner Name        : RC_BEST
[06/21 12:39:56     25s]     RC-Corner Index       : 0
[06/21 12:39:56     25s]     RC-Corner Temperature : 40 Celsius
[06/21 12:39:56     25s]     RC-Corner Cap Table   : ''
[06/21 12:39:56     25s]     RC-Corner PreRoute Res Factor         : 1
[06/21 12:39:56     25s]     RC-Corner PreRoute Cap Factor         : 1
[06/21 12:39:56     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/21 12:39:56     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/21 12:39:56     25s]  
[06/21 12:39:56     25s]  Analysis View: Best_CASE
[06/21 12:39:56     25s]     RC-Corner Name        : RC_WORST
[06/21 12:39:56     25s]     RC-Corner Index       : 1
[06/21 12:39:56     25s]     RC-Corner Temperature : 125 Celsius
[06/21 12:39:56     25s]     RC-Corner Cap Table   : ''
[06/21 12:39:56     25s]     RC-Corner PreRoute Res Factor         : 1
[06/21 12:39:56     25s]     RC-Corner PreRoute Cap Factor         : 1
[06/21 12:39:56     25s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/21 12:39:56     25s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/21 12:39:56     25s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/21 12:39:56     25s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/21 12:39:56     25s] eee: RC Grid memory allocated = 16464 (14 X 14 X 7 X 12b)
[06/21 12:39:56     25s] Updating RC Grid density data for preRoute extraction ...
[06/21 12:39:56     25s] eee: pegSigSF=1.070000
[06/21 12:39:56     25s] Initializing multi-corner resistance tables ...
[06/21 12:39:56     25s] eee: Grid unit RC data computation started
[06/21 12:39:56     25s] eee: Grid unit RC data computation completed
[06/21 12:39:56     25s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/21 12:39:56     25s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/21 12:39:56     25s] eee: LAM-FP: thresh=1 ; dimX=1152.297619 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/21 12:39:56     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/21 12:39:56     25s] eee: NetCapCache creation started. (Current Mem: 2118.512M) 
[06/21 12:39:56     25s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2118.512M) 
[06/21 12:39:56     25s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(483.965000, 483.840000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (13 X 13)
[06/21 12:39:56     25s] eee: Metal Layers Info:
[06/21 12:39:56     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:39:56     25s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/21 12:39:56     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:39:56     25s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/21 12:39:56     25s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 12:39:56     25s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 12:39:56     25s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 12:39:56     25s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 12:39:56     25s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/21 12:39:56     25s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/21 12:39:56     25s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:39:56     25s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/21 12:39:56     25s] *Info: initialize multi-corner CTS.
[06/21 12:39:56     25s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2223.4M, current mem=1981.4M)
[06/21 12:39:57     25s] Reading timing constraints file '/dev/null' ...
[06/21 12:39:57     25s] Current (total cpu=0:00:25.8, real=0:00:39.0, peak res=2332.4M, current mem=2300.5M)
[06/21 12:39:57     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/21 12:39:57     25s] Summary for sequential cells identification: 
[06/21 12:39:57     25s]   Identified SBFF number: 3
[06/21 12:39:57     25s]   Identified MBFF number: 0
[06/21 12:39:57     25s]   Identified SB Latch number: 5
[06/21 12:39:57     25s]   Identified MB Latch number: 0
[06/21 12:39:57     25s]   Not identified SBFF number: 0
[06/21 12:39:57     25s]   Not identified MBFF number: 0
[06/21 12:39:57     25s]   Not identified SB Latch number: 0
[06/21 12:39:57     25s]   Not identified MB Latch number: 0
[06/21 12:39:57     25s]   Number of sequential cells which are not FFs: 2
[06/21 12:39:57     25s] Total number of combinational cells: 56
[06/21 12:39:57     25s] Total number of sequential cells: 10
[06/21 12:39:57     25s] Total number of tristate cells: 6
[06/21 12:39:57     25s] Total number of level shifter cells: 0
[06/21 12:39:57     25s] Total number of power gating cells: 0
[06/21 12:39:57     25s] Total number of isolation cells: 0
[06/21 12:39:57     25s] Total number of power switch cells: 0
[06/21 12:39:57     25s] Total number of pulse generator cells: 0
[06/21 12:39:57     25s] Total number of always on buffers: 0
[06/21 12:39:57     25s] Total number of retention cells: 0
[06/21 12:39:57     25s] Total number of physical cells: 6
[06/21 12:39:57     25s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[06/21 12:39:57     25s] Total number of usable buffers: 5
[06/21 12:39:57     25s] List of unusable buffers:
[06/21 12:39:57     25s] Total number of unusable buffers: 0
[06/21 12:39:57     25s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[06/21 12:39:57     25s] Total number of usable inverters: 5
[06/21 12:39:57     25s] List of unusable inverters:
[06/21 12:39:57     25s] Total number of unusable inverters: 0
[06/21 12:39:57     25s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[06/21 12:39:57     25s] Total number of identified usable delay cells: 3
[06/21 12:39:57     25s] List of identified unusable delay cells:
[06/21 12:39:57     25s] Total number of identified unusable delay cells: 0
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Deleting Cell Server Begin ...
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Deleting Cell Server End ...
[06/21 12:39:57     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2328.8M, current mem=2328.8M)
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/21 12:39:57     25s] Summary for sequential cells identification: 
[06/21 12:39:57     25s]   Identified SBFF number: 3
[06/21 12:39:57     25s]   Identified MBFF number: 0
[06/21 12:39:57     25s]   Identified SB Latch number: 5
[06/21 12:39:57     25s]   Identified MB Latch number: 0
[06/21 12:39:57     25s]   Not identified SBFF number: 0
[06/21 12:39:57     25s]   Not identified MBFF number: 0
[06/21 12:39:57     25s]   Not identified SB Latch number: 0
[06/21 12:39:57     25s]   Not identified MB Latch number: 0
[06/21 12:39:57     25s]   Number of sequential cells which are not FFs: 2
[06/21 12:39:57     25s]  Visiting view : WORST_CASE
[06/21 12:39:57     25s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/21 12:39:57     25s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/21 12:39:57     25s]  Visiting view : Best_CASE
[06/21 12:39:57     25s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/21 12:39:57     25s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/21 12:39:57     25s] TLC MultiMap info (StdDelay):
[06/21 12:39:57     25s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/21 12:39:57     25s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/21 12:39:57     25s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/21 12:39:57     25s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/21 12:39:57     25s]  Setting StdDelay to: 25.6ps
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Deleting Cell Server Begin ...
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] TimeStamp Deleting Cell Server End ...
[06/21 12:39:57     25s] 
[06/21 12:39:57     25s] *** Summary of all messages that are not suppressed in this session:
[06/21 12:39:57     25s] Severity  ID               Count  Summary                                  
[06/21 12:39:57     25s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/21 12:39:57     25s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/21 12:39:57     25s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[06/21 12:39:57     25s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/21 12:39:57     25s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/21 12:39:57     25s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/21 12:39:57     25s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/21 12:39:57     25s] WARNING   IMPECO-560          16  The netlist is not unique, because the m...
[06/21 12:39:57     25s] *** Message Summary: 245 warning(s), 0 error(s)
[06/21 12:39:57     25s] 
[06/21 12:40:21     27s] <CMD> getIoFlowFlag
[06/21 12:40:57     28s] <CMD> setIoFlowFlag 0
[06/21 12:40:57     28s] <CMD> floorPlan -site CoreSite -r 0.99974171686 0.699999 20 20 20 20
[06/21 12:40:57     28s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 12:40:57     28s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 12:40:57     28s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 12:40:57     28s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.16
[06/21 12:40:57     29s] Adjusting core size to PlacementGrid : width :488.16 height : 480.06
[06/21 12:40:57     29s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/21 12:40:57     29s] Type 'man IMPFP-3961' for more detail.
[06/21 12:40:57     29s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/21 12:40:57     29s] Start create_tracks
[06/21 12:40:57     29s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/21 12:40:57     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/21 12:40:57     29s] <CMD> uiSetTool select
[06/21 12:40:57     29s] <CMD> getIoFlowFlag
[06/21 12:40:57     29s] <CMD> fit
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:41:03     29s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:43:20     35s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/21 12:43:20     35s] The ring targets are set to core/block ring wires.
[06/21 12:43:20     35s] addRing command will consider rows while creating rings.
[06/21 12:43:20     35s] addRing command will disallow rings to go over rows.
[06/21 12:43:20     35s] addRing command will ignore shorts while creating rings.
[06/21 12:43:20     35s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/21 12:43:20     35s] 
[06/21 12:43:20     35s] 
[06/21 12:43:20     35s] viaInitial starts at Sat Jun 21 12:43:20 2025
viaInitial ends at Sat Jun 21 12:43:20 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2587.3M)
[06/21 12:43:20     35s] Ring generation is complete.
[06/21 12:43:20     35s] vias are now being generated.
[06/21 12:43:20     35s] addRing created 8 wires.
[06/21 12:43:20     35s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/21 12:43:20     35s] +--------+----------------+----------------+
[06/21 12:43:20     35s] |  Layer |     Created    |     Deleted    |
[06/21 12:43:20     35s] +--------+----------------+----------------+
[06/21 12:43:20     35s] |TopMetal1|        4       |       NA       |
[06/21 12:43:20     35s] | TopVia2|        8       |        0       |
[06/21 12:43:20     35s] |TopMetal2|        4       |       NA       |
[06/21 12:43:20     35s] +--------+----------------+----------------+
[06/21 12:44:00     38s] <CMD> set ptngSprNoRefreshPins 1
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_2_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> setPtnPinStatus -cell grid_clb -pin {clk[0]} -status unplaced -silent
[06/21 12:44:00     38s] <CMD> set ptngSprNoRefreshPins 0
[06/21 12:44:00     38s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 12:44:21     39s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:44:21     39s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:44:21     39s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 27 -pin {{bottom_width_0_height_0_subtile_0__pin_I_2_[0]} {bottom_width_0_height_0_subtile_0__pin_I_6_[0]} {bottom_width_0_height_0_subtile_0__pin_I_10_[0]} {bottom_width_0_height_0_subtile_0__pin_I_14_[0]} {bottom_width_0_height_0_subtile_0__pin_I_18_[0]} {bottom_width_0_height_0_subtile_0__pin_I_22_[0]} {bottom_width_0_height_0_subtile_0__pin_I_26_[0]} {bottom_width_0_height_0_subtile_0__pin_I_30_[0]} {bottom_width_0_height_0_subtile_0__pin_I_34_[0]} {bottom_width_0_height_0_subtile_0__pin_I_38_[0]} {bottom_width_0_height_0_subtile_0__pin_O_2_[0]} {bottom_width_0_height_0_subtile_0__pin_O_6_[0]} {bottom_width_0_height_0_subtile_0__pin_O_10_[0]} {bottom_width_0_height_0_subtile_0__pin_O_14_[0]} {bottom_width_0_height_0_subtile_0__pin_O_18_[0]} {clk[0]}}
[06/21 12:44:21     39s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/21 12:44:21     39s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/21 12:44:21     39s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 205 out of 205 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/21 12:44:21     39s] Type 'man IMPTR-2108' for more detail.
[06/21 12:44:21     39s]  As a result, your trialRoute congestion could be incorrect.
[06/21 12:44:21     39s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[06/21 12:44:21     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:44:21     39s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:44:21     39s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:44:21     39s] Successfully spread [16] pins.
[06/21 12:44:21     39s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 2611.3M).
[06/21 12:44:21     39s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:45:27     42s] <CMD> set ptngSprNoRefreshPins 1
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {ccff_head[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {ccff_tail[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_3_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_7_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_11_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_15_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_19_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_23_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_27_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_31_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_35_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_I_39_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_O_3_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_O_7_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_O_11_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_O_15_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> setPtnPinStatus -cell grid_clb -pin {left_width_0_height_0_subtile_0__pin_O_19_[0]} -status unplaced -silent
[06/21 12:45:27     42s] <CMD> set ptngSprNoRefreshPins 0
[06/21 12:45:27     42s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 12:45:41     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:45:41     43s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:45:41     43s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 25 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:45:41     43s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:45:41     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:41     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:41     43s] Successfully spread [17] pins.
[06/21 12:45:41     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.4M).
[06/21 12:45:41     43s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:45:49     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:45:49     43s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:45:49     43s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 25 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:45:49     43s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:45:49     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:49     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:49     43s] Successfully spread [17] pins.
[06/21 12:45:49     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.5M).
[06/21 12:45:49     43s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:45:54     43s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:45:54     43s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:45:54     43s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 26 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:45:54     43s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:45:54     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:54     43s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:45:54     43s] Successfully spread [17] pins.
[06/21 12:45:54     43s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.6M).
[06/21 12:45:54     43s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:46:08     44s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:46:08     44s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:46:08     44s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 27 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:46:08     44s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:46:08     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:08     44s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:08     44s] Successfully spread [17] pins.
[06/21 12:46:08     44s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.7M).
[06/21 12:46:08     44s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:46:14     45s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:46:14     45s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:46:14     45s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 28 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:46:14     45s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:46:14     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:14     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:14     45s] Successfully spread [17] pins.
[06/21 12:46:14     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.8M).
[06/21 12:46:14     45s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:46:20     45s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:46:20     45s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:46:20     45s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 29 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:46:20     45s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:46:20     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:20     45s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:20     45s] Successfully spread [17] pins.
[06/21 12:46:20     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.8M).
[06/21 12:46:20     45s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:46:32     46s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:46:32     46s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:46:32     46s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 30 -pin {{ccff_head[0]} {ccff_tail[0]} {left_width_0_height_0_subtile_0__pin_I_3_[0]} {left_width_0_height_0_subtile_0__pin_I_7_[0]} {left_width_0_height_0_subtile_0__pin_I_11_[0]} {left_width_0_height_0_subtile_0__pin_I_15_[0]} {left_width_0_height_0_subtile_0__pin_I_19_[0]} {left_width_0_height_0_subtile_0__pin_I_23_[0]} {left_width_0_height_0_subtile_0__pin_I_27_[0]} {left_width_0_height_0_subtile_0__pin_I_31_[0]} {left_width_0_height_0_subtile_0__pin_I_35_[0]} {left_width_0_height_0_subtile_0__pin_I_39_[0]} {left_width_0_height_0_subtile_0__pin_O_3_[0]} {left_width_0_height_0_subtile_0__pin_O_7_[0]} {left_width_0_height_0_subtile_0__pin_O_11_[0]} {left_width_0_height_0_subtile_0__pin_O_15_[0]} {left_width_0_height_0_subtile_0__pin_O_19_[0]}}
[06/21 12:46:32     46s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:46:32     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:32     46s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:46:32     46s] Successfully spread [17] pins.
[06/21 12:46:32     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2611.9M).
[06/21 12:46:32     46s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:48:01     50s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:48:01     50s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:48:01     50s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 2 -spreadType center -spacing 27 -pin {{pReset[0]} {prog_clk[0]} {right_width_0_height_0_subtile_0__pin_I_1_[0]} {right_width_0_height_0_subtile_0__pin_I_5_[0]} {right_width_0_height_0_subtile_0__pin_I_9_[0]} {right_width_0_height_0_subtile_0__pin_I_13_[0]} {right_width_0_height_0_subtile_0__pin_I_17_[0]} {right_width_0_height_0_subtile_0__pin_I_21_[0]} {right_width_0_height_0_subtile_0__pin_I_25_[0]} {right_width_0_height_0_subtile_0__pin_I_29_[0]} {right_width_0_height_0_subtile_0__pin_I_33_[0]} {right_width_0_height_0_subtile_0__pin_I_37_[0]} {right_width_0_height_0_subtile_0__pin_O_1_[0]} {right_width_0_height_0_subtile_0__pin_O_5_[0]} {right_width_0_height_0_subtile_0__pin_O_9_[0]} {right_width_0_height_0_subtile_0__pin_O_13_[0]} {right_width_0_height_0_subtile_0__pin_O_17_[0]}}
[06/21 12:48:01     50s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:48:01     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:48:01     50s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:48:01     50s] Successfully spread [17] pins.
[06/21 12:48:01     50s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.0M).
[06/21 12:48:01     50s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:48:35     52s] <CMD> set ptngSprNoRefreshPins 1
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {reset[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {set[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_clk_0_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_0_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_4_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_8_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_12_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_16_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_20_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_24_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_28_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_32_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_I_36_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_0_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_4_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_8_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_12_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> setPtnPinStatus -cell grid_clb -pin {top_width_0_height_0_subtile_0__pin_O_16_[0]} -status unplaced -silent
[06/21 12:48:35     52s] <CMD> set ptngSprNoRefreshPins 0
[06/21 12:48:35     52s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[06/21 12:48:49     52s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:48:49     52s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:48:49     52s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 28 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:48:49     52s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:48:49     52s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:48:49     52s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:48:49     52s] Successfully spread [18] pins.
[06/21 12:48:49     52s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.1M).
[06/21 12:48:49     52s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:49:01     53s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:49:01     53s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:49:01     53s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 27 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:49:01     53s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:49:01     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:49:01     53s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:49:01     53s] Successfully spread [18] pins.
[06/21 12:49:01     53s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.2M).
[06/21 12:49:01     53s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:49:17     54s] <CMD> zoomBox 7.39600 540.60900 45.44700 509.17500
[06/21 12:49:36     55s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:49:36     55s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:49:36     55s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 28.32 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:49:36     55s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:49:36     55s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/21 12:49:36     55s] #To increase the message display limit, refer to the product command reference manual.
[06/21 12:49:36     55s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 12:49:36     55s] 
[06/21 12:49:36     55s] Following pins are not spread:
[06/21 12:49:36     55s]   reset[0]
[06/21 12:49:36     55s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 12:49:36     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.3M).
[06/21 12:49:36     55s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:49:39     55s] <CMD> fit
[06/21 12:49:45     55s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:49:45     55s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:49:45     55s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:49:45     55s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:49:45     55s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 12:49:45     55s] 
[06/21 12:49:45     55s] Following pins are not spread:
[06/21 12:49:45     55s]   reset[0]
[06/21 12:49:45     55s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 12:49:45     55s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.4M).
[06/21 12:49:45     55s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:49:51     56s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:49:51     56s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:49:51     56s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 26 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:49:51     56s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:49:51     56s] Successfully spread [18] pins.
[06/21 12:49:51     56s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.5M).
[06/21 12:49:51     56s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:49:57     56s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:49:57     56s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:49:57     56s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 25 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:49:57     56s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:49:57     56s] Successfully spread [18] pins.
[06/21 12:49:57     56s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.6M).
[06/21 12:49:57     56s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:50:04     56s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:50:04     56s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:50:04     56s] <CMD> editPin -pinWidth 0.2 -pinDepth 0.72 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 24 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:50:04     56s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:50:04     56s] Successfully spread [18] pins.
[06/21 12:50:04     56s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.7M).
[06/21 12:50:04     56s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:50:16     57s] <CMD> gui_select -rect {6.56900 538.12700 38.82900 509.17500}
[06/21 12:50:18     57s] <CMD> gui_select -rect {13.18600 538.95400 23.11200 535.64500}
[06/21 12:50:18     57s] <CMD> deselectAll
[06/21 12:50:20     57s] <CMD> zoomBox 14.84000 543.09000 35.52000 508.34800
[06/21 12:50:21     58s] <CMD> zoomBox 23.64800 524.36300 32.98600 511.05900
[06/21 12:50:24     58s] <CMD> fit
[06/21 12:50:48     59s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:50:48     59s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:50:48     59s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 27.84 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:50:48     59s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:50:48     59s] Selected [18] pin for spreading. Could not spread (2 out of 18) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[06/21 12:50:48     59s] 
[06/21 12:50:48     59s] Following pins are not spread:
[06/21 12:50:48     59s]   reset[0]
[06/21 12:50:48     59s]   top_width_0_height_0_subtile_0__pin_O_16_[0]
[06/21 12:50:48     59s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.8M).
[06/21 12:50:48     59s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:50:59     60s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[06/21 12:50:59     60s] <CMD> setPinAssignMode -pinEditInBatch true
[06/21 12:50:59     60s] <CMD> editPin -pinWidth 2.0 -pinDepth 5.0 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 23 -pin {{reset[0]} {set[0]} {top_width_0_height_0_subtile_0__pin_clk_0_[0]} {top_width_0_height_0_subtile_0__pin_I_0_[0]} {top_width_0_height_0_subtile_0__pin_I_4_[0]} {top_width_0_height_0_subtile_0__pin_I_8_[0]} {top_width_0_height_0_subtile_0__pin_I_12_[0]} {top_width_0_height_0_subtile_0__pin_I_16_[0]} {top_width_0_height_0_subtile_0__pin_I_20_[0]} {top_width_0_height_0_subtile_0__pin_I_24_[0]} {top_width_0_height_0_subtile_0__pin_I_28_[0]} {top_width_0_height_0_subtile_0__pin_I_32_[0]} {top_width_0_height_0_subtile_0__pin_I_36_[0]} {top_width_0_height_0_subtile_0__pin_O_0_[0]} {top_width_0_height_0_subtile_0__pin_O_4_[0]} {top_width_0_height_0_subtile_0__pin_O_8_[0]} {top_width_0_height_0_subtile_0__pin_O_12_[0]} {top_width_0_height_0_subtile_0__pin_O_16_[0]}}
[06/21 12:50:59     60s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:50:59     60s] Successfully spread [18] pins.
[06/21 12:50:59     60s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2612.9M).
[06/21 12:50:59     60s] <CMD> setPinAssignMode -pinEditInBatch false
[06/21 12:51:11     60s] <CMD> zoomBox 18.97600 538.95400 46.27400 487.66800
[06/21 12:51:13     60s] <CMD> zoomBox 25.69500 525.02100 34.29200 512.19900
[06/21 12:51:15     61s] <CMD> zoomBox 19.57100 506.59800 42.89500 527.47800
[06/21 12:51:16     61s] <CMD> zoomBox 14.26100 497.47900 52.24100 531.47900
[06/21 12:51:16     61s] <CMD> zoomBox 8.97700 488.40000 61.54500 535.46000
[06/21 12:51:17     61s] <CMD> zoomBox -2.98900 467.84500 82.61200 544.47600
[06/21 12:51:19     61s] <CMD> zoomBox 56.69900 523.98900 62.45800 510.81100
[06/21 12:51:21     61s] <CMD> fit
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingOffset 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingThreshold 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingJogDistance 1.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeRingLayers {}
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeWidth 10.0
[06/21 12:54:34     70s] <CMD> set sprCreateIeStripeThreshold 1.0
[06/21 12:54:53     71s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 12:54:53     71s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 12:54:53     71s] 
[06/21 12:54:53     71s] Stripes will stop at the boundary of the specified area.
[06/21 12:54:53     71s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 12:54:53     71s] Stripes will not extend to closest target.
[06/21 12:54:53     71s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 12:54:53     71s] Stripes will not be created over regions without power planning wires.
[06/21 12:54:53     71s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 12:54:53     71s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 12:54:53     71s] Offset for stripe breaking is set to 0.
[06/21 12:54:53     71s] <CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 12:54:53     71s] 
[06/21 12:54:53     71s] Initialize fgc environment(mem: 2627.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:54:53     71s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:54:53     71s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:54:53     71s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:54:53     71s] Starting stripe generation ...
[06/21 12:54:53     71s] Non-Default Mode Option Settings :
[06/21 12:54:53     71s]   NONE
[06/21 12:54:53     71s] Stripe generation is complete.
[06/21 12:54:53     71s] vias are now being generated.
[06/21 12:54:53     71s] addStripe created 8 wires.
[06/21 12:54:53     71s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[06/21 12:54:53     71s] +--------+----------------+----------------+
[06/21 12:54:53     71s] |  Layer |     Created    |     Deleted    |
[06/21 12:54:53     71s] +--------+----------------+----------------+
[06/21 12:54:53     71s] | Metal1 |        8       |       NA       |
[06/21 12:54:53     71s] |  Via1  |       16       |        0       |
[06/21 12:54:53     71s] |  Via2  |       16       |        0       |
[06/21 12:54:53     71s] |  Via3  |       16       |        0       |
[06/21 12:54:53     71s] |  Via4  |       16       |        0       |
[06/21 12:54:53     71s] | TopVia1|       16       |        0       |
[06/21 12:54:53     71s] +--------+----------------+----------------+
[06/21 12:54:58     72s] <CMD> undo
[06/21 12:55:10     72s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 12:55:10     72s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 12:55:10     72s] 
[06/21 12:55:10     72s] Stripes will stop at the boundary of the specified area.
[06/21 12:55:10     72s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 12:55:10     72s] Stripes will not extend to closest target.
[06/21 12:55:10     72s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 12:55:10     72s] Stripes will not be created over regions without power planning wires.
[06/21 12:55:10     72s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 12:55:10     72s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 12:55:10     72s] Offset for stripe breaking is set to 0.
[06/21 12:55:10     72s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 12:55:10     72s] 
[06/21 12:55:10     72s] Initialize fgc environment(mem: 2627.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:10     72s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:10     72s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:10     72s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:10     72s] Starting stripe generation ...
[06/21 12:55:10     72s] Non-Default Mode Option Settings :
[06/21 12:55:10     72s]   NONE
[06/21 12:55:10     72s] Stripe generation is complete.
[06/21 12:55:10     72s] vias are now being generated.
[06/21 12:55:10     72s] addStripe created 8 wires.
[06/21 12:55:10     72s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[06/21 12:55:10     72s] +--------+----------------+----------------+
[06/21 12:55:10     72s] |  Layer |     Created    |     Deleted    |
[06/21 12:55:10     72s] +--------+----------------+----------------+
[06/21 12:55:10     72s] | TopVia2|       16       |        0       |
[06/21 12:55:10     72s] |TopMetal2|        8       |       NA       |
[06/21 12:55:10     72s] +--------+----------------+----------------+
[06/21 12:55:18     73s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer TopMetal2 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[06/21 12:55:18     73s] addStripe will allow jog to connect padcore ring and block ring.
[06/21 12:55:18     73s] 
[06/21 12:55:18     73s] Stripes will stop at the boundary of the specified area.
[06/21 12:55:18     73s] When breaking rings, the power planner will consider the existence of blocks.
[06/21 12:55:18     73s] Stripes will not extend to closest target.
[06/21 12:55:18     73s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/21 12:55:18     73s] Stripes will not be created over regions without power planning wires.
[06/21 12:55:18     73s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/21 12:55:18     73s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/21 12:55:18     73s] Offset for stripe breaking is set to 0.
[06/21 12:55:18     73s] <CMD> addStripe -nets {VDD VSS} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/21 12:55:18     73s] 
[06/21 12:55:18     73s] Initialize fgc environment(mem: 2627.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:18     73s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:18     73s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:18     73s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2627.6M)
[06/21 12:55:18     73s] Starting stripe generation ...
[06/21 12:55:18     73s] Non-Default Mode Option Settings :
[06/21 12:55:18     73s]   NONE
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (112.660004, 10.160000) (112.660004, 510.220001) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (212.660004, 10.160000) (212.660004, 510.220001) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (312.660004, 10.160000) (312.660004, 510.220001) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (412.660004, 10.160000) (412.660004, 510.220001) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (122.660004, 0.160000) (122.660004, 520.219971) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (222.660004, 0.160000) (222.660004, 520.219971) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (322.660004, 0.160000) (322.660004, 520.219971) because same wire already exists.
[06/21 12:55:18     73s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (422.660004, 0.160000) (422.660004, 520.219971) because same wire already exists.
[06/21 12:55:18     73s] Stripe generation is complete.
[06/21 12:55:32     73s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/21 12:55:32     73s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/21 12:55:32     73s] *** Begin SPECIAL ROUTE on Sat Jun 21 12:55:32 2025 ***
[06/21 12:55:32     73s] SPECIAL ROUTE ran on directory: /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/Partitions/grid_clb
[06/21 12:55:32     73s] SPECIAL ROUTE ran on machine: ei-vm-018.othr.de (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 3.79Ghz)
[06/21 12:55:32     73s] 
[06/21 12:55:32     73s] Begin option processing ...
[06/21 12:55:32     73s] srouteConnectPowerBump set to false
[06/21 12:55:32     73s] routeSpecial set to true
[06/21 12:55:32     73s] srouteBlockPin set to "useLef"
[06/21 12:55:32     73s] srouteBottomLayerLimit set to 1
[06/21 12:55:32     73s] srouteBottomTargetLayerLimit set to 1
[06/21 12:55:32     73s] srouteConnectConverterPin set to false
[06/21 12:55:32     73s] srouteCrossoverViaBottomLayer set to 1
[06/21 12:55:32     73s] srouteCrossoverViaTopLayer set to 7
[06/21 12:55:32     73s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/21 12:55:32     73s] srouteFollowCorePinEnd set to 3
[06/21 12:55:32     73s] srouteJogControl set to "preferWithChanges differentLayer"
[06/21 12:55:32     73s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/21 12:55:32     73s] sroutePadPinAllPorts set to true
[06/21 12:55:32     73s] sroutePreserveExistingRoutes set to true
[06/21 12:55:32     73s] srouteRoutePowerBarPortOnBothDir set to true
[06/21 12:55:32     73s] srouteStopBlockPin set to "nearestTarget"
[06/21 12:55:32     73s] srouteTopLayerLimit set to 7
[06/21 12:55:32     73s] srouteTopTargetLayerLimit set to 7
[06/21 12:55:32     73s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 319.00 megs.
[06/21 12:55:32     73s] 
[06/21 12:55:32     73s] Reading DB technology information...
[06/21 12:55:32     73s] Finished reading DB technology information.
[06/21 12:55:32     73s] Reading floorplan and netlist information...
[06/21 12:55:32     73s] Finished reading floorplan and netlist information.
[06/21 12:55:32     73s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/21 12:55:32     73s] Read in 78 macros, 8 used
[06/21 12:55:32     73s] Read in 7 components
[06/21 12:55:32     73s]   7 core components: 7 unplaced, 0 placed, 0 fixed
[06/21 12:55:32     73s] Read in 68 physical pins
[06/21 12:55:32     73s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[06/21 12:55:32     73s] Read in 68 nets
[06/21 12:55:32     73s] Read in 6 special nets, 2 routed
[06/21 12:55:32     73s] Read in 68 terminals
[06/21 12:55:32     73s] Begin power routing ...
[06/21 12:55:32     73s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:55:32     73s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:55:32     73s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the iovdd net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the iovdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the iovss net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the iovss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[06/21 12:55:32     73s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[06/21 12:55:32     73s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/21 12:55:32     73s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/21 12:55:32     73s] Type 'man IMPSR-1256' for more detail.
[06/21 12:55:32     73s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] CPU time for VDD FollowPin 0 seconds
[06/21 12:55:32     73s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net iovdd.
[06/21 12:55:32     73s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[06/21 12:55:32     73s] ### info: trigger incremental cell import ( 100 new cells ).
[06/21 12:55:32     73s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[06/21 12:55:32     73s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/21 12:55:32     73s] CPU time for iovdd FollowPin 0 seconds
[06/21 12:55:32     73s] **WARN: (EMS-27):	Message (IMPSR-468) has exceeded the current message display limit of 20.
[06/21 12:55:32     73s] To increase the message display limit, refer to the product command reference manual.
[06/21 12:55:32     73s] CPU time for vdd FollowPin 0 seconds
[06/21 12:55:32     73s] CPU time for VSS FollowPin 0 seconds
[06/21 12:55:32     73s] CPU time for iovss FollowPin 0 seconds
[06/21 12:55:32     73s] CPU time for vss FollowPin 0 seconds
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-265.06, -261.01) (-263.42, -259.37).
[06/21 12:55:32     73s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/21 12:55:32     73s] To increase the message display limit, refer to the product command reference manual.
[06/21 12:55:32     74s]   Number of IO ports routed: 0
[06/21 12:55:32     74s]   Number of Block ports routed: 0
[06/21 12:55:32     74s]   Number of Stripe ports routed: 0
[06/21 12:55:32     74s]   Number of Core ports routed: 256
[06/21 12:55:32     74s]   Number of Pad ports routed: 0
[06/21 12:55:32     74s]   Number of Power Bump ports routed: 0
[06/21 12:55:32     74s]   Number of Followpin connections: 128
[06/21 12:55:32     74s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 324.00 megs.
[06/21 12:55:32     74s] 
[06/21 12:55:32     74s] 
[06/21 12:55:32     74s] 
[06/21 12:55:32     74s]  Begin updating DB with routing results ...
[06/21 12:55:32     74s]  Updating DB with 68 io pins ...
[06/21 12:55:32     74s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/21 12:55:32     74s] Pin and blockage extraction finished
[06/21 12:55:32     74s] 
[06/21 12:55:32     74s] sroute created 640 wires.
[06/21 12:55:32     74s] ViaGen created 1536 vias, deleted 0 via to avoid violation.
[06/21 12:55:32     74s] +--------+----------------+----------------+
[06/21 12:55:32     74s] |  Layer |     Created    |     Deleted    |
[06/21 12:55:32     74s] +--------+----------------+----------------+
[06/21 12:55:32     74s] | Metal1 |       384      |       NA       |
[06/21 12:55:32     74s] |  Via1  |       256      |        0       |
[06/21 12:55:32     74s] | Metal2 |       249      |       NA       |
[06/21 12:55:32     74s] |  Via2  |       256      |        0       |
[06/21 12:55:32     74s] |  Via3  |       256      |        0       |
[06/21 12:55:32     74s] | Metal4 |        7       |       NA       |
[06/21 12:55:32     74s] |  Via4  |       256      |        0       |
[06/21 12:55:32     74s] | TopVia1|       256      |        0       |
[06/21 12:55:32     74s] | TopVia2|       256      |        0       |
[06/21 12:55:32     74s] +--------+----------------+----------------+
[06/21 12:55:45     74s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[06/21 12:55:45     74s] Setting releaseMultiCpuLicenseMode to false.
[06/21 12:55:45     74s] <CMD> setDistributeHost -local
[06/21 12:55:45     74s] The timeout for a remote job to respond is 3600 seconds.
[06/21 12:55:45     74s] Submit command for task runs will be: local
[06/21 12:55:57     75s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/21 12:55:57     75s] <CMD> setEndCapMode -reset
[06/21 12:55:57     75s] <CMD> setEndCapMode -boundary_tap false
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[06/21 12:55:57     75s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/21 12:55:57     75s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[06/21 12:55:57     75s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/21 12:55:57     75s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[06/21 12:55:57     75s] <CMD> setPlaceMode -reset
[06/21 12:55:57     75s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/21 12:55:57     75s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/21 12:55:59     75s] <CMD> setPlaceMode -fp false
[06/21 12:55:59     75s] <CMD> place_design
[06/21 12:55:59     75s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[06/21 12:55:59     75s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/21 12:55:59     75s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:01:15.5/0:16:39.8 (0.1), mem = 2629.0M
[06/21 12:55:59     75s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 20, number of sequential = 1090, percentage of missing scan cell = 0.00% (0 / 1090)
[06/21 12:55:59     75s] *** Starting placeDesign default flow ***
[06/21 12:55:59     75s] [oiLAM] Zs 7, 8
[06/21 12:55:59     75s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2629.0M
[06/21 12:55:59     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2629.0M
[06/21 12:55:59     75s] Multithreaded Timing Analysis is initialized with 8 threads
[06/21 12:55:59     75s] 
[06/21 12:55:59     75s] Info: 8 threads available for lower-level modules during optimization.
[06/21 12:55:59     75s] *** Start deleteBufferTree ***
[06/21 12:56:00     76s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[06/21 12:56:00     76s] Info: Detect buffers to remove automatically.
[06/21 12:56:00     76s] Analyzing netlist ...
[06/21 12:56:00     76s] Updating netlist
[06/21 12:56:00     76s] 
[06/21 12:56:00     76s] *summary: 0 instances (buffers/inverters) removed
[06/21 12:56:00     76s] *** Finish deleteBufferTree (0:00:00.9) ***
[06/21 12:56:00     76s] Info: pop threads available for lower-level modules during optimization.
[06/21 12:56:00     76s] **INFO: Enable pre-place timing setting for timing analysis
[06/21 12:56:00     76s] Set Using Default Delay Limit as 101.
[06/21 12:56:00     76s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/21 12:56:00     76s] Set Default Net Delay as 0 ps.
[06/21 12:56:00     76s] Set Default Net Load as 0 pF. 
[06/21 12:56:00     76s] Set Default Input Pin Transition as 1 ps.
[06/21 12:56:00     76s] **INFO: Analyzing IO path groups for slack adjustment
[06/21 12:56:00     76s] **INFO: Disable pre-place timing setting for timing analysis
[06/21 12:56:00     76s] Set Using Default Delay Limit as 1000.
[06/21 12:56:00     76s] Set Default Net Delay as 1000 ps.
[06/21 12:56:00     76s] Set Default Input Pin Transition as 0.1 ps.
[06/21 12:56:00     76s] Set Default Net Load as 0.5 pF. 
[06/21 12:56:00     76s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/21 12:56:00     76s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2916.6M, EPOCH TIME: 1750503360.941117
[06/21 12:56:00     76s] Deleted 0 physical inst  (cell - / prefix -).
[06/21 12:56:00     76s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2916.6M, EPOCH TIME: 1750503360.941520
[06/21 12:56:00     76s] INFO: #ExclusiveGroups=0
[06/21 12:56:00     76s] INFO: There are no Exclusive Groups.
[06/21 12:56:00     76s] *** Starting "NanoPlace(TM) placement v#17 (mem=2916.6M)" ...
[06/21 12:56:00     76s] Wait...
[06/21 12:56:00     76s] Estimated loop count for BSM: 1065
[06/21 12:56:01     76s] *** Build Buffered Sizing Timing Model
[06/21 12:56:01     76s] (cpu=0:00:00.0 mem=2980.6M) ***
[06/21 12:56:01     76s] *** Build Virtual Sizing Timing Model
[06/21 12:56:01     76s] (cpu=0:00:00.0 mem=2980.6M) ***
[06/21 12:56:01     76s] No user-set net weight.
[06/21 12:56:01     76s] Net fanout histogram:
[06/21 12:56:01     76s] 2		: 9921 (88.4%) nets
[06/21 12:56:01     76s] 3		: 900 (8.0%) nets
[06/21 12:56:01     76s] 4     -	14	: 200 (1.8%) nets
[06/21 12:56:01     76s] 15    -	39	: 143 (1.3%) nets
[06/21 12:56:01     76s] 40    -	79	: 60 (0.5%) nets
[06/21 12:56:01     76s] 80    -	159	: 0 (0.0%) nets
[06/21 12:56:01     76s] 160   -	319	: 0 (0.0%) nets
[06/21 12:56:01     76s] 320   -	639	: 0 (0.0%) nets
[06/21 12:56:01     76s] 640   -	1279	: 2 (0.0%) nets
[06/21 12:56:01     76s] 1280  -	2559	: 0 (0.0%) nets
[06/21 12:56:01     76s] 2560  -	5119	: 0 (0.0%) nets
[06/21 12:56:01     76s] 5120+		: 0 (0.0%) nets
[06/21 12:56:01     76s] no activity file in design. spp won't run.
[06/21 12:56:01     76s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[06/21 12:56:01     76s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/21 12:56:01     76s] Define the scan chains before using this option.
[06/21 12:56:01     76s] Type 'man IMPSP-9042' for more detail.
[06/21 12:56:01     76s] Processing tracks to init pin-track alignment.
[06/21 12:56:01     76s] z: 1, totalTracks: 1
[06/21 12:56:01     76s] z: 3, totalTracks: 1
[06/21 12:56:01     76s] z: 5, totalTracks: 1
[06/21 12:56:01     76s] z: 7, totalTracks: 1
[06/21 12:56:01     76s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/21 12:56:01     76s] Cell grid_clb LLGs are deleted
[06/21 12:56:01     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:01     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:01     76s] # Building grid_clb llgBox search-tree.
[06/21 12:56:01     76s] #std cell=11240 (0 fixed + 11240 movable) #buf cell=260 #inv cell=5570 #block=0 (0 floating + 0 preplaced)
[06/21 12:56:01     76s] #ioInst=0 #net=11226 #term=33207 #term/net=2.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=67
[06/21 12:56:01     76s] stdCell: 11240 single + 0 double + 0 multi
[06/21 12:56:01     76s] Total standard cell length = 43.3632 (mm), area = 0.1639 (mm^2)
[06/21 12:56:01     76s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2980.6M, EPOCH TIME: 1750503361.039077
[06/21 12:56:01     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:01     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:01     76s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2980.6M, EPOCH TIME: 1750503361.039174
[06/21 12:56:01     76s] Max number of tech site patterns supported in site array is 256.
[06/21 12:56:01     76s] Core basic site is CoreSite
[06/21 12:56:01     77s] DP-Init: Signature of floorplan is 24f40aa6e6f52700. Signature of routing blockage is 117aed9b1419370a.
[06/21 12:56:01     77s] After signature check, allow fast init is false, keep pre-filter is false.
[06/21 12:56:01     77s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/21 12:56:01     77s] Use non-trimmed site array because memory saving is not enough.
[06/21 12:56:01     77s] SiteArray: non-trimmed site array dimensions = 127 x 1017
[06/21 12:56:01     77s] SiteArray: use 651,264 bytes
[06/21 12:56:01     77s] SiteArray: current memory after site array memory allocation 3013.2M
[06/21 12:56:01     77s] SiteArray: FP blocked sites are writable
[06/21 12:56:01     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7f56fa8aad40.
[06/21 12:56:01     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 1 thread pools are available.
[06/21 12:56:01     77s] Keep-away cache is enable on metals: 1-7
[06/21 12:56:01     77s] Estimated cell power/ground rail width = 0.531 um
[06/21 12:56:01     77s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/21 12:56:01     77s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3141.2M, EPOCH TIME: 1750503361.092125
[06/21 12:56:01     77s] Process 392 (called=8 computed=2) wires and vias for routing blockage analysis
[06/21 12:56:01     77s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.019, REAL:0.042, MEM:3141.2M, EPOCH TIME: 1750503361.134441
[06/21 12:56:01     77s] SiteArray: number of non floorplan blocked sites for llg default is 129159
[06/21 12:56:01     77s] Atter site array init, number of instance map data is 0.
[06/21 12:56:01     77s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.083, REAL:0.096, MEM:3141.2M, EPOCH TIME: 1750503361.135204
[06/21 12:56:01     77s] 
[06/21 12:56:01     77s] Scanning PG Shapes for Pre-Colorizing...Done.
[06/21 12:56:01     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:56:01     77s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:56:01     77s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.084, REAL:0.097, MEM:3141.2M, EPOCH TIME: 1750503361.136402
[06/21 12:56:01     77s] 
[06/21 12:56:01     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:56:01     77s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:56:01     77s] Average module density = 0.699.
[06/21 12:56:01     77s] Density for the design = 0.699.
[06/21 12:56:01     77s]        = stdcell_area 90340 sites (163913 um^2) / alloc_area 129159 sites (234346 um^2).
[06/21 12:56:01     77s] Pin Density = 0.2571.
[06/21 12:56:01     77s]             = total # of pins 33207 / total area 129159.
[06/21 12:56:01     77s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3141.2M, EPOCH TIME: 1750503361.138493
[06/21 12:56:01     77s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:3141.2M, EPOCH TIME: 1750503361.139460
[06/21 12:56:01     77s] OPERPROF: Starting pre-place ADS at level 1, MEM:3141.2M, EPOCH TIME: 1750503361.139902
[06/21 12:56:01     77s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3141.2M, EPOCH TIME: 1750503361.180244
[06/21 12:56:01     77s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3141.2M, EPOCH TIME: 1750503361.180290
[06/21 12:56:01     77s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3141.2M, EPOCH TIME: 1750503361.180375
[06/21 12:56:01     77s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3141.2M, EPOCH TIME: 1750503361.180409
[06/21 12:56:01     77s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3141.2M, EPOCH TIME: 1750503361.180434
[06/21 12:56:01     77s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:3141.2M, EPOCH TIME: 1750503361.180611
[06/21 12:56:01     77s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3141.2M, EPOCH TIME: 1750503361.180642
[06/21 12:56:01     77s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3141.2M, EPOCH TIME: 1750503361.180702
[06/21 12:56:01     77s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:3141.2M, EPOCH TIME: 1750503361.180726
[06/21 12:56:01     77s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3141.2M, EPOCH TIME: 1750503361.180786
[06/21 12:56:01     77s] ADSU 0.699 -> 0.700. site 129159.000 -> 129007.800. GS 30.240
[06/21 12:56:01     77s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.008, REAL:0.045, MEM:3141.2M, EPOCH TIME: 1750503361.184472
[06/21 12:56:01     77s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3045.2M, EPOCH TIME: 1750503361.189341
[06/21 12:56:01     77s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3045.2M, EPOCH TIME: 1750503361.189673
[06/21 12:56:01     77s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3045.2M, EPOCH TIME: 1750503361.189707
[06/21 12:56:01     77s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3045.2M, EPOCH TIME: 1750503361.189733
[06/21 12:56:01     77s] Initial padding reaches pin density 0.375 for top
[06/21 12:56:01     77s] InitPadU 0.700 -> 0.825 for top
[06/21 12:56:01     77s] Enabling multi-CPU acceleration with 8 CPU(s) for placement
[06/21 12:56:01     77s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3045.2M, EPOCH TIME: 1750503361.222292
[06/21 12:56:01     77s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3045.2M, EPOCH TIME: 1750503361.222342
[06/21 12:56:01     77s] OPERPROF: Starting Section-Head-Init at level 1, MEM:3045.2M, EPOCH TIME: 1750503361.233034
[06/21 12:56:01     77s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.001, REAL:0.001, MEM:3045.2M, EPOCH TIME: 1750503361.233788
[06/21 12:56:01     77s] === lastAutoLevel = 8 
[06/21 12:56:01     77s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:3045.2M, EPOCH TIME: 1750503361.286555
[06/21 12:56:01     77s] no activity file in design. spp won't run.
[06/21 12:56:01     77s] [spp] 0
[06/21 12:56:01     77s] [adp] 0:1:1:3
[06/21 12:56:02     78s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:1.544, REAL:1.678, MEM:3193.6M, EPOCH TIME: 1750503362.964146
[06/21 12:56:02     78s] Clock gating cells determined by native netlist tracing.
[06/21 12:56:02     78s] no activity file in design. spp won't run.
[06/21 12:56:02     78s] no activity file in design. spp won't run.
[06/21 12:56:03     78s] Effort level <high> specified for reg2reg path_group
[06/21 12:56:03     79s] OPERPROF: Starting NP-MAIN at level 1, MEM:3203.6M, EPOCH TIME: 1750503363.492938
[06/21 12:56:04     79s] OPERPROF:   Starting NP-Place at level 2, MEM:3410.9M, EPOCH TIME: 1750503364.531861
[06/21 12:56:04     79s] Iteration  1: Total net bbox = 8.398e+04 (4.32e+04 4.08e+04)
[06/21 12:56:04     79s]               Est.  stn bbox = 1.182e+05 (6.06e+04 5.75e+04)
[06/21 12:56:04     79s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3318.9M
[06/21 12:56:04     79s] Iteration  2: Total net bbox = 8.398e+04 (4.32e+04 4.08e+04)
[06/21 12:56:04     79s]               Est.  stn bbox = 1.182e+05 (6.06e+04 5.75e+04)
[06/21 12:56:04     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3318.9M
[06/21 12:56:04     79s] exp_mt_sequential is set from setPlaceMode option to 1
[06/21 12:56:04     79s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=8)
[06/21 12:56:04     79s] place_exp_mt_interval set to default 32
[06/21 12:56:04     79s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/21 12:56:04     80s] Iteration  3: Total net bbox = 4.378e+04 (2.25e+04 2.12e+04)
[06/21 12:56:04     80s]               Est.  stn bbox = 8.147e+04 (4.18e+04 3.97e+04)
[06/21 12:56:04     80s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 3564.8M
[06/21 12:56:04     80s] Total number of setup views is 1.
[06/21 12:56:04     80s] Total number of active setup views is 1.
[06/21 12:56:04     80s] Active setup views:
[06/21 12:56:04     80s]     WORST_CASE
[06/21 12:56:05     84s] Iteration  4: Total net bbox = 1.088e+05 (5.79e+04 5.09e+04)
[06/21 12:56:05     84s]               Est.  stn bbox = 1.777e+05 (9.18e+04 8.59e+04)
[06/21 12:56:05     84s]               cpu = 0:00:03.6 real = 0:00:01.0 mem = 3564.8M
[06/21 12:56:06     87s] Iteration  5: Total net bbox = 1.011e+05 (5.13e+04 4.98e+04)
[06/21 12:56:06     87s]               Est.  stn bbox = 1.752e+05 (8.66e+04 8.87e+04)
[06/21 12:56:06     87s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 3564.8M
[06/21 12:56:06     87s] OPERPROF:   Finished NP-Place at level 2, CPU:7.624, REAL:1.978, MEM:3468.8M, EPOCH TIME: 1750503366.510192
[06/21 12:56:06     87s] OPERPROF: Finished NP-MAIN at level 1, CPU:7.694, REAL:3.027, MEM:3468.8M, EPOCH TIME: 1750503366.519478
[06/21 12:56:06     87s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3468.8M, EPOCH TIME: 1750503366.521843
[06/21 12:56:06     87s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/21 12:56:06     87s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3468.8M, EPOCH TIME: 1750503366.522715
[06/21 12:56:06     87s] OPERPROF: Starting NP-MAIN at level 1, MEM:3468.8M, EPOCH TIME: 1750503366.523288
[06/21 12:56:06     87s] OPERPROF:   Starting NP-Place at level 2, MEM:3564.8M, EPOCH TIME: 1750503366.555538
[06/21 12:56:07     90s] Iteration  6: Total net bbox = 1.329e+05 (7.26e+04 6.04e+04)
[06/21 12:56:07     90s]               Est.  stn bbox = 2.132e+05 (1.12e+05 1.01e+05)
[06/21 12:56:07     90s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 3693.8M
[06/21 12:56:07     90s] OPERPROF:   Finished NP-Place at level 2, CPU:3.307, REAL:0.836, MEM:3597.8M, EPOCH TIME: 1750503367.391922
[06/21 12:56:07     90s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.391, REAL:0.876, MEM:3469.8M, EPOCH TIME: 1750503367.399118
[06/21 12:56:07     90s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3469.8M, EPOCH TIME: 1750503367.399672
[06/21 12:56:07     90s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/21 12:56:07     90s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3469.8M, EPOCH TIME: 1750503367.400419
[06/21 12:56:07     90s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3469.8M, EPOCH TIME: 1750503367.400564
[06/21 12:56:07     90s] Starting Early Global Route rough congestion estimation: mem = 3469.8M
[06/21 12:56:07     90s] (I)      Initializing eGR engine (rough)
[06/21 12:56:07     90s] Set min layer with default ( 2 )
[06/21 12:56:07     90s] Set max layer with parameter ( 7 )
[06/21 12:56:07     90s] (I)      clean place blk overflow:
[06/21 12:56:07     90s] (I)      H : enabled 0.60 0
[06/21 12:56:07     90s] (I)      V : enabled 0.60 0
[06/21 12:56:07     90s] (I)      Initializing eGR engine (rough)
[06/21 12:56:07     90s] Set min layer with default ( 2 )
[06/21 12:56:07     90s] Set max layer with parameter ( 7 )
[06/21 12:56:07     90s] (I)      clean place blk overflow:
[06/21 12:56:07     90s] (I)      H : enabled 0.60 0
[06/21 12:56:07     90s] (I)      V : enabled 0.60 0
[06/21 12:56:07     90s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.34 MB )
[06/21 12:56:07     90s] (I)      Running eGR Rough flow
[06/21 12:56:07     90s] (I)      # wire layers (front) : 8
[06/21 12:56:07     90s] (I)      # wire layers (back)  : 0
[06/21 12:56:07     90s] (I)      min wire layer : 1
[06/21 12:56:07     90s] (I)      max wire layer : 7
[06/21 12:56:07     90s] (I)      # cut layers (front) : 7
[06/21 12:56:07     90s] (I)      # cut layers (back)  : 0
[06/21 12:56:07     90s] (I)      min cut layer : 1
[06/21 12:56:07     90s] (I)      max cut layer : 6
[06/21 12:56:07     90s] (I)      ================================= Layers =================================
[06/21 12:56:07     90s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:07     90s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/21 12:56:07     90s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:07     90s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/21 12:56:07     90s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:07     90s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:07     90s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:07     90s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:07     90s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/21 12:56:07     90s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/21 12:56:07     90s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/21 12:56:07     90s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:07     90s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/21 12:56:07     90s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/21 12:56:07     90s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/21 12:56:07     90s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/21 12:56:07     90s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:07     90s] (I)      Started Import and model ( Curr Mem: 3.34 MB )
[06/21 12:56:07     90s] (I)      == Non-default Options ==
[06/21 12:56:07     90s] (I)      Print mode                                         : 2
[06/21 12:56:07     90s] (I)      Stop if highly congested                           : false
[06/21 12:56:07     90s] (I)      Local connection modeling                          : true
[06/21 12:56:07     90s] (I)      Maximum routing layer                              : 7
[06/21 12:56:07     90s] (I)      Top routing layer                                  : 7
[06/21 12:56:07     90s] (I)      Assign partition pins                              : false
[06/21 12:56:07     90s] (I)      Support large GCell                                : true
[06/21 12:56:07     90s] (I)      Number of threads                                  : 8
[06/21 12:56:07     90s] (I)      Number of rows per GCell                           : 9
[06/21 12:56:07     90s] (I)      Max num rows per GCell                             : 32
[06/21 12:56:07     90s] (I)      Route tie net to shape                             : auto
[06/21 12:56:07     90s] (I)      Method to set GCell size                           : row
[06/21 12:56:07     90s] (I)      Tie hi/lo max distance                             : 37.800000
[06/21 12:56:07     90s] (I)      Counted 2216 PG shapes. eGR will not process PG shapes layer by layer.
[06/21 12:56:07     90s] (I)      ============== Pin Summary ==============
[06/21 12:56:07     90s] (I)      +-------+--------+---------+------------+
[06/21 12:56:07     90s] (I)      | Layer | # pins | % total |      Group |
[06/21 12:56:07     90s] (I)      +-------+--------+---------+------------+
[06/21 12:56:07     90s] (I)      |     1 |  32050 |   96.71 |        Pin |
[06/21 12:56:07     90s] (I)      |     2 |   1090 |    3.29 | Pin access |
[06/21 12:56:07     90s] (I)      |     3 |      0 |    0.00 | Pin access |
[06/21 12:56:07     90s] (I)      |     4 |      0 |    0.00 |      Other |
[06/21 12:56:07     90s] (I)      |     5 |      0 |    0.00 |      Other |
[06/21 12:56:07     90s] (I)      |     6 |      0 |    0.00 |      Other |
[06/21 12:56:07     90s] (I)      |     7 |      0 |    0.00 |      Other |
[06/21 12:56:07     90s] (I)      +-------+--------+---------+------------+
[06/21 12:56:07     90s] (I)      Custom ignore net properties:
[06/21 12:56:07     90s] (I)      1 : NotLegal
[06/21 12:56:07     90s] (I)      Default ignore net properties:
[06/21 12:56:07     90s] (I)      1 : Special
[06/21 12:56:07     90s] (I)      2 : Analog
[06/21 12:56:07     90s] (I)      3 : Fixed
[06/21 12:56:07     90s] (I)      4 : Skipped
[06/21 12:56:07     90s] (I)      5 : MixedSignal
[06/21 12:56:07     90s] (I)      Prerouted net properties:
[06/21 12:56:07     90s] (I)      1 : NotLegal
[06/21 12:56:07     90s] (I)      2 : Special
[06/21 12:56:07     90s] (I)      3 : Analog
[06/21 12:56:07     90s] (I)      4 : Fixed
[06/21 12:56:07     90s] (I)      5 : Skipped
[06/21 12:56:07     90s] (I)      6 : MixedSignal
[06/21 12:56:07     90s] (I)      Early global route reroute all routable nets
[06/21 12:56:07     90s] (I)      Use row-based GCell size
[06/21 12:56:07     90s] (I)      Use row-based GCell align
[06/21 12:56:07     90s] (I)      layer 0 area = 90000
[06/21 12:56:07     90s] (I)      layer 1 area = 144000
[06/21 12:56:07     90s] (I)      layer 2 area = 144000
[06/21 12:56:07     90s] (I)      layer 3 area = 144000
[06/21 12:56:07     90s] (I)      layer 4 area = 144000
[06/21 12:56:07     90s] (I)      layer 5 area = 0
[06/21 12:56:07     90s] (I)      layer 6 area = 0
[06/21 12:56:07     90s] (I)      GCell unit size   : 3780
[06/21 12:56:07     90s] (I)      GCell multiplier  : 9
[06/21 12:56:07     90s] (I)      GCell row height  : 3780
[06/21 12:56:07     90s] (I)      Actual row height : 3780
[06/21 12:56:07     90s] (I)      GCell align ref   : 20160 20160
[06/21 12:56:07     90s] (I)      Track table information for default rule: 
[06/21 12:56:07     90s] (I)      Metal1 has single uniform track structure
[06/21 12:56:07     90s] (I)      Metal2 has single uniform track structure
[06/21 12:56:07     90s] (I)      Metal3 has single uniform track structure
[06/21 12:56:07     90s] (I)      Metal4 has single uniform track structure
[06/21 12:56:07     90s] (I)      Metal5 has single uniform track structure
[06/21 12:56:07     90s] (I)      TopMetal1 has single uniform track structure
[06/21 12:56:07     90s] (I)      TopMetal2 has single uniform track structure
[06/21 12:56:07     90s] (I)      ================ Default via =================
[06/21 12:56:07     90s] (I)      +---+-------------------+--------------------+
[06/21 12:56:07     90s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/21 12:56:07     90s] (I)      +---+-------------------+--------------------+
[06/21 12:56:07     90s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/21 12:56:07     90s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/21 12:56:07     90s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/21 12:56:07     90s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/21 12:56:07     90s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/21 12:56:07     90s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/21 12:56:07     90s] (I)      +---+-------------------+--------------------+
[06/21 12:56:07     90s] (I)      Design has 0 placement macros with 0 shapes. 
[06/21 12:56:07     90s] (I)      Read 3136 PG shapes
[06/21 12:56:07     90s] (I)      Read 0 clock shapes
[06/21 12:56:07     90s] (I)      Read 0 other shapes
[06/21 12:56:07     90s] (I)      #Routing Blockages  : 0
[06/21 12:56:07     90s] (I)      #Instance Blockages : 4360
[06/21 12:56:07     90s] (I)      #PG Blockages       : 3136
[06/21 12:56:07     90s] (I)      #Halo Blockages     : 0
[06/21 12:56:07     90s] (I)      #Boundary Blockages : 0
[06/21 12:56:07     90s] (I)      #Clock Blockages    : 0
[06/21 12:56:07     90s] (I)      #Other Blockages    : 0
[06/21 12:56:07     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/21 12:56:07     90s] (I)      #prerouted nets         : 0
[06/21 12:56:07     90s] (I)      #prerouted special nets : 0
[06/21 12:56:07     90s] (I)      #prerouted wires        : 0
[06/21 12:56:07     90s] (I)      Read 11226 nets ( ignored 0 )
[06/21 12:56:07     90s] (I)        Front-side 11226 ( ignored 0 )
[06/21 12:56:07     90s] (I)        Back-side  0 ( ignored 0 )
[06/21 12:56:07     90s] (I)        Both-side  0 ( ignored 0 )
[06/21 12:56:07     90s] (I)      Reading macro buffers
[06/21 12:56:07     90s] (I)      Number of macro buffers: 0
[06/21 12:56:07     90s] (I)      early_global_route_priority property id does not exist.
[06/21 12:56:07     90s] (I)      Read Num Blocks=7496  Num Prerouted Wires=0  Num CS=0
[06/21 12:56:07     90s] (I)      Layer 1 (H) : #blockages 5121 : #preroutes 0
[06/21 12:56:07     90s] (I)      Layer 2 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:07     90s] (I)      Layer 3 (H) : #blockages 519 : #preroutes 0
[06/21 12:56:07     90s] (I)      Layer 4 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:07     90s] (I)      Layer 5 (H) : #blockages 540 : #preroutes 0
[06/21 12:56:07     90s] (I)      Layer 6 (V) : #blockages 292 : #preroutes 0
[06/21 12:56:07     90s] (I)      Number of ignored nets                =      0
[06/21 12:56:07     90s] (I)      Number of connected nets              =      0
[06/21 12:56:07     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/21 12:56:07     90s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/21 12:56:07     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/21 12:56:07     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/21 12:56:07     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/21 12:56:07     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/21 12:56:07     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/21 12:56:07     90s] (I)      Ndr track 0 does not exist
[06/21 12:56:07     90s] (I)      ---------------------Grid Graph Info--------------------
[06/21 12:56:07     90s] (I)      Routing area        : (0, 0) - (528480, 520380)
[06/21 12:56:07     90s] (I)      Core area           : (20160, 20160) - (508320, 500220)
[06/21 12:56:07     90s] (I)      Site width          :   480  (dbu)
[06/21 12:56:07     90s] (I)      Row height          :  3780  (dbu)
[06/21 12:56:07     90s] (I)      GCell row height    :  3780  (dbu)
[06/21 12:56:07     90s] (I)      GCell width         : 34020  (dbu)
[06/21 12:56:07     90s] (I)      GCell height        : 34020  (dbu)
[06/21 12:56:07     90s] (I)      Grid                :    16    16     7
[06/21 12:56:07     90s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/21 12:56:07     90s] (I)      Vertical capacity   :     0     0 34020     0 34020     0 34020
[06/21 12:56:07     90s] (I)      Horizontal capacity :     0 34020     0 34020     0 34020     0
[06/21 12:56:07     90s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/21 12:56:07     90s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/21 12:56:07     90s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/21 12:56:07     90s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/21 12:56:07     90s] (I)      First track coord   :   480   420   480   420   480  2520  2160
[06/21 12:56:07     90s] (I)      Num tracks per GCell: 100.06 81.00 70.88 81.00 70.88 10.37  8.51
[06/21 12:56:07     90s] (I)      Total num of tracks :  1100  1238  1100  1238  1100   206   132
[06/21 12:56:07     90s] (I)      Num of masks        :     1     1     1     1     1     1     1
[06/21 12:56:07     90s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[06/21 12:56:07     90s] (I)      --------------------------------------------------------
[06/21 12:56:07     90s] 
[06/21 12:56:07     90s] (I)      ============ Routing rule table ============
[06/21 12:56:07     90s] (I)      Rule id: 0  Nets: 11226
[06/21 12:56:07     90s] (I)      ========================================
[06/21 12:56:07     90s] (I)      
[06/21 12:56:07     90s] (I)      ======== NDR :  =========
[06/21 12:56:07     90s] (I)      +--------------+--------+
[06/21 12:56:07     90s] (I)      |           ID |      0 |
[06/21 12:56:07     90s] (I)      |         Name |        |
[06/21 12:56:07     90s] (I)      |      Default |    yes |
[06/21 12:56:07     90s] (I)      |  Clk Special |     no |
[06/21 12:56:07     90s] (I)      | Hard spacing |     no |
[06/21 12:56:07     90s] (I)      |    NDR track | (none) |
[06/21 12:56:07     90s] (I)      |      NDR via | (none) |
[06/21 12:56:07     90s] (I)      |  Extra space |      0 |
[06/21 12:56:07     90s] (I)      |      Shields |      0 |
[06/21 12:56:07     90s] (I)      |   Demand (H) |      1 |
[06/21 12:56:07     90s] (I)      |   Demand (V) |      1 |
[06/21 12:56:07     90s] (I)      |        #Nets |  11226 |
[06/21 12:56:07     90s] (I)      +--------------+--------+
[06/21 12:56:07     90s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:07     90s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/21 12:56:07     90s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:07     90s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/21 12:56:07     90s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:07     90s] (I)      =============== Blocked Tracks ===============
[06/21 12:56:07     90s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:07     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/21 12:56:07     90s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:07     90s] (I)      |     1 |       0 |        0 |         0.00% |
[06/21 12:56:07     90s] (I)      |     2 |   19808 |     3713 |        18.74% |
[06/21 12:56:07     90s] (I)      |     3 |   17600 |      704 |         4.00% |
[06/21 12:56:07     90s] (I)      |     4 |   19808 |      789 |         3.98% |
[06/21 12:56:07     90s] (I)      |     5 |   17600 |      690 |         3.92% |
[06/21 12:56:07     90s] (I)      |     6 |    3296 |      594 |        18.02% |
[06/21 12:56:07     90s] (I)      |     7 |    2112 |      448 |        21.21% |
[06/21 12:56:07     90s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:07     90s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.11 sec, Curr Mem: 3.39 MB )
[06/21 12:56:07     90s] (I)      Reset routing kernel
[06/21 12:56:07     90s] (I)      numLocalWires=32541  numGlobalNetBranches=6850  numLocalNetBranches=9442
[06/21 12:56:07     90s] (I)      totalPins=33207  totalGlobalPin=7987 (24.05%)
[06/21 12:56:07     90s] (I)      total 2D Cap : 76589 = (40108 H, 36481 V)
[06/21 12:56:07     90s] (I)      total 2D Demand : 2536 = (2536 H, 0 V)
[06/21 12:56:07     90s] (I)      #blocked GCells = 0
[06/21 12:56:07     90s] (I)      #regions = 1
[06/21 12:56:07     90s] (I)      
[06/21 12:56:07     90s] (I)      ============  Phase 1a Route ============
[06/21 12:56:07     90s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/21 12:56:07     90s] (I)      Usage: 6673 = (3571 H, 3102 V) = (8.90% H, 8.50% V) = (1.215e+05um H, 1.055e+05um V)
[06/21 12:56:07     90s] (I)      
[06/21 12:56:07     90s] (I)      ============  Phase 1b Route ============
[06/21 12:56:07     90s] (I)      Usage: 6673 = (3571 H, 3102 V) = (8.90% H, 8.50% V) = (1.215e+05um H, 1.055e+05um V)
[06/21 12:56:07     90s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/21 12:56:07     90s] 
[06/21 12:56:07     90s] (I)      Updating congestion map
[06/21 12:56:07     90s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/21 12:56:07     90s] (I)      Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.22 sec, Curr Mem: 3.40 MB )
[06/21 12:56:07     90s] Finished Early Global Route rough congestion estimation: mem = 3501.3M
[06/21 12:56:07     90s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.178, REAL:0.297, MEM:3501.3M, EPOCH TIME: 1750503367.697146
[06/21 12:56:07     90s] earlyGlobalRoute rough estimation gcell size 9 row height
[06/21 12:56:07     90s] OPERPROF: Starting CDPad at level 1, MEM:3501.3M, EPOCH TIME: 1750503367.697355
[06/21 12:56:07     90s] CDPadU 0.825 -> 0.825. R=0.700, N=11240, GS=34.020
[06/21 12:56:07     90s] OPERPROF: Finished CDPad at level 1, CPU:0.072, REAL:0.022, MEM:3533.3M, EPOCH TIME: 1750503367.719577
[06/21 12:56:07     90s] OPERPROF: Starting NP-MAIN at level 1, MEM:3533.3M, EPOCH TIME: 1750503367.720225
[06/21 12:56:07     90s] OPERPROF:   Starting NP-Place at level 2, MEM:3633.0M, EPOCH TIME: 1750503367.746996
[06/21 12:56:07     90s] OPERPROF:   Finished NP-Place at level 2, CPU:0.041, REAL:0.020, MEM:3651.8M, EPOCH TIME: 1750503367.767267
[06/21 12:56:07     90s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.120, REAL:0.065, MEM:3555.8M, EPOCH TIME: 1750503367.785233
[06/21 12:56:07     90s] Global placement CDP skipped at cutLevel 7.
[06/21 12:56:07     90s] Iteration  7: Total net bbox = 1.474e+05 (8.67e+04 6.07e+04)
[06/21 12:56:07     90s]               Est.  stn bbox = 2.280e+05 (1.27e+05 1.01e+05)
[06/21 12:56:07     90s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 3555.8M
[06/21 12:56:08     92s] 
[06/21 12:56:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/21 12:56:08     92s] TLC MultiMap info (StdDelay):
[06/21 12:56:08     92s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/21 12:56:08     92s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/21 12:56:08     92s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/21 12:56:08     92s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/21 12:56:08     92s]  Setting StdDelay to: 25.6ps
[06/21 12:56:08     92s] 
[06/21 12:56:08     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/21 12:56:08     92s] nrCritNet: 0.00% ( 0 / 11226 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/21 12:56:09     93s] nrCritNet: 0.00% ( 0 / 11226 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/21 12:56:09     93s] Iteration  8: Total net bbox = 1.474e+05 (8.67e+04 6.07e+04)
[06/21 12:56:09     93s]               Est.  stn bbox = 2.280e+05 (1.27e+05 1.01e+05)
[06/21 12:56:09     93s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 3523.8M
[06/21 12:56:09     93s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3523.8M, EPOCH TIME: 1750503369.175235
[06/21 12:56:09     93s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/21 12:56:09     93s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3523.8M, EPOCH TIME: 1750503369.175948
[06/21 12:56:09     93s] OPERPROF: Starting NP-MAIN at level 1, MEM:3523.8M, EPOCH TIME: 1750503369.176825
[06/21 12:56:09     93s] OPERPROF:   Starting NP-Place at level 2, MEM:3651.8M, EPOCH TIME: 1750503369.209093
[06/21 12:56:10     97s] OPERPROF:   Finished NP-Place at level 2, CPU:3.772, REAL:0.914, MEM:3683.8M, EPOCH TIME: 1750503370.123376
[06/21 12:56:10     97s] OPERPROF: Finished NP-MAIN at level 1, CPU:3.848, REAL:0.956, MEM:3555.8M, EPOCH TIME: 1750503370.132410
[06/21 12:56:10     97s] Legalizing MH Cells... 0 / 0 (level 5) on grid_clb
[06/21 12:56:10     97s] MH packer: No MH instances from GP
[06/21 12:56:10     97s] 0 (out of 0) MH cells were successfully legalized.
[06/21 12:56:10     97s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3555.8M, DRC: 0)
[06/21 12:56:10     97s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3555.8M, EPOCH TIME: 1750503370.133189
[06/21 12:56:10     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/21 12:56:10     97s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3555.8M, EPOCH TIME: 1750503370.133988
[06/21 12:56:10     97s] OPERPROF: Starting HUM-Estimate at level 1, MEM:3555.8M, EPOCH TIME: 1750503370.134143
[06/21 12:56:10     97s] Starting Early Global Route rough congestion estimation: mem = 3555.8M
[06/21 12:56:10     97s] (I)      Initializing eGR engine (rough)
[06/21 12:56:10     97s] Set min layer with default ( 2 )
[06/21 12:56:10     97s] Set max layer with parameter ( 7 )
[06/21 12:56:10     97s] (I)      clean place blk overflow:
[06/21 12:56:10     97s] (I)      H : enabled 0.60 0
[06/21 12:56:10     97s] (I)      V : enabled 0.60 0
[06/21 12:56:10     97s] (I)      Initializing eGR engine (rough)
[06/21 12:56:10     97s] Set min layer with default ( 2 )
[06/21 12:56:10     97s] Set max layer with parameter ( 7 )
[06/21 12:56:10     97s] (I)      clean place blk overflow:
[06/21 12:56:10     97s] (I)      H : enabled 0.60 0
[06/21 12:56:10     97s] (I)      V : enabled 0.60 0
[06/21 12:56:10     97s] (I)      Started Early Global Route kernel ( Curr Mem: 3.43 MB )
[06/21 12:56:10     97s] (I)      Running eGR Rough flow
[06/21 12:56:10     97s] (I)      # wire layers (front) : 8
[06/21 12:56:10     97s] (I)      # wire layers (back)  : 0
[06/21 12:56:10     97s] (I)      min wire layer : 1
[06/21 12:56:10     97s] (I)      max wire layer : 7
[06/21 12:56:10     97s] (I)      # cut layers (front) : 7
[06/21 12:56:10     97s] (I)      # cut layers (back)  : 0
[06/21 12:56:10     97s] (I)      min cut layer : 1
[06/21 12:56:10     97s] (I)      max cut layer : 6
[06/21 12:56:10     97s] (I)      ================================= Layers =================================
[06/21 12:56:10     97s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:10     97s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/21 12:56:10     97s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:10     97s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/21 12:56:10     97s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:10     97s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:10     97s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:10     97s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:10     97s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/21 12:56:10     97s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/21 12:56:10     97s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/21 12:56:10     97s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:10     97s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/21 12:56:10     97s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/21 12:56:10     97s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/21 12:56:10     97s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/21 12:56:10     97s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:10     97s] (I)      Started Import and model ( Curr Mem: 3.43 MB )
[06/21 12:56:10     97s] (I)      == Non-default Options ==
[06/21 12:56:10     97s] (I)      Print mode                                         : 2
[06/21 12:56:10     97s] (I)      Stop if highly congested                           : false
[06/21 12:56:10     97s] (I)      Local connection modeling                          : true
[06/21 12:56:10     97s] (I)      Maximum routing layer                              : 7
[06/21 12:56:10     97s] (I)      Top routing layer                                  : 7
[06/21 12:56:10     97s] (I)      Assign partition pins                              : false
[06/21 12:56:10     97s] (I)      Support large GCell                                : true
[06/21 12:56:10     97s] (I)      Number of threads                                  : 8
[06/21 12:56:10     97s] (I)      Number of rows per GCell                           : 5
[06/21 12:56:10     97s] (I)      Max num rows per GCell                             : 32
[06/21 12:56:10     97s] (I)      Route tie net to shape                             : auto
[06/21 12:56:10     97s] (I)      Method to set GCell size                           : row
[06/21 12:56:10     97s] (I)      Tie hi/lo max distance                             : 37.800000
[06/21 12:56:10     97s] (I)      Counted 2216 PG shapes. eGR will not process PG shapes layer by layer.
[06/21 12:56:10     97s] (I)      ============== Pin Summary ==============
[06/21 12:56:10     97s] (I)      +-------+--------+---------+------------+
[06/21 12:56:10     97s] (I)      | Layer | # pins | % total |      Group |
[06/21 12:56:10     97s] (I)      +-------+--------+---------+------------+
[06/21 12:56:10     97s] (I)      |     1 |  32050 |   96.71 |        Pin |
[06/21 12:56:10     97s] (I)      |     2 |   1090 |    3.29 | Pin access |
[06/21 12:56:10     97s] (I)      |     3 |      0 |    0.00 | Pin access |
[06/21 12:56:10     97s] (I)      |     4 |      0 |    0.00 |      Other |
[06/21 12:56:10     97s] (I)      |     5 |      0 |    0.00 |      Other |
[06/21 12:56:10     97s] (I)      |     6 |      0 |    0.00 |      Other |
[06/21 12:56:10     97s] (I)      |     7 |      0 |    0.00 |      Other |
[06/21 12:56:10     97s] (I)      +-------+--------+---------+------------+
[06/21 12:56:10     97s] (I)      Custom ignore net properties:
[06/21 12:56:10     97s] (I)      1 : NotLegal
[06/21 12:56:10     97s] (I)      Default ignore net properties:
[06/21 12:56:10     97s] (I)      1 : Special
[06/21 12:56:10     97s] (I)      2 : Analog
[06/21 12:56:10     97s] (I)      3 : Fixed
[06/21 12:56:10     97s] (I)      4 : Skipped
[06/21 12:56:10     97s] (I)      5 : MixedSignal
[06/21 12:56:10     97s] (I)      Prerouted net properties:
[06/21 12:56:10     97s] (I)      1 : NotLegal
[06/21 12:56:10     97s] (I)      2 : Special
[06/21 12:56:10     97s] (I)      3 : Analog
[06/21 12:56:10     97s] (I)      4 : Fixed
[06/21 12:56:10     97s] (I)      5 : Skipped
[06/21 12:56:10     97s] (I)      6 : MixedSignal
[06/21 12:56:10     97s] (I)      Early global route reroute all routable nets
[06/21 12:56:10     97s] (I)      Use row-based GCell size
[06/21 12:56:10     97s] (I)      Use row-based GCell align
[06/21 12:56:10     97s] (I)      layer 0 area = 90000
[06/21 12:56:10     97s] (I)      layer 1 area = 144000
[06/21 12:56:10     97s] (I)      layer 2 area = 144000
[06/21 12:56:10     97s] (I)      layer 3 area = 144000
[06/21 12:56:10     97s] (I)      layer 4 area = 144000
[06/21 12:56:10     97s] (I)      layer 5 area = 0
[06/21 12:56:10     97s] (I)      layer 6 area = 0
[06/21 12:56:10     97s] (I)      GCell unit size   : 3780
[06/21 12:56:10     97s] (I)      GCell multiplier  : 5
[06/21 12:56:10     97s] (I)      GCell row height  : 3780
[06/21 12:56:10     97s] (I)      Actual row height : 3780
[06/21 12:56:10     97s] (I)      GCell align ref   : 20160 20160
[06/21 12:56:10     97s] (I)      Track table information for default rule: 
[06/21 12:56:10     97s] (I)      Metal1 has single uniform track structure
[06/21 12:56:10     97s] (I)      Metal2 has single uniform track structure
[06/21 12:56:10     97s] (I)      Metal3 has single uniform track structure
[06/21 12:56:10     97s] (I)      Metal4 has single uniform track structure
[06/21 12:56:10     97s] (I)      Metal5 has single uniform track structure
[06/21 12:56:10     97s] (I)      TopMetal1 has single uniform track structure
[06/21 12:56:10     97s] (I)      TopMetal2 has single uniform track structure
[06/21 12:56:10     97s] (I)      ================ Default via =================
[06/21 12:56:10     97s] (I)      +---+-------------------+--------------------+
[06/21 12:56:10     97s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/21 12:56:10     97s] (I)      +---+-------------------+--------------------+
[06/21 12:56:10     97s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/21 12:56:10     97s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/21 12:56:10     97s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/21 12:56:10     97s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/21 12:56:10     97s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/21 12:56:10     97s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/21 12:56:10     97s] (I)      +---+-------------------+--------------------+
[06/21 12:56:10     97s] (I)      Design has 0 placement macros with 0 shapes. 
[06/21 12:56:10     97s] (I)      Read 3136 PG shapes
[06/21 12:56:10     97s] (I)      Read 0 clock shapes
[06/21 12:56:10     97s] (I)      Read 0 other shapes
[06/21 12:56:10     97s] (I)      #Routing Blockages  : 0
[06/21 12:56:10     97s] (I)      #Instance Blockages : 4360
[06/21 12:56:10     97s] (I)      #PG Blockages       : 3136
[06/21 12:56:10     97s] (I)      #Halo Blockages     : 0
[06/21 12:56:10     97s] (I)      #Boundary Blockages : 0
[06/21 12:56:10     97s] (I)      #Clock Blockages    : 0
[06/21 12:56:10     97s] (I)      #Other Blockages    : 0
[06/21 12:56:10     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/21 12:56:10     97s] (I)      #prerouted nets         : 0
[06/21 12:56:10     97s] (I)      #prerouted special nets : 0
[06/21 12:56:10     97s] (I)      #prerouted wires        : 0
[06/21 12:56:10     97s] (I)      Read 11226 nets ( ignored 0 )
[06/21 12:56:10     97s] (I)        Front-side 11226 ( ignored 0 )
[06/21 12:56:10     97s] (I)        Back-side  0 ( ignored 0 )
[06/21 12:56:10     97s] (I)        Both-side  0 ( ignored 0 )
[06/21 12:56:10     97s] (I)      Reading macro buffers
[06/21 12:56:10     97s] (I)      Number of macro buffers: 0
[06/21 12:56:10     97s] (I)      early_global_route_priority property id does not exist.
[06/21 12:56:10     97s] (I)      Read Num Blocks=7496  Num Prerouted Wires=0  Num CS=0
[06/21 12:56:10     97s] (I)      Layer 1 (H) : #blockages 5121 : #preroutes 0
[06/21 12:56:10     97s] (I)      Layer 2 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:10     97s] (I)      Layer 3 (H) : #blockages 519 : #preroutes 0
[06/21 12:56:10     97s] (I)      Layer 4 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:10     97s] (I)      Layer 5 (H) : #blockages 540 : #preroutes 0
[06/21 12:56:10     97s] (I)      Layer 6 (V) : #blockages 292 : #preroutes 0
[06/21 12:56:10     97s] (I)      Number of ignored nets                =      0
[06/21 12:56:10     97s] (I)      Number of connected nets              =      0
[06/21 12:56:10     97s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/21 12:56:10     97s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/21 12:56:10     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/21 12:56:10     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/21 12:56:10     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/21 12:56:10     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/21 12:56:10     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/21 12:56:10     97s] (I)      Ndr track 0 does not exist
[06/21 12:56:10     97s] (I)      ---------------------Grid Graph Info--------------------
[06/21 12:56:10     97s] (I)      Routing area        : (0, 0) - (528480, 520380)
[06/21 12:56:10     97s] (I)      Core area           : (20160, 20160) - (508320, 500220)
[06/21 12:56:10     97s] (I)      Site width          :   480  (dbu)
[06/21 12:56:10     97s] (I)      Row height          :  3780  (dbu)
[06/21 12:56:10     97s] (I)      GCell row height    :  3780  (dbu)
[06/21 12:56:10     97s] (I)      GCell width         : 18900  (dbu)
[06/21 12:56:10     97s] (I)      GCell height        : 18900  (dbu)
[06/21 12:56:10     97s] (I)      Grid                :    28    28     7
[06/21 12:56:10     97s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/21 12:56:10     97s] (I)      Vertical capacity   :     0     0 18900     0 18900     0 18900
[06/21 12:56:10     97s] (I)      Horizontal capacity :     0 18900     0 18900     0 18900     0
[06/21 12:56:10     97s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/21 12:56:10     97s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/21 12:56:10     97s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/21 12:56:10     97s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/21 12:56:10     97s] (I)      First track coord   :   480   420   480   420   480  2520  2160
[06/21 12:56:10     97s] (I)      Num tracks per GCell: 55.59 45.00 39.38 45.00 39.38  5.76  4.72
[06/21 12:56:10     97s] (I)      Total num of tracks :  1100  1238  1100  1238  1100   206   132
[06/21 12:56:10     97s] (I)      Num of masks        :     1     1     1     1     1     1     1
[06/21 12:56:10     97s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[06/21 12:56:10     97s] (I)      --------------------------------------------------------
[06/21 12:56:10     97s] 
[06/21 12:56:10     97s] (I)      ============ Routing rule table ============
[06/21 12:56:10     97s] (I)      Rule id: 0  Nets: 11226
[06/21 12:56:10     97s] (I)      ========================================
[06/21 12:56:10     97s] (I)      
[06/21 12:56:10     97s] (I)      ======== NDR :  =========
[06/21 12:56:10     97s] (I)      +--------------+--------+
[06/21 12:56:10     97s] (I)      |           ID |      0 |
[06/21 12:56:10     97s] (I)      |         Name |        |
[06/21 12:56:10     97s] (I)      |      Default |    yes |
[06/21 12:56:10     97s] (I)      |  Clk Special |     no |
[06/21 12:56:10     97s] (I)      | Hard spacing |     no |
[06/21 12:56:10     97s] (I)      |    NDR track | (none) |
[06/21 12:56:10     97s] (I)      |      NDR via | (none) |
[06/21 12:56:10     97s] (I)      |  Extra space |      0 |
[06/21 12:56:10     97s] (I)      |      Shields |      0 |
[06/21 12:56:10     97s] (I)      |   Demand (H) |      1 |
[06/21 12:56:10     97s] (I)      |   Demand (V) |      1 |
[06/21 12:56:10     97s] (I)      |        #Nets |  11226 |
[06/21 12:56:10     97s] (I)      +--------------+--------+
[06/21 12:56:10     97s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:10     97s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/21 12:56:10     97s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:10     97s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/21 12:56:10     97s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:10     97s] (I)      =============== Blocked Tracks ===============
[06/21 12:56:10     97s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:10     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/21 12:56:10     97s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:10     97s] (I)      |     1 |       0 |        0 |         0.00% |
[06/21 12:56:10     97s] (I)      |     2 |   34664 |     4571 |        13.19% |
[06/21 12:56:10     97s] (I)      |     3 |   30800 |     1234 |         4.01% |
[06/21 12:56:10     97s] (I)      |     4 |   34664 |      789 |         2.28% |
[06/21 12:56:10     97s] (I)      |     5 |   30800 |     1220 |         3.96% |
[06/21 12:56:10     97s] (I)      |     6 |    5768 |      750 |        13.00% |
[06/21 12:56:10     97s] (I)      |     7 |    3696 |      784 |        21.21% |
[06/21 12:56:10     97s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:10     97s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.43 MB )
[06/21 12:56:10     97s] (I)      Reset routing kernel
[06/21 12:56:10     97s] (I)      numLocalWires=26068  numGlobalNetBranches=4955  numLocalNetBranches=8097
[06/21 12:56:10     97s] (I)      totalPins=33207  totalGlobalPin=12342 (37.17%)
[06/21 12:56:10     97s] (I)      total 2D Cap : 134284 = (70480 H, 63804 V)
[06/21 12:56:10     97s] (I)      total 2D Demand : 3945 = (3945 H, 0 V)
[06/21 12:56:10     97s] (I)      #blocked GCells = 0
[06/21 12:56:10     97s] (I)      #regions = 1
[06/21 12:56:10     97s] (I)      
[06/21 12:56:10     97s] (I)      ============  Phase 1a Route ============
[06/21 12:56:10     97s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[06/21 12:56:10     97s] (I)      Usage: 12538 = (6447 H, 6091 V) = (9.15% H, 9.55% V) = (1.218e+05um H, 1.151e+05um V)
[06/21 12:56:10     97s] (I)      
[06/21 12:56:10     97s] (I)      ============  Phase 1b Route ============
[06/21 12:56:10     97s] (I)      Usage: 12538 = (6447 H, 6091 V) = (9.15% H, 9.55% V) = (1.218e+05um H, 1.151e+05um V)
[06/21 12:56:10     97s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/21 12:56:10     97s] 
[06/21 12:56:10     97s] (I)      Updating congestion map
[06/21 12:56:10     97s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/21 12:56:10     97s] (I)      Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.43 MB )
[06/21 12:56:10     97s] Finished Early Global Route rough congestion estimation: mem = 3532.0M
[06/21 12:56:10     97s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.093, REAL:0.090, MEM:3532.0M, EPOCH TIME: 1750503370.223772
[06/21 12:56:10     97s] earlyGlobalRoute rough estimation gcell size 5 row height
[06/21 12:56:10     97s] OPERPROF: Starting CDPad at level 1, MEM:3532.0M, EPOCH TIME: 1750503370.223973
[06/21 12:56:10     97s] CDPadU 0.825 -> 0.825. R=0.700, N=11240, GS=18.900
[06/21 12:56:10     97s] OPERPROF: Finished CDPad at level 1, CPU:0.083, REAL:0.024, MEM:3535.0M, EPOCH TIME: 1750503370.248032
[06/21 12:56:10     97s] OPERPROF: Starting NP-MAIN at level 1, MEM:3535.0M, EPOCH TIME: 1750503370.248656
[06/21 12:56:10     97s] OPERPROF:   Starting NP-Place at level 2, MEM:3632.0M, EPOCH TIME: 1750503370.274383
[06/21 12:56:10     97s] OPERPROF:   Finished NP-Place at level 2, CPU:0.062, REAL:0.045, MEM:3644.6M, EPOCH TIME: 1750503370.319543
[06/21 12:56:10     97s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.133, REAL:0.081, MEM:3548.6M, EPOCH TIME: 1750503370.329802
[06/21 12:56:10     97s] Global placement CDP skipped at cutLevel 9.
[06/21 12:56:10     97s] Iteration  9: Total net bbox = 1.535e+05 (8.87e+04 6.48e+04)
[06/21 12:56:10     97s]               Est.  stn bbox = 2.365e+05 (1.30e+05 1.06e+05)
[06/21 12:56:10     97s]               cpu = 0:00:04.2 real = 0:00:01.0 mem = 3548.6M
[06/21 12:56:11     98s] nrCritNet: 0.00% ( 0 / 11226 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/21 12:56:11     99s] nrCritNet: 0.00% ( 0 / 11226 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/21 12:56:11     99s] Iteration 10: Total net bbox = 1.535e+05 (8.87e+04 6.48e+04)
[06/21 12:56:11     99s]               Est.  stn bbox = 2.365e+05 (1.30e+05 1.06e+05)
[06/21 12:56:11     99s]               cpu = 0:00:02.3 real = 0:00:01.0 mem = 3516.6M
[06/21 12:56:11     99s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:3516.6M, EPOCH TIME: 1750503371.708619
[06/21 12:56:11     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/21 12:56:11     99s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.001, REAL:0.001, MEM:3516.6M, EPOCH TIME: 1750503371.709256
[06/21 12:56:11     99s] Legalizing MH Cells... 0 / 0 (level 8) on grid_clb
[06/21 12:56:11     99s] MH packer: No MH instances from GP
[06/21 12:56:11     99s] 0 (out of 0) MH cells were successfully legalized.
[06/21 12:56:11     99s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3516.6M, DRC: 0)
[06/21 12:56:11     99s] OPERPROF: Starting NP-MAIN at level 1, MEM:3516.6M, EPOCH TIME: 1750503371.709750
[06/21 12:56:11     99s] OPERPROF:   Starting NP-Place at level 2, MEM:3644.6M, EPOCH TIME: 1750503371.735944
[06/21 12:56:13    108s] GP RA stats: MHOnly 0 nrInst 11240 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/21 12:56:14    110s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:3906.8M, EPOCH TIME: 1750503374.072207
[06/21 12:56:14    110s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.000, MEM:3906.8M, EPOCH TIME: 1750503374.072313
[06/21 12:56:14    110s] OPERPROF:   Finished NP-Place at level 2, CPU:10.575, REAL:2.338, MEM:3682.8M, EPOCH TIME: 1750503374.073942
[06/21 12:56:14    110s] OPERPROF: Finished NP-MAIN at level 1, CPU:10.644, REAL:2.374, MEM:3554.8M, EPOCH TIME: 1750503374.083289
[06/21 12:56:14    110s] Iteration 11: Total net bbox = 1.704e+05 (9.46e+04 7.59e+04)
[06/21 12:56:14    110s]               Est.  stn bbox = 2.521e+05 (1.35e+05 1.17e+05)
[06/21 12:56:14    110s]               cpu = 0:00:10.7 real = 0:00:03.0 mem = 3554.8M
[06/21 12:56:14    110s] [adp] clock
[06/21 12:56:14    110s] [adp] weight, nr nets, wire length
[06/21 12:56:14    110s] [adp]      0        0  0.000000
[06/21 12:56:14    110s] [adp] data
[06/21 12:56:14    110s] [adp] weight, nr nets, wire length
[06/21 12:56:14    110s] [adp]      0    11226  170447.980000
[06/21 12:56:14    110s] [adp] 0.000000|0.000000|0.000000
[06/21 12:56:14    110s] Iteration 12: Total net bbox = 1.704e+05 (9.46e+04 7.59e+04)
[06/21 12:56:14    110s]               Est.  stn bbox = 2.521e+05 (1.35e+05 1.17e+05)
[06/21 12:56:14    110s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3554.8M
[06/21 12:56:14    110s] *** cost = 1.704e+05 (9.46e+04 7.59e+04) (cpu for global=0:00:31.7) real=0:00:12.0***
[06/21 12:56:14    110s] Placement multithread real runtime: 0:00:12.0 with 8 threads.
[06/21 12:56:14    110s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[06/21 12:56:14    110s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3554.8M, EPOCH TIME: 1750503374.116941
[06/21 12:56:14    110s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3554.8M, EPOCH TIME: 1750503374.117015
[06/21 12:56:14    110s] Saved padding area to DB
[06/21 12:56:14    110s] Cell grid_clb LLGs are deleted
[06/21 12:56:14    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] # Resetting pin-track-align track data.
[06/21 12:56:14    110s] Solver runtime cpu: 0:00:24.7 real: 0:00:05.8
[06/21 12:56:14    110s] Core Placement runtime cpu: 0:00:25.8 real: 0:00:08.0
[06/21 12:56:14    110s] Begin: Reorder Scan Chains
[06/21 12:56:14    110s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/21 12:56:14    110s] Type 'man IMPSP-9025' for more detail.
[06/21 12:56:14    110s] End: Reorder Scan Chains
[06/21 12:56:14    110s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3554.8M, EPOCH TIME: 1750503374.122220
[06/21 12:56:14    110s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3554.8M, EPOCH TIME: 1750503374.122296
[06/21 12:56:14    110s] Processing tracks to init pin-track alignment.
[06/21 12:56:14    110s] z: 1, totalTracks: 1
[06/21 12:56:14    110s] z: 3, totalTracks: 1
[06/21 12:56:14    110s] z: 5, totalTracks: 1
[06/21 12:56:14    110s] z: 7, totalTracks: 1
[06/21 12:56:14    110s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/21 12:56:14    110s] Cell grid_clb LLGs are deleted
[06/21 12:56:14    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] # Building grid_clb llgBox search-tree.
[06/21 12:56:14    110s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3554.8M, EPOCH TIME: 1750503374.125425
[06/21 12:56:14    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:14    110s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3554.8M, EPOCH TIME: 1750503374.125624
[06/21 12:56:14    110s] Max number of tech site patterns supported in site array is 256.
[06/21 12:56:14    110s] Core basic site is CoreSite
[06/21 12:56:14    110s] After signature check, allow fast init is true, keep pre-filter is true.
[06/21 12:56:14    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/21 12:56:14    110s] Fast DP-INIT is on for default
[06/21 12:56:14    110s] Keep-away cache is enable on metals: 1-7
[06/21 12:56:14    110s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/21 12:56:14    110s] Atter site array init, number of instance map data is 0.
[06/21 12:56:14    110s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.011, REAL:0.007, MEM:3554.8M, EPOCH TIME: 1750503374.132531
[06/21 12:56:14    110s] 
[06/21 12:56:14    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:56:14    110s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:56:14    110s] OPERPROF:       Starting CMU at level 4, MEM:3554.8M, EPOCH TIME: 1750503374.148003
[06/21 12:56:14    110s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.071, MEM:3554.8M, EPOCH TIME: 1750503374.218872
[06/21 12:56:14    110s] 
[06/21 12:56:14    110s] Bad Lib Cell Checking (CMU) is done! (0)
[06/21 12:56:14    110s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.018, REAL:0.094, MEM:3554.8M, EPOCH TIME: 1750503374.219684
[06/21 12:56:14    110s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3554.8M, EPOCH TIME: 1750503374.219724
[06/21 12:56:14    110s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3554.8M, EPOCH TIME: 1750503374.219866
[06/21 12:56:14    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3554.8MB).
[06/21 12:56:14    110s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.100, MEM:3554.8M, EPOCH TIME: 1750503374.222048
[06/21 12:56:14    110s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.024, REAL:0.100, MEM:3554.8M, EPOCH TIME: 1750503374.222085
[06/21 12:56:14    110s] TDRefine: refinePlace mode is spiral
[06/21 12:56:14    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2200751.1
[06/21 12:56:14    110s] OPERPROF: Starting Refine-Place at level 1, MEM:3554.8M, EPOCH TIME: 1750503374.229983
[06/21 12:56:14    110s] *** Starting refinePlace (0:01:50 mem=3554.8M) ***
[06/21 12:56:14    110s] Total net bbox length = 1.704e+05 (9.456e+04 7.589e+04) (ext = 7.648e+03)
[06/21 12:56:14    110s] 
[06/21 12:56:14    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:56:14    110s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:56:14    110s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/21 12:56:14    110s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3554.8M, EPOCH TIME: 1750503374.237766
[06/21 12:56:14    110s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3554.8M, EPOCH TIME: 1750503374.238019
[06/21 12:56:14    110s] Set min layer with default ( 2 )
[06/21 12:56:14    110s] Set max layer with parameter ( 7 )
[06/21 12:56:14    110s] Set min layer with default ( 2 )
[06/21 12:56:14    110s] Set max layer with parameter ( 7 )
[06/21 12:56:14    110s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3554.8M, EPOCH TIME: 1750503374.241065
[06/21 12:56:14    110s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3554.8M, EPOCH TIME: 1750503374.241307
[06/21 12:56:14    110s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3554.8M, EPOCH TIME: 1750503374.241340
[06/21 12:56:14    110s] Starting refinePlace ...
[06/21 12:56:14    110s] Set min layer with default ( 2 )
[06/21 12:56:14    110s] Set max layer with parameter ( 7 )
[06/21 12:56:14    110s] Set min layer with default ( 2 )
[06/21 12:56:14    110s] Set max layer with parameter ( 7 )
[06/21 12:56:14    110s] DDP initSite1 nrRow 127 nrJob 127
[06/21 12:56:14    110s] DDP markSite nrRow 127 nrJob 127
[06/21 12:56:14    110s] ** Cut row section cpu time 0:00:00.0.
[06/21 12:56:14    110s]  ** Cut row section real time 0:00:00.0.
[06/21 12:56:14    110s]    Spread Effort: high, standalone mode, useDDP on.
[06/21 12:56:14    110s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3522.8MB) @(0:01:50 - 0:01:51).
[06/21 12:56:14    110s] Move report: preRPlace moves 11239 insts, mean move: 0.51 um, max move: 8.31 um 
[06/21 12:56:14    110s] 	Max move on inst (logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_9/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_dffr_mem/dffr_61_/g6): (175.00, 23.95) --> (179.52, 20.16)
[06/21 12:56:14    110s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/21 12:56:14    110s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3522.8M, EPOCH TIME: 1750503374.415693
[06/21 12:56:14    110s] Tweakage: fix icg 1, fix clk 0.
[06/21 12:56:14    110s] Tweakage: density cost 0, scale 0.4.
[06/21 12:56:14    110s] Tweakage: activity cost 0, scale 1.0.
[06/21 12:56:14    110s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3653.3M, EPOCH TIME: 1750503374.459059
[06/21 12:56:14    110s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3653.3M, EPOCH TIME: 1750503374.483174
[06/21 12:56:14    110s] Tweakage swap 930 pairs.
[06/21 12:56:14    110s] Tweakage perm 582 insts, flip 4931 insts.
[06/21 12:56:14    110s] Tweakage perm 394 insts, flip 603 insts.
[06/21 12:56:14    110s] Tweakage swap 240 pairs.
[06/21 12:56:14    110s] Tweakage perm 77 insts, flip 216 insts.
[06/21 12:56:14    110s] Tweakage perm 9 insts, flip 5 insts.
[06/21 12:56:14    111s] Tweakage swap 391 pairs.
[06/21 12:56:15    111s] Tweakage swap 61 pairs.
[06/21 12:56:15    111s] Tweakage perm 305 insts, flip 1073 insts.
[06/21 12:56:15    111s] Tweakage perm 39 insts, flip 76 insts.
[06/21 12:56:15    111s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.907, REAL:0.804, MEM:3653.3M, EPOCH TIME: 1750503375.286945
[06/21 12:56:15    111s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.913, REAL:0.830, MEM:3653.3M, EPOCH TIME: 1750503375.288766
[06/21 12:56:15    111s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.932, REAL:0.877, MEM:3557.3M, EPOCH TIME: 1750503375.292257
[06/21 12:56:15    111s] Move report: Congestion aware Tweak moves 3315 insts, mean move: 5.79 um, max move: 38.34 um 
[06/21 12:56:15    111s] 	Max move on inst (logical_tile_clb_mode_clb__0/mux_fle_5_in_0/sg13g2_inv_1_31_): (369.12, 303.66) --> (403.68, 299.88)
[06/21 12:56:15    111s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:01.0, mem=3557.3mb) @(0:01:51 - 0:01:51).
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s]  === Spiral for Logical I: (movable: 11240) ===
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s] Running Spiral MT with 8 threads  fetchWidth=36 
[06/21 12:56:15    111s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): Create thread pool 0x7f56a7641dc0.
[06/21 12:56:15    111s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x480d7f60): 0 out of 2 thread pools are available.
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s]  Info: 0 filler has been deleted!
[06/21 12:56:15    111s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/21 12:56:15    111s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[06/21 12:56:15    111s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/21 12:56:15    111s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=3653.3MB) @(0:01:51 - 0:01:52).
[06/21 12:56:15    111s] Move report: Detail placement moves 11239 insts, mean move: 1.95 um, max move: 37.99 um 
[06/21 12:56:15    111s] 	Max move on inst (logical_tile_clb_mode_clb__0/mux_fle_5_in_0/sg13g2_inv_1_31_): (369.14, 303.33) --> (403.68, 299.88)
[06/21 12:56:15    111s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3653.3MB
[06/21 12:56:15    111s] Statistics of distance of Instance movement in refine placement:
[06/21 12:56:15    111s]   maximum (X+Y) =        37.99 um
[06/21 12:56:15    111s]   inst (logical_tile_clb_mode_clb__0/mux_fle_5_in_0/sg13g2_inv_1_31_) with max move: (369.139, 303.334) -> (403.68, 299.88)
[06/21 12:56:15    111s]   mean    (X+Y) =         1.95 um
[06/21 12:56:15    111s] Total instances flipped for legalization: 1
[06/21 12:56:15    111s] Summary Report:
[06/21 12:56:15    111s] Instances move: 11239 (out of 11240 movable)
[06/21 12:56:15    111s] Instances flipped: 1
[06/21 12:56:15    111s] Mean displacement: 1.95 um
[06/21 12:56:15    111s] Max displacement: 37.99 um (Instance: logical_tile_clb_mode_clb__0/mux_fle_5_in_0/sg13g2_inv_1_31_) (369.139, 303.334) -> (403.68, 299.88)
[06/21 12:56:15    111s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/21 12:56:15    111s] 	Violation at original loc: Overlapping with other instance
[06/21 12:56:15    111s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/21 12:56:15    111s] Total instances moved : 11239
[06/21 12:56:15    111s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:1.383, REAL:1.240, MEM:3653.3M, EPOCH TIME: 1750503375.481830
[06/21 12:56:15    111s] Total net bbox length = 1.595e+05 (8.221e+04 7.724e+04) (ext = 7.649e+03)
[06/21 12:56:15    111s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3653.3MB
[06/21 12:56:15    111s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=3653.3MB) @(0:01:50 - 0:01:52).
[06/21 12:56:15    111s] *** Finished refinePlace (0:01:52 mem=3653.3M) ***
[06/21 12:56:15    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2200751.1
[06/21 12:56:15    111s] OPERPROF: Finished Refine-Place at level 1, CPU:1.398, REAL:1.256, MEM:3653.3M, EPOCH TIME: 1750503375.485830
[06/21 12:56:15    111s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3653.3M, EPOCH TIME: 1750503375.485903
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11240).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] Cell grid_clb LLGs are deleted
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] # Resetting pin-track-align track data.
[06/21 12:56:15    111s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.016, REAL:0.009, MEM:3676.3M, EPOCH TIME: 1750503375.495341
[06/21 12:56:15    111s] *** End of Placement (cpu=0:00:34.9, real=0:00:15.0, mem=3676.3M) ***
[06/21 12:56:15    111s] Processing tracks to init pin-track alignment.
[06/21 12:56:15    111s] z: 1, totalTracks: 1
[06/21 12:56:15    111s] z: 3, totalTracks: 1
[06/21 12:56:15    111s] z: 5, totalTracks: 1
[06/21 12:56:15    111s] z: 7, totalTracks: 1
[06/21 12:56:15    111s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/21 12:56:15    111s] Cell grid_clb LLGs are deleted
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] # Building grid_clb llgBox search-tree.
[06/21 12:56:15    111s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3676.3M, EPOCH TIME: 1750503375.498455
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3676.3M, EPOCH TIME: 1750503375.498519
[06/21 12:56:15    111s] Max number of tech site patterns supported in site array is 256.
[06/21 12:56:15    111s] Core basic site is CoreSite
[06/21 12:56:15    111s] After signature check, allow fast init is true, keep pre-filter is true.
[06/21 12:56:15    111s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/21 12:56:15    111s] Fast DP-INIT is on for default
[06/21 12:56:15    111s] Keep-away cache is enable on metals: 1-7
[06/21 12:56:15    111s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/21 12:56:15    111s] Atter site array init, number of instance map data is 0.
[06/21 12:56:15    111s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.011, REAL:0.006, MEM:3676.3M, EPOCH TIME: 1750503375.504878
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:56:15    111s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:56:15    111s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.007, MEM:3676.3M, EPOCH TIME: 1750503375.505909
[06/21 12:56:15    111s] default core: bins with density > 0.750 = 26.04 % ( 44 / 169 )
[06/21 12:56:15    111s] Density distribution unevenness ratio = 4.074%
[06/21 12:56:15    111s] Density distribution unevenness ratio (U70) = 4.027%
[06/21 12:56:15    111s] Density distribution unevenness ratio (U80) = 0.169%
[06/21 12:56:15    111s] Density distribution unevenness ratio (U90) = 0.000%
[06/21 12:56:15    111s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3676.3M, EPOCH TIME: 1750503375.509484
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] Cell grid_clb LLGs are deleted
[06/21 12:56:15    111s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:56:15    111s] # Resetting pin-track-align track data.
[06/21 12:56:15    111s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:3676.3M, EPOCH TIME: 1750503375.512840
[06/21 12:56:15    111s] *** Free Virtual Timing Model ...(mem=3676.3M)
[06/21 12:56:15    111s] **INFO: Enable pre-place timing setting for timing analysis
[06/21 12:56:15    111s] Set Using Default Delay Limit as 101.
[06/21 12:56:15    111s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/21 12:56:15    111s] Set Default Net Delay as 0 ps.
[06/21 12:56:15    111s] Set Default Net Load as 0 pF. 
[06/21 12:56:15    111s] **INFO: Analyzing IO path groups for slack adjustment
[06/21 12:56:15    111s] **INFO: Disable pre-place timing setting for timing analysis
[06/21 12:56:15    111s] Set Using Default Delay Limit as 1000.
[06/21 12:56:15    111s] Set Default Net Delay as 1000 ps.
[06/21 12:56:15    111s] Set Default Net Load as 0.5 pF. 
[06/21 12:56:15    111s] Info: Disable timing driven in postCTS congRepair.
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s] Starting congRepair ...
[06/21 12:56:15    111s] User Input Parameters:
[06/21 12:56:15    111s] - Congestion Driven    : On
[06/21 12:56:15    111s] - Timing Driven        : Off
[06/21 12:56:15    111s] - Area-Violation Based : On
[06/21 12:56:15    111s] - Start Rollback Level : -5
[06/21 12:56:15    111s] - Legalized            : On
[06/21 12:56:15    111s] - Window Based         : Off
[06/21 12:56:15    111s] - eDen incr mode       : Off
[06/21 12:56:15    111s] - Small incr mode      : Off
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3666.8M, EPOCH TIME: 1750503375.596422
[06/21 12:56:15    111s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3666.8M, EPOCH TIME: 1750503375.596462
[06/21 12:56:15    111s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3666.8M, EPOCH TIME: 1750503375.597674
[06/21 12:56:15    111s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.145, MEM:3666.8M, EPOCH TIME: 1750503375.742725
[06/21 12:56:15    111s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3666.8M, EPOCH TIME: 1750503375.742855
[06/21 12:56:15    111s] Starting Early Global Route congestion estimation: mem = 3666.8M
[06/21 12:56:15    111s] (I)      Initializing eGR engine (regular)
[06/21 12:56:15    111s] Set min layer with default ( 2 )
[06/21 12:56:15    111s] Set max layer with parameter ( 7 )
[06/21 12:56:15    111s] (I)      clean place blk overflow:
[06/21 12:56:15    111s] (I)      H : enabled 1.00 0
[06/21 12:56:15    111s] (I)      V : enabled 1.00 0
[06/21 12:56:15    111s] (I)      Initializing eGR engine (regular)
[06/21 12:56:15    111s] Set min layer with default ( 2 )
[06/21 12:56:15    111s] Set max layer with parameter ( 7 )
[06/21 12:56:15    111s] (I)      clean place blk overflow:
[06/21 12:56:15    111s] (I)      H : enabled 1.00 0
[06/21 12:56:15    111s] (I)      V : enabled 1.00 0
[06/21 12:56:15    111s] (I)      Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[06/21 12:56:15    111s] (I)      Running eGR Regular flow
[06/21 12:56:15    111s] (I)      # wire layers (front) : 8
[06/21 12:56:15    111s] (I)      # wire layers (back)  : 0
[06/21 12:56:15    111s] (I)      min wire layer : 1
[06/21 12:56:15    111s] (I)      max wire layer : 7
[06/21 12:56:15    111s] (I)      # cut layers (front) : 7
[06/21 12:56:15    111s] (I)      # cut layers (back)  : 0
[06/21 12:56:15    111s] (I)      min cut layer : 1
[06/21 12:56:15    111s] (I)      max cut layer : 6
[06/21 12:56:15    111s] (I)      ================================= Layers =================================
[06/21 12:56:15    111s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:15    111s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/21 12:56:15    111s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:15    111s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/21 12:56:15    111s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:15    111s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:15    111s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/21 12:56:15    111s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/21 12:56:15    111s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/21 12:56:15    111s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/21 12:56:15    111s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/21 12:56:15    111s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:15    111s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/21 12:56:15    111s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/21 12:56:15    111s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/21 12:56:15    111s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/21 12:56:15    111s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/21 12:56:15    111s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[06/21 12:56:15    111s] (I)      == Non-default Options ==
[06/21 12:56:15    111s] (I)      Maximum routing layer                              : 7
[06/21 12:56:15    111s] (I)      Top routing layer                                  : 7
[06/21 12:56:15    111s] (I)      Number of threads                                  : 8
[06/21 12:56:15    111s] (I)      Route tie net to shape                             : auto
[06/21 12:56:15    111s] (I)      Use non-blocking free Dbs wires                    : false
[06/21 12:56:15    111s] (I)      Method to set GCell size                           : row
[06/21 12:56:15    111s] (I)      Tie hi/lo max distance                             : 37.800000
[06/21 12:56:15    111s] (I)      Counted 2216 PG shapes. eGR will not process PG shapes layer by layer.
[06/21 12:56:15    111s] (I)      ============== Pin Summary ==============
[06/21 12:56:15    111s] (I)      +-------+--------+---------+------------+
[06/21 12:56:15    111s] (I)      | Layer | # pins | % total |      Group |
[06/21 12:56:15    111s] (I)      +-------+--------+---------+------------+
[06/21 12:56:15    111s] (I)      |     1 |  33200 |   96.82 |        Pin |
[06/21 12:56:15    111s] (I)      |     2 |   1090 |    3.18 | Pin access |
[06/21 12:56:15    111s] (I)      |     3 |      0 |    0.00 | Pin access |
[06/21 12:56:15    111s] (I)      |     4 |      0 |    0.00 |      Other |
[06/21 12:56:15    111s] (I)      |     5 |      0 |    0.00 |      Other |
[06/21 12:56:15    111s] (I)      |     6 |      0 |    0.00 |      Other |
[06/21 12:56:15    111s] (I)      |     7 |      0 |    0.00 |      Other |
[06/21 12:56:15    111s] (I)      +-------+--------+---------+------------+
[06/21 12:56:15    111s] (I)      Custom ignore net properties:
[06/21 12:56:15    111s] (I)      1 : NotLegal
[06/21 12:56:15    111s] (I)      Default ignore net properties:
[06/21 12:56:15    111s] (I)      1 : Special
[06/21 12:56:15    111s] (I)      2 : Analog
[06/21 12:56:15    111s] (I)      3 : Fixed
[06/21 12:56:15    111s] (I)      4 : Skipped
[06/21 12:56:15    111s] (I)      5 : MixedSignal
[06/21 12:56:15    111s] (I)      Prerouted net properties:
[06/21 12:56:15    111s] (I)      1 : NotLegal
[06/21 12:56:15    111s] (I)      2 : Special
[06/21 12:56:15    111s] (I)      3 : Analog
[06/21 12:56:15    111s] (I)      4 : Fixed
[06/21 12:56:15    111s] (I)      5 : Skipped
[06/21 12:56:15    111s] (I)      6 : MixedSignal
[06/21 12:56:15    111s] [NR-eGR] Early global route reroute all routable nets
[06/21 12:56:15    111s] (I)      Use row-based GCell size
[06/21 12:56:15    111s] (I)      Use row-based GCell align
[06/21 12:56:15    111s] (I)      layer 0 area = 90000
[06/21 12:56:15    111s] (I)      layer 1 area = 144000
[06/21 12:56:15    111s] (I)      layer 2 area = 144000
[06/21 12:56:15    111s] (I)      layer 3 area = 144000
[06/21 12:56:15    111s] (I)      layer 4 area = 144000
[06/21 12:56:15    111s] (I)      layer 5 area = 0
[06/21 12:56:15    111s] (I)      layer 6 area = 0
[06/21 12:56:15    111s] (I)      GCell unit size   : 3780
[06/21 12:56:15    111s] (I)      GCell multiplier  : 1
[06/21 12:56:15    111s] (I)      GCell row height  : 3780
[06/21 12:56:15    111s] (I)      Actual row height : 3780
[06/21 12:56:15    111s] (I)      GCell align ref   : 20160 20160
[06/21 12:56:15    111s] [NR-eGR] Track table information for default rule: 
[06/21 12:56:15    111s] [NR-eGR] Metal1 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] Metal2 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] Metal3 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] Metal4 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] Metal5 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] TopMetal1 has single uniform track structure
[06/21 12:56:15    111s] [NR-eGR] TopMetal2 has single uniform track structure
[06/21 12:56:15    111s] (I)      ================ Default via =================
[06/21 12:56:15    111s] (I)      +---+-------------------+--------------------+
[06/21 12:56:15    111s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/21 12:56:15    111s] (I)      +---+-------------------+--------------------+
[06/21 12:56:15    111s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/21 12:56:15    111s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/21 12:56:15    111s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/21 12:56:15    111s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/21 12:56:15    111s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/21 12:56:15    111s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/21 12:56:15    111s] (I)      +---+-------------------+--------------------+
[06/21 12:56:15    111s] (I)      Design has 0 placement macros with 0 shapes. 
[06/21 12:56:15    111s] [NR-eGR] Read 3136 PG shapes
[06/21 12:56:15    111s] [NR-eGR] Read 0 clock shapes
[06/21 12:56:15    111s] [NR-eGR] Read 0 other shapes
[06/21 12:56:15    111s] [NR-eGR] #Routing Blockages  : 0
[06/21 12:56:15    111s] [NR-eGR] #Instance Blockages : 4360
[06/21 12:56:15    111s] [NR-eGR] #PG Blockages       : 3136
[06/21 12:56:15    111s] [NR-eGR] #Halo Blockages     : 0
[06/21 12:56:15    111s] [NR-eGR] #Boundary Blockages : 0
[06/21 12:56:15    111s] [NR-eGR] #Clock Blockages    : 0
[06/21 12:56:15    111s] [NR-eGR] #Other Blockages    : 0
[06/21 12:56:15    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/21 12:56:15    111s] [NR-eGR] #prerouted nets         : 0
[06/21 12:56:15    111s] [NR-eGR] #prerouted special nets : 0
[06/21 12:56:15    111s] [NR-eGR] #prerouted wires        : 0
[06/21 12:56:15    111s] [NR-eGR] Read 11226 nets ( ignored 0 )
[06/21 12:56:15    111s] (I)        Front-side 11226 ( ignored 0 )
[06/21 12:56:15    111s] (I)        Back-side  0 ( ignored 0 )
[06/21 12:56:15    111s] (I)        Both-side  0 ( ignored 0 )
[06/21 12:56:15    111s] (I)      Reading macro buffers
[06/21 12:56:15    111s] (I)      Number of macro buffers: 0
[06/21 12:56:15    111s] (I)      early_global_route_priority property id does not exist.
[06/21 12:56:15    111s] (I)      Read Num Blocks=7496  Num Prerouted Wires=0  Num CS=0
[06/21 12:56:15    111s] (I)      Layer 1 (H) : #blockages 5121 : #preroutes 0
[06/21 12:56:15    111s] (I)      Layer 2 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:15    111s] (I)      Layer 3 (H) : #blockages 519 : #preroutes 0
[06/21 12:56:15    111s] (I)      Layer 4 (V) : #blockages 512 : #preroutes 0
[06/21 12:56:15    111s] (I)      Layer 5 (H) : #blockages 540 : #preroutes 0
[06/21 12:56:15    111s] (I)      Layer 6 (V) : #blockages 292 : #preroutes 0
[06/21 12:56:15    111s] (I)      Number of ignored nets                =      0
[06/21 12:56:15    111s] (I)      Number of connected nets              =      0
[06/21 12:56:15    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/21 12:56:15    111s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/21 12:56:15    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/21 12:56:15    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/21 12:56:15    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/21 12:56:15    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/21 12:56:15    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/21 12:56:15    111s] (I)      Ndr track 0 does not exist
[06/21 12:56:15    111s] (I)      ---------------------Grid Graph Info--------------------
[06/21 12:56:15    111s] (I)      Routing area        : (0, 0) - (528480, 520380)
[06/21 12:56:15    111s] (I)      Core area           : (20160, 20160) - (508320, 500220)
[06/21 12:56:15    111s] (I)      Site width          :   480  (dbu)
[06/21 12:56:15    111s] (I)      Row height          :  3780  (dbu)
[06/21 12:56:15    111s] (I)      GCell row height    :  3780  (dbu)
[06/21 12:56:15    111s] (I)      GCell width         :  3780  (dbu)
[06/21 12:56:15    111s] (I)      GCell height        :  3780  (dbu)
[06/21 12:56:15    111s] (I)      Grid                :   140   138     7
[06/21 12:56:15    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/21 12:56:15    111s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/21 12:56:15    111s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/21 12:56:15    111s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/21 12:56:15    111s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/21 12:56:15    111s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/21 12:56:15    111s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/21 12:56:15    111s] (I)      First track coord   :   480   420   480   420   480  2520  2160
[06/21 12:56:15    111s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/21 12:56:15    111s] (I)      Total num of tracks :  1100  1238  1100  1238  1100   206   132
[06/21 12:56:15    111s] (I)      Num of masks        :     1     1     1     1     1     1     1
[06/21 12:56:15    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0
[06/21 12:56:15    111s] (I)      --------------------------------------------------------
[06/21 12:56:15    111s] 
[06/21 12:56:15    111s] [NR-eGR] ============ Routing rule table ============
[06/21 12:56:15    111s] [NR-eGR] Rule id: 0  Nets: 11226
[06/21 12:56:15    111s] [NR-eGR] ========================================
[06/21 12:56:15    111s] [NR-eGR] 
[06/21 12:56:15    111s] (I)      ======== NDR :  =========
[06/21 12:56:15    111s] (I)      +--------------+--------+
[06/21 12:56:15    111s] (I)      |           ID |      0 |
[06/21 12:56:15    111s] (I)      |         Name |        |
[06/21 12:56:15    111s] (I)      |      Default |    yes |
[06/21 12:56:15    111s] (I)      |  Clk Special |     no |
[06/21 12:56:15    111s] (I)      | Hard spacing |     no |
[06/21 12:56:15    111s] (I)      |    NDR track | (none) |
[06/21 12:56:15    111s] (I)      |      NDR via | (none) |
[06/21 12:56:15    111s] (I)      |  Extra space |      0 |
[06/21 12:56:15    111s] (I)      |      Shields |      0 |
[06/21 12:56:15    111s] (I)      |   Demand (H) |      1 |
[06/21 12:56:15    111s] (I)      |   Demand (V) |      1 |
[06/21 12:56:15    111s] (I)      |        #Nets |  11226 |
[06/21 12:56:15    111s] (I)      +--------------+--------+
[06/21 12:56:15    111s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:15    111s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/21 12:56:15    111s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:15    111s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/21 12:56:15    111s] (I)      +-----------------------------------------------------------------------------------------+
[06/21 12:56:15    111s] (I)      =============== Blocked Tracks ===============
[06/21 12:56:15    111s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:15    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/21 12:56:15    111s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:15    111s] (I)      |     1 |       0 |        0 |         0.00% |
[06/21 12:56:15    111s] (I)      |     2 |  173320 |    14102 |         8.14% |
[06/21 12:56:15    111s] (I)      |     3 |  151800 |     5762 |         3.80% |
[06/21 12:56:15    111s] (I)      |     4 |  173320 |     1620 |         0.93% |
[06/21 12:56:15    111s] (I)      |     5 |  151800 |     5888 |         3.88% |
[06/21 12:56:15    111s] (I)      |     6 |   28840 |     3529 |        12.24% |
[06/21 12:56:15    111s] (I)      |     7 |   18216 |     3828 |        21.01% |
[06/21 12:56:15    111s] (I)      +-------+---------+----------+---------------+
[06/21 12:56:15    111s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.46 MB )
[06/21 12:56:15    111s] (I)      Reset routing kernel
[06/21 12:56:15    111s] (I)      Started Global Routing ( Curr Mem: 3.46 MB )
[06/21 12:56:15    111s] (I)      totalPins=33207  totalGlobalPin=31760 (95.64%)
[06/21 12:56:15    111s] (I)      ================== Net Group Info ===================
[06/21 12:56:15    111s] (I)      +----+----------------+--------------+--------------+
[06/21 12:56:15    111s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/21 12:56:15    111s] (I)      +----+----------------+--------------+--------------+
[06/21 12:56:15    111s] (I)      |  1 |          11226 |    Metal2(2) | TopMetal2(7) |
[06/21 12:56:15    111s] (I)      +----+----------------+--------------+--------------+
[06/21 12:56:15    112s] (I)      total 2D Cap : 670761 = (357339 H, 313422 V)
[06/21 12:56:15    112s] (I)      total 2D Demand : 1447 = (1447 H, 0 V)
[06/21 12:56:15    112s] (I)      #blocked GCells = 0
[06/21 12:56:15    112s] (I)      #regions = 1
[06/21 12:56:15    112s] [NR-eGR] Layer group 1: route 11226 net(s) in layer range [2, 7]
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1a Route ============
[06/21 12:56:15    112s] (I)      Usage: 66287 = (31925 H, 34362 V) = (8.93% H, 10.96% V) = (1.207e+05um H, 1.299e+05um V)
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1b Route ============
[06/21 12:56:15    112s] (I)      Usage: 66287 = (31925 H, 34362 V) = (8.93% H, 10.96% V) = (1.207e+05um H, 1.299e+05um V)
[06/21 12:56:15    112s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.505649e+05um
[06/21 12:56:15    112s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/21 12:56:15    112s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1c Route ============
[06/21 12:56:15    112s] (I)      Usage: 66287 = (31925 H, 34362 V) = (8.93% H, 10.96% V) = (1.207e+05um H, 1.299e+05um V)
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1d Route ============
[06/21 12:56:15    112s] (I)      Usage: 66287 = (31925 H, 34362 V) = (8.93% H, 10.96% V) = (1.207e+05um H, 1.299e+05um V)
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1e Route ============
[06/21 12:56:15    112s] (I)      Usage: 66287 = (31925 H, 34362 V) = (8.93% H, 10.96% V) = (1.207e+05um H, 1.299e+05um V)
[06/21 12:56:15    112s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.505649e+05um
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] (I)      ============  Phase 1l Route ============
[06/21 12:56:15    112s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/21 12:56:15    112s] (I)      Layer  2:     160326     41836         0           0      172638    ( 0.00%) 
[06/21 12:56:15    112s] (I)      Layer  3:     148799     33455         0           0      151042    ( 0.00%) 
[06/21 12:56:15    112s] (I)      Layer  4:     170783      4120         0           0      172638    ( 0.00%) 
[06/21 12:56:15    112s] (I)      Layer  5:     148698      1219         0           0      151042    ( 0.00%) 
[06/21 12:56:15    112s] (I)      Layer  6:      25456         0         0        2301       19805    (10.41%) 
[06/21 12:56:15    112s] (I)      Layer  7:      14288         0         0        4615       13510    (25.46%) 
[06/21 12:56:15    112s] (I)      Total:        668350     80630         0        6916      680673    ( 1.01%) 
[06/21 12:56:15    112s] (I)      
[06/21 12:56:15    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/21 12:56:15    112s] [NR-eGR]                        OverCon            
[06/21 12:56:15    112s] [NR-eGR]                         #Gcell     %Gcell
[06/21 12:56:15    112s] [NR-eGR]        Layer             (1-0)    OverCon
[06/21 12:56:15    112s] [NR-eGR] ----------------------------------------------
[06/21 12:56:15    112s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR] ----------------------------------------------
[06/21 12:56:15    112s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/21 12:56:15    112s] [NR-eGR] 
[06/21 12:56:15    112s] (I)      Finished Global Routing ( CPU: 0.27 sec, Real: 0.08 sec, Curr Mem: 3.47 MB )
[06/21 12:56:15    112s] (I)      Updating congestion map
[06/21 12:56:15    112s] (I)      total 2D Cap : 672704 = (358632 H, 314072 V)
[06/21 12:56:15    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/21 12:56:15    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.14 sec, Curr Mem: 3.47 MB )
[06/21 12:56:15    112s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3584.2M
[06/21 12:56:15    112s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.337, REAL:0.146, MEM:3584.2M, EPOCH TIME: 1750503375.888795
[06/21 12:56:15    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:3584.2M, EPOCH TIME: 1750503375.888834
[06/21 12:56:15    112s] [hotspot] +------------+---------------+---------------+
[06/21 12:56:15    112s] [hotspot] |            |   max hotspot | total hotspot |
[06/21 12:56:15    112s] [hotspot] +------------+---------------+---------------+
[06/21 12:56:15    112s] [hotspot] | normalized |          0.00 |          0.00 |
[06/21 12:56:15    112s] [hotspot] +------------+---------------+---------------+
[06/21 12:56:15    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/21 12:56:15    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/21 12:56:15    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.065, MEM:3584.2M, EPOCH TIME: 1750503375.953409
[06/21 12:56:15    112s] Skipped repairing congestion.
[06/21 12:56:15    112s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3584.2M, EPOCH TIME: 1750503375.970368
[06/21 12:56:15    112s] Starting Early Global Route wiring: mem = 3584.2M
[06/21 12:56:15    112s] (I)      Running track assignment and export wires
[06/21 12:56:15    112s] (I)      Delete wires for 11226 nets 
[06/21 12:56:15    112s] (I)      ============= Track Assignment ============
[06/21 12:56:15    112s] (I)      Started Track Assignment (8T) ( Curr Mem: 3.47 MB )
[06/21 12:56:15    112s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/21 12:56:15    112s] (I)      Run Multi-thread track assignment
[06/21 12:56:15    112s] (I)      Finished Track Assignment (8T) ( CPU: 0.14 sec, Real: 0.02 sec, Curr Mem: 3.47 MB )
[06/21 12:56:15    112s] (I)      Started Export ( Curr Mem: 3.47 MB )
[06/21 12:56:16    112s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/21 12:56:16    112s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/21 12:56:16    112s] [NR-eGR] --------------------------------------------------------------------------
[06/21 12:56:16    112s] [NR-eGR]                    Length (um)   Vias 
[06/21 12:56:16    112s] [NR-eGR] --------------------------------------
[06/21 12:56:16    112s] [NR-eGR]  Metal1     (1V)             0  32067 
[06/21 12:56:16    112s] [NR-eGR]  Metal2     (2H)        111474  45481 
[06/21 12:56:16    112s] [NR-eGR]  Metal3     (3V)        130273   1161 
[06/21 12:56:16    112s] [NR-eGR]  Metal4     (4H)         15333    304 
[06/21 12:56:16    112s] [NR-eGR]  Metal5     (5V)          4709      4 
[06/21 12:56:16    112s] [NR-eGR]  TopMetal1  (6H)             1      0 
[06/21 12:56:16    112s] [NR-eGR]  TopMetal2  (7V)             0      0 
[06/21 12:56:16    112s] [NR-eGR] --------------------------------------
[06/21 12:56:16    112s] [NR-eGR]             Total       261789  79017 
[06/21 12:56:16    112s] [NR-eGR] --------------------------------------------------------------------------
[06/21 12:56:16    112s] [NR-eGR] Total half perimeter of net bounding box: 159453um
[06/21 12:56:16    112s] [NR-eGR] Total length: 261789um, number of vias: 79017
[06/21 12:56:16    112s] [NR-eGR] --------------------------------------------------------------------------
[06/21 12:56:16    112s] (I)      == Layer wire length by net rule ==
[06/21 12:56:16    112s] (I)                          Default 
[06/21 12:56:16    112s] (I)      ----------------------------
[06/21 12:56:16    112s] (I)       Metal1     (1V)        0um 
[06/21 12:56:16    112s] (I)       Metal2     (2H)   111474um 
[06/21 12:56:16    112s] (I)       Metal3     (3V)   130273um 
[06/21 12:56:16    112s] (I)       Metal4     (4H)    15333um 
[06/21 12:56:16    112s] (I)       Metal5     (5V)     4709um 
[06/21 12:56:16    112s] (I)       TopMetal1  (6H)        1um 
[06/21 12:56:16    112s] (I)       TopMetal2  (7V)        0um 
[06/21 12:56:16    112s] (I)      ----------------------------
[06/21 12:56:16    112s] (I)                  Total  261789um 
[06/21 12:56:16    112s] (I)      == Layer via count by net rule ==
[06/21 12:56:16    112s] (I)                         Default 
[06/21 12:56:16    112s] (I)      ---------------------------
[06/21 12:56:16    112s] (I)       Metal1     (1V)     32067 
[06/21 12:56:16    112s] (I)       Metal2     (2H)     45481 
[06/21 12:56:16    112s] (I)       Metal3     (3V)      1161 
[06/21 12:56:16    112s] (I)       Metal4     (4H)       304 
[06/21 12:56:16    112s] (I)       Metal5     (5V)         4 
[06/21 12:56:16    112s] (I)       TopMetal1  (6H)         0 
[06/21 12:56:16    112s] (I)       TopMetal2  (7V)         0 
[06/21 12:56:16    112s] (I)      ---------------------------
[06/21 12:56:16    112s] (I)                  Total    79017 
[06/21 12:56:16    112s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[06/21 12:56:16    112s] eee: RC Grid memory freed = 16464 (14 X 14 X 7 X 12b)
[06/21 12:56:16    112s] (I)      Global routing data unavailable, rerun eGR
[06/21 12:56:16    112s] (I)      Initializing eGR engine (regular)
[06/21 12:56:16    112s] Set min layer with default ( 2 )
[06/21 12:56:16    112s] Set max layer with parameter ( 7 )
[06/21 12:56:16    112s] (I)      clean place blk overflow:
[06/21 12:56:16    112s] (I)      H : enabled 1.00 0
[06/21 12:56:16    112s] (I)      V : enabled 1.00 0
[06/21 12:56:16    112s] Early Global Route wiring runtime: 0.08 seconds, mem = 3584.2M
[06/21 12:56:16    112s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.216, REAL:0.083, MEM:3584.2M, EPOCH TIME: 1750503376.053299
[06/21 12:56:16    112s] Tdgp not enabled or already been cleared! skip clearing
[06/21 12:56:16    112s] End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
[06/21 12:56:16    112s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3584.2M, EPOCH TIME: 1750503376.054228
[06/21 12:56:16    112s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3584.2M, EPOCH TIME: 1750503376.054266
[06/21 12:56:16    112s] *** Finishing placeDesign default flow ***
[06/21 12:56:16    112s] **placeDesign ... cpu = 0: 0:37, real = 0: 0:17, mem = 3581.2M **
[06/21 12:56:16    112s] Tdgp not enabled or already been cleared! skip clearing
[06/21 12:56:16    112s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/21 12:56:16    112s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[06/21 12:56:16    112s] 
[06/21 12:56:16    112s] *** Summary of all messages that are not suppressed in this session:
[06/21 12:56:16    112s] Severity  ID               Count  Summary                                  
[06/21 12:56:16    112s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/21 12:56:16    112s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/21 12:56:16    112s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/21 12:56:16    112s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/21 12:56:16    112s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/21 12:56:16    112s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/21 12:56:16    112s] WARNING   TA-112              20  A timing loop was found in the design. T...
[06/21 12:56:16    112s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[06/21 12:56:16    112s] *** Message Summary: 29 warning(s), 0 error(s)
[06/21 12:56:16    112s] 
[06/21 12:56:16    112s] *** placeDesign #1 [finish] () : cpu/real = 0:00:36.9/0:00:16.8 (2.2), totSession cpu/real = 0:01:52.5/0:16:56.6 (0.1), mem = 3581.2M
[06/21 12:56:16    112s] 
[06/21 12:56:16    112s] =============================================================================================
[06/21 12:56:16    112s]  Final TAT Report : placeDesign #1                                              23.31-s109_1
[06/21 12:56:16    112s] =============================================================================================
[06/21 12:56:16    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/21 12:56:16    112s] ---------------------------------------------------------------------------------------------
[06/21 12:56:16    112s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/21 12:56:16    112s] [ RefinePlace            ]      1   0:00:01.3  (   7.5 % )     0:00:01.3 /  0:00:01.4    1.1
[06/21 12:56:16    112s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.2
[06/21 12:56:16    112s] [ FullDelayCalc          ]      5   0:00:03.3  (  19.5 % )     0:00:03.3 /  0:00:04.2    1.3
[06/21 12:56:16    112s] [ TimingUpdate           ]      6   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:01.4    4.6
[06/21 12:56:16    112s] [ MISC                   ]          0:00:11.8  (  70.5 % )     0:00:11.8 /  0:00:29.9    2.5
[06/21 12:56:16    112s] ---------------------------------------------------------------------------------------------
[06/21 12:56:16    112s]  placeDesign #1 TOTAL               0:00:16.8  ( 100.0 % )     0:00:16.8 /  0:00:36.9    2.2
[06/21 12:56:16    112s] ---------------------------------------------------------------------------------------------
[06/21 12:56:16    112s] 
[06/21 12:56:22    112s] <CMD> zoomBox 118.80700 77.39800 511.49300 428.93600
[06/21 12:56:22    113s] <CMD> zoomBox 160.41200 102.08600 494.19600 400.89400
[06/21 12:56:23    113s] <CMD> zoomBox 12.27200 14.17900 555.78400 500.73800
[06/21 12:56:24    114s] <CMD> zoomBox -55.47600 -26.02400 583.95000 546.39900
[06/21 12:56:27    114s] <CMD> fit
[06/21 12:57:29    117s] <CMD> timeDesign -preCTS
[06/21 12:57:29    117s] AAE DB initialization (MEM=3585.34 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/21 12:57:29    117s] #optDebug: fT-S <1 1 0 0 0>
[06/21 12:57:29    117s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:01:57.0/0:18:09.8 (0.1), mem = 3585.3M
[06/21 12:57:29    117s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[06/21 12:57:29    117s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3581.3M, EPOCH TIME: 1750503449.364281
[06/21 12:57:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3581.3M, EPOCH TIME: 1750503449.364366
[06/21 12:57:29    117s] Start to check current routing status for nets...
[06/21 12:57:29    117s] All nets are already routed correctly.
[06/21 12:57:29    117s] End to check current routing status for nets (mem=3581.3M)
[06/21 12:57:29    117s] Extraction called for design 'grid_clb' of instances=11240 and nets=12863 using extraction engine 'preRoute' .
[06/21 12:57:29    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[06/21 12:57:29    117s] Type 'man IMPEXT-3530' for more detail.
[06/21 12:57:29    117s] PreRoute RC Extraction called for design grid_clb.
[06/21 12:57:29    117s] RC Extraction called in multi-corner(2) mode.
[06/21 12:57:29    117s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/21 12:57:29    117s] Type 'man IMPEXT-6197' for more detail.
[06/21 12:57:29    117s] RCMode: PreRoute
[06/21 12:57:29    117s]       RC Corner Indexes            0       1   
[06/21 12:57:29    117s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/21 12:57:29    117s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/21 12:57:29    117s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/21 12:57:29    117s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/21 12:57:29    117s] Shrink Factor                : 1.00000
[06/21 12:57:29    117s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/21 12:57:29    117s] eee: RC Grid memory allocated = 18900 (15 X 15 X 7 X 12b)
[06/21 12:57:29    117s] Updating RC Grid density data for preRoute extraction ...
[06/21 12:57:29    117s] eee: pegSigSF=1.070000
[06/21 12:57:29    117s] Initializing multi-corner resistance tables ...
[06/21 12:57:29    117s] eee: Grid unit RC data computation started
[06/21 12:57:29    117s] eee: Grid unit RC data computation completed
[06/21 12:57:29    117s] eee: l=1 avDens=0.001556 usedTrk=24.021059 availTrk=15435.000000 sigTrk=24.021059
[06/21 12:57:29    117s] eee: l=2 avDens=0.173241 usedTrk=3055.978485 availTrk=17640.000000 sigTrk=3055.978485
[06/21 12:57:29    117s] eee: l=3 avDens=0.224015 usedTrk=3457.676165 availTrk=15435.000000 sigTrk=3457.676165
[06/21 12:57:29    117s] eee: l=4 avDens=0.027741 usedTrk=409.459259 availTrk=14760.000000 sigTrk=409.459259
[06/21 12:57:29    117s] eee: l=5 avDens=0.021387 usedTrk=124.634312 availTrk=5827.500000 sigTrk=124.634312
[06/21 12:57:29    117s] eee: l=6 avDens=0.138137 usedTrk=62.161586 availTrk=450.000000 sigTrk=62.161586
[06/21 12:57:29    117s] eee: l=7 avDens=0.095725 usedTrk=177.301586 availTrk=1852.200000 sigTrk=177.301586
[06/21 12:57:29    117s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/21 12:57:29    117s] eee: LAM-FP: thresh=1 ; dimX=1258.285714 ; dimY=1239.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/21 12:57:29    117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.076600 aWlH=0.000000 lMod=0 pMax=0.815700 pMod=83 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/21 12:57:29    117s] eee: NetCapCache creation started. (Current Mem: 3581.344M) 
[06/21 12:57:29    117s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3581.344M) 
[06/21 12:57:29    117s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(528.480000, 520.380000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (14 X 14)
[06/21 12:57:29    117s] eee: Metal Layers Info:
[06/21 12:57:29    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:57:29    117s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/21 12:57:29    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:57:29    117s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/21 12:57:29    117s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 12:57:29    117s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 12:57:29    117s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/21 12:57:29    117s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/21 12:57:29    117s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/21 12:57:29    117s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/21 12:57:29    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/21 12:57:29    117s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/21 12:57:29    117s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3581.344M)
[06/21 12:57:29    117s] Effort level <high> specified for reg2reg path_group
[06/21 12:57:29    117s] Cell grid_clb LLGs are deleted
[06/21 12:57:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3669.2M, EPOCH TIME: 1750503449.619563
[06/21 12:57:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3669.2M, EPOCH TIME: 1750503449.619657
[06/21 12:57:29    117s] Max number of tech site patterns supported in site array is 256.
[06/21 12:57:29    117s] Core basic site is CoreSite
[06/21 12:57:29    117s] After signature check, allow fast init is true, keep pre-filter is true.
[06/21 12:57:29    117s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/21 12:57:29    117s] Fast DP-INIT is on for default
[06/21 12:57:29    117s] Atter site array init, number of instance map data is 0.
[06/21 12:57:29    117s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.008, MEM:3669.2M, EPOCH TIME: 1750503449.627691
[06/21 12:57:29    117s] 
[06/21 12:57:29    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/21 12:57:29    117s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/21 12:57:29    117s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.009, MEM:3669.2M, EPOCH TIME: 1750503449.628730
[06/21 12:57:29    117s] Cell grid_clb LLGs are deleted
[06/21 12:57:29    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/21 12:57:29    117s] Starting delay calculation for Setup views
[06/21 12:57:29    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/21 12:57:29    117s] #################################################################################
[06/21 12:57:29    117s] # Design Stage: PreRoute
[06/21 12:57:29    117s] # Design Name: grid_clb
[06/21 12:57:29    117s] # Design Mode: 90nm
[06/21 12:57:29    117s] # Analysis Mode: MMMC Non-OCV 
[06/21 12:57:29    117s] # Parasitics Mode: No SPEF/RCDB 
[06/21 12:57:29    117s] # Signoff Settings: SI Off 
[06/21 12:57:29    117s] #################################################################################
[06/21 12:57:29    117s] Calculate delays in BcWc mode...
[06/21 12:57:29    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 3674.3M, InitMEM = 3672.3M)
[06/21 12:57:29    117s] Start delay calculation (fullDC) (8 T). (MEM=2916.19)
[06/21 12:57:29    117s] Start AAE Lib Loading. (MEM=3685.78)
[06/21 12:57:29    117s] End AAE Lib Loading. (MEM=3905.86 CPU=0:00:00.0 Real=0:00:00.0)
[06/21 12:57:30    117s] End AAE Lib Interpolated Model. (MEM=3905.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/21 12:57:31    119s] Total number of fetched objects 12517
[06/21 12:57:31    119s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/21 12:57:31    119s] End delay calculation. (MEM=3021.35 CPU=0:00:01.5 REAL=0:00:01.0)
[06/21 12:57:33    121s] End delay calculation (fullDC). (MEM=3016.15 CPU=0:00:03.9 REAL=0:00:04.0)
[06/21 12:57:33    121s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 4918.0M) ***
[06/21 12:57:33    121s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:02:02 mem=4878.0M)
[06/21 12:57:33    121s] Info: 8 threads available for lower-level modules during optimization.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'direct_interc' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_mux' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_dffr_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'const1' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size2_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_size60_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'direct_interc' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6_mux' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/21 12:57:34    121s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/21 12:57:34    121s] To increase the message display limit, refer to the product command reference manual.
[06/21 12:57:34    121s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/21 12:57:35    122s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/21 12:57:35    122s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/21 12:57:36    122s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     20 (20)      |   -0.225   |     20 (20)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    200 (200)     |    -52     |    220 (220)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.945%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/21 12:57:36    122s] Reported timing to dir ./timingReports
[06/21 12:57:36    122s] Total CPU time: 5.06 sec
[06/21 12:57:36    122s] Total Real time: 7.0 sec
[06/21 12:57:36    122s] Total Memory Usage: 4488.738281 Mbytes
[06/21 12:57:36    122s] Info: pop threads available for lower-level modules during optimization.
[06/21 12:57:36    122s] *** timeDesign #1 [finish] () : cpu/real = 0:00:05.1/0:00:07.0 (0.7), totSession cpu/real = 0:02:02.1/0:18:16.8 (0.1), mem = 4488.7M
[06/21 12:57:36    122s] 
[06/21 12:57:36    122s] =============================================================================================
[06/21 12:57:36    122s]  Final TAT Report : timeDesign #1                                               23.31-s109_1
[06/21 12:57:36    122s] =============================================================================================
[06/21 12:57:36    122s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/21 12:57:36    122s] ---------------------------------------------------------------------------------------------
[06/21 12:57:36    122s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/21 12:57:36    122s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.3 % )     0:00:06.7 /  0:00:04.5    0.7
[06/21 12:57:36    122s] [ DrvReport              ]      1   0:00:02.3  (  33.3 % )     0:00:02.3 /  0:00:00.2    0.1
[06/21 12:57:36    122s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[06/21 12:57:36    122s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   1.2 % )     0:00:03.9 /  0:00:04.2    1.1
[06/21 12:57:36    122s] [ FullDelayCalc          ]      1   0:00:03.8  (  53.9 % )     0:00:03.8 /  0:00:03.9    1.0
[06/21 12:57:36    122s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.2    6.0
[06/21 12:57:36    122s] [ TimingReport           ]      1   0:00:00.4  (   5.0 % )     0:00:00.4 /  0:00:00.0    0.1
[06/21 12:57:36    122s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.2
[06/21 12:57:36    122s] [ MISC                   ]          0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.5    1.9
[06/21 12:57:36    122s] ---------------------------------------------------------------------------------------------
[06/21 12:57:36    122s]  timeDesign #1 TOTAL                0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:05.1    0.7
[06/21 12:57:36    122s] ---------------------------------------------------------------------------------------------
[06/21 12:57:36    122s] 
[06/21 12:58:42    126s] <CMD> saveDesign ../grid_clb.enc
[06/21 12:58:42    126s] #% Begin save design ... (date=06/21 12:58:42, mem=2963.5M)
[06/21 12:58:42    126s] INFO: Current data have to be saved into a temporary db: 'grid_clb.enc.dat.tmp' first. It will be renamed to the correct name 'grid_clb.enc.dat' after the old db was deleted.
[06/21 12:58:42    126s] % Begin Save ccopt configuration ... (date=06/21 12:58:42, mem=2963.5M)
[06/21 12:58:42    126s] % End Save ccopt configuration ... (date=06/21 12:58:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2964.8M, current mem=2964.8M)
[06/21 12:58:42    126s] % Begin Save netlist data ... (date=06/21 12:58:42, mem=2964.8M)
[06/21 12:58:42    126s] Writing Binary DB to ../grid_clb.enc.dat.tmp/vbin/grid_clb.v.bin in multi-threaded mode...
[06/21 12:58:42    128s] % End Save netlist data ... (date=06/21 12:58:42, total cpu=0:00:01.3, real=0:00:00.0, peak res=2966.3M, current mem=2966.3M)
[06/21 12:58:42    128s] Saving symbol-table file in separate thread ...
[06/21 12:58:42    128s] Saving congestion map file in separate thread ...
[06/21 12:58:42    128s] Saving congestion map file ../grid_clb.enc.dat.tmp/grid_clb.route.congmap.gz ...
[06/21 12:58:42    128s] % Begin Save AAE data ... (date=06/21 12:58:42, mem=2966.8M)
[06/21 12:58:42    128s] Saving AAE Data ...
[06/21 12:58:42    128s] % End Save AAE data ... (date=06/21 12:58:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2967.9M, current mem=2967.9M)
[06/21 12:58:42    128s] Saving preference file ../grid_clb.enc.dat.tmp/gui.pref.tcl ...
[06/21 12:58:42    128s] Saving mode setting ...
[06/21 12:58:42    128s] Saving global file ...
[06/21 12:58:43    128s] *info - save blackBox cells to lef file ../grid_clb.enc.dat.tmp/grid_clb.bbox.lef
[06/21 12:58:43    128s] Saving Drc markers ...
[06/21 12:58:43    128s] ... No Drc file written since there is no markers found.
[06/21 12:58:43    128s] Saving special route data file in separate thread ...
[06/21 12:58:43    128s] Saving PG Conn data in separate thread ...
[06/21 12:58:43    128s] Saving placement file in separate thread ...
[06/21 12:58:43    128s] Saving route file in separate thread ...
[06/21 12:58:43    128s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/21 12:58:43    128s] Saving property file ../grid_clb.enc.dat.tmp/grid_clb.prop
[06/21 12:58:43    128s] Save Adaptive View Pruning View Names to Binary file
[06/21 12:58:43    128s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4563.4M) ***
[06/21 12:58:43    128s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4563.4M) ***
[06/21 12:58:43    128s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/21 12:58:43    128s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[06/21 12:58:43    128s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/21 12:58:43    128s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4555.4M) ***
[06/21 12:58:43    128s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/21 12:58:43    128s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/21 12:58:44    128s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[06/21 12:58:44    128s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[06/21 12:58:44    128s] % Begin Save power constraints data ... (date=06/21 12:58:44, mem=2973.9M)
[06/21 12:58:44    128s] % End Save power constraints data ... (date=06/21 12:58:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2973.9M, current mem=2973.9M)
[06/21 12:58:44    128s] Generated self-contained design grid_clb.enc.dat.tmp
[06/21 12:58:44    128s] #% End save design ... (date=06/21 12:58:44, total cpu=0:00:02.0, real=0:00:02.0, peak res=2974.8M, current mem=2974.8M)
[06/21 12:58:44    128s] *** Message Summary: 0 warning(s), 0 error(s)
[06/21 12:58:44    128s] 
[06/21 12:58:54    129s] 
[06/21 12:58:54    129s] *** Memory Usage v#2 (Current mem = 4529.816M, initial mem = 843.586M) ***
[06/21 12:58:54    129s] 
[06/21 12:58:54    129s] *** Summary of all messages that are not suppressed in this session:
[06/21 12:58:54    129s] Severity  ID               Count  Summary                                  
[06/21 12:58:54    129s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/21 12:58:54    129s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/21 12:58:54    129s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/21 12:58:54    129s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/21 12:58:54    129s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[06/21 12:58:54    129s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/21 12:58:54    129s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/21 12:58:54    129s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/21 12:58:54    129s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[06/21 12:58:54    129s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/21 12:58:54    129s] WARNING   IMPECO-560          80  The netlist is not unique, because the m...
[06/21 12:58:54    129s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/21 12:58:54    129s] WARNING   IMPPP-531          256  ViaGen Warning: Due to %s rule violation...
[06/21 12:58:54    129s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[06/21 12:58:54    129s] WARNING   IMPSR-468           24  Cannot find any standard cell pin connec...
[06/21 12:58:54    129s] WARNING   IMPSR-1253           6  Unable to find any standard cell pin con...
[06/21 12:58:54    129s] WARNING   IMPSR-1254           6  Unable to connect the specified objects,...
[06/21 12:58:54    129s] WARNING   IMPSR-1256           6  Unable to find any CORE class pad pin of...
[06/21 12:58:54    129s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[06/21 12:58:54    129s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/21 12:58:54    129s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/21 12:58:54    129s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/21 12:58:54    129s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/21 12:58:54    129s] WARNING   IMPOPT-3213          4  The netlist contains multi-instanciated ...
[06/21 12:58:54    129s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[06/21 12:58:54    129s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[06/21 12:58:54    129s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[06/21 12:58:54    129s] WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
[06/21 12:58:54    129s] WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
[06/21 12:58:54    129s] WARNING   NRIF-95             38  Option setNanoRouteMode -routeTopRouting...
[06/21 12:58:54    129s] WARNING   IMPUDM-33            6  Global variable "%s" is obsolete and wil...
[06/21 12:58:54    129s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/21 12:58:54    129s] WARNING   TA-112              20  A timing loop was found in the design. T...
[06/21 12:58:54    129s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[06/21 12:58:54    129s] WARNING   GLOBAL-100           3  Global '%s' has become obsolete. It will...
[06/21 12:58:54    129s] *** Message Summary: 706 warning(s), 0 error(s)
[06/21 12:58:54    129s] 
[06/21 12:58:54    129s] --- Ending "Innovus" (totcpu=0:02:09, real=0:19:36, mem=4529.8M) ---
