// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
//
// ==============================================================

// CTRL
// 0x0000 : Control signals
//          bit 0  - ap_start (Read/Write/COH)
//          bit 1  - ap_done (Read/COR)
//          bit 2  - ap_idle (Read)
//          bit 3  - ap_ready (Read)
//          bit 7  - auto_restart (Read/Write)
//          others - reserved
// 0x0004 : Global Interrupt Enable Register
//          bit 0  - Global Interrupt Enable (Read/Write)
//          others - reserved
// 0x0008 : IP Interrupt Enable Register (Read/Write)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0x000c : IP Interrupt Status Register (Read/TOW)
//          bit 0  - Channel 0 (ap_done)
//          bit 1  - Channel 1 (ap_ready)
//          others - reserved
// 0x0010 : Data signal of HwReg_width
//          bit 15~0 - HwReg_width[15:0] (Read/Write)
//          others   - reserved
// 0x0014 : reserved
// 0x0018 : Data signal of HwReg_height
//          bit 15~0 - HwReg_height[15:0] (Read/Write)
//          others   - reserved
// 0x001c : reserved
// 0x0020 : Data signal of HwReg_video_format
//          bit 15~0 - HwReg_video_format[15:0] (Read/Write)
//          others   - reserved
// 0x0024 : reserved
// 0x0028 : Data signal of HwReg_background_Y_R
//          bit 15~0 - HwReg_background_Y_R[15:0] (Read/Write)
//          others   - reserved
// 0x002c : reserved
// 0x0030 : Data signal of HwReg_background_U_G
//          bit 15~0 - HwReg_background_U_G[15:0] (Read/Write)
//          others   - reserved
// 0x0034 : reserved
// 0x0038 : Data signal of HwReg_background_V_B
//          bit 15~0 - HwReg_background_V_B[15:0] (Read/Write)
//          others   - reserved
// 0x003c : reserved
// 0x0040 : Data signal of HwReg_layerEnable
//          bit 15~0 - HwReg_layerEnable[15:0] (Read/Write)
//          others   - reserved
// 0x0044 : reserved
// 0x0048 : Data signal of HwReg_layer1_V
//          bit 31~0 - HwReg_layer1_V[31:0] (Read/Write)
// 0x004c : reserved
// 0x0050 : Data signal of HwReg_layer2_V
//          bit 31~0 - HwReg_layer2_V[31:0] (Read/Write)
// 0x0054 : reserved
// 0x0058 : Data signal of HwReg_layer3_V
//          bit 31~0 - HwReg_layer3_V[31:0] (Read/Write)
// 0x005c : reserved
// 0x0060 : Data signal of HwReg_layer4_V
//          bit 31~0 - HwReg_layer4_V[31:0] (Read/Write)
// 0x0064 : reserved
// 0x0068 : Data signal of HwReg_layer5_V
//          bit 31~0 - HwReg_layer5_V[31:0] (Read/Write)
// 0x006c : reserved
// 0x0070 : Data signal of HwReg_layer6_V
//          bit 31~0 - HwReg_layer6_V[31:0] (Read/Write)
// 0x0074 : reserved
// 0x0078 : Data signal of HwReg_layer7_V
//          bit 31~0 - HwReg_layer7_V[31:0] (Read/Write)
// 0x007c : reserved
// 0x0080 : Data signal of HwReg_layerAlpha_0
//          bit 15~0 - HwReg_layerAlpha_0[15:0] (Read/Write)
//          others   - reserved
// 0x0084 : reserved
// 0x0088 : Data signal of HwReg_layerAlpha_1
//          bit 15~0 - HwReg_layerAlpha_1[15:0] (Read/Write)
//          others   - reserved
// 0x008c : reserved
// 0x0090 : Data signal of HwReg_layerAlpha_2
//          bit 15~0 - HwReg_layerAlpha_2[15:0] (Read/Write)
//          others   - reserved
// 0x0094 : reserved
// 0x0098 : Data signal of HwReg_layerAlpha_3
//          bit 15~0 - HwReg_layerAlpha_3[15:0] (Read/Write)
//          others   - reserved
// 0x009c : reserved
// 0x00a0 : Data signal of HwReg_layerAlpha_4
//          bit 15~0 - HwReg_layerAlpha_4[15:0] (Read/Write)
//          others   - reserved
// 0x00a4 : reserved
// 0x00a8 : Data signal of HwReg_layerAlpha_5
//          bit 15~0 - HwReg_layerAlpha_5[15:0] (Read/Write)
//          others   - reserved
// 0x00ac : reserved
// 0x00b0 : Data signal of HwReg_layerAlpha_6
//          bit 15~0 - HwReg_layerAlpha_6[15:0] (Read/Write)
//          others   - reserved
// 0x00b4 : reserved
// 0x00b8 : Data signal of HwReg_layerAlpha_7
//          bit 15~0 - HwReg_layerAlpha_7[15:0] (Read/Write)
//          others   - reserved
// 0x00bc : reserved
// 0x00c0 : Data signal of HwReg_layerStartX_0
//          bit 15~0 - HwReg_layerStartX_0[15:0] (Read/Write)
//          others   - reserved
// 0x00c4 : reserved
// 0x00c8 : Data signal of HwReg_layerStartX_1
//          bit 15~0 - HwReg_layerStartX_1[15:0] (Read/Write)
//          others   - reserved
// 0x00cc : reserved
// 0x00d0 : Data signal of HwReg_layerStartX_2
//          bit 15~0 - HwReg_layerStartX_2[15:0] (Read/Write)
//          others   - reserved
// 0x00d4 : reserved
// 0x00d8 : Data signal of HwReg_layerStartX_3
//          bit 15~0 - HwReg_layerStartX_3[15:0] (Read/Write)
//          others   - reserved
// 0x00dc : reserved
// 0x00e0 : Data signal of HwReg_layerStartX_4
//          bit 15~0 - HwReg_layerStartX_4[15:0] (Read/Write)
//          others   - reserved
// 0x00e4 : reserved
// 0x00e8 : Data signal of HwReg_layerStartX_5
//          bit 15~0 - HwReg_layerStartX_5[15:0] (Read/Write)
//          others   - reserved
// 0x00ec : reserved
// 0x00f0 : Data signal of HwReg_layerStartX_6
//          bit 15~0 - HwReg_layerStartX_6[15:0] (Read/Write)
//          others   - reserved
// 0x00f4 : reserved
// 0x00f8 : Data signal of HwReg_layerStartX_7
//          bit 15~0 - HwReg_layerStartX_7[15:0] (Read/Write)
//          others   - reserved
// 0x00fc : reserved
// 0x0100 : Data signal of HwReg_layerStartY_0
//          bit 15~0 - HwReg_layerStartY_0[15:0] (Read/Write)
//          others   - reserved
// 0x0104 : reserved
// 0x0108 : Data signal of HwReg_layerStartY_1
//          bit 15~0 - HwReg_layerStartY_1[15:0] (Read/Write)
//          others   - reserved
// 0x010c : reserved
// 0x0110 : Data signal of HwReg_layerStartY_2
//          bit 15~0 - HwReg_layerStartY_2[15:0] (Read/Write)
//          others   - reserved
// 0x0114 : reserved
// 0x0118 : Data signal of HwReg_layerStartY_3
//          bit 15~0 - HwReg_layerStartY_3[15:0] (Read/Write)
//          others   - reserved
// 0x011c : reserved
// 0x0120 : Data signal of HwReg_layerStartY_4
//          bit 15~0 - HwReg_layerStartY_4[15:0] (Read/Write)
//          others   - reserved
// 0x0124 : reserved
// 0x0128 : Data signal of HwReg_layerStartY_5
//          bit 15~0 - HwReg_layerStartY_5[15:0] (Read/Write)
//          others   - reserved
// 0x012c : reserved
// 0x0130 : Data signal of HwReg_layerStartY_6
//          bit 15~0 - HwReg_layerStartY_6[15:0] (Read/Write)
//          others   - reserved
// 0x0134 : reserved
// 0x0138 : Data signal of HwReg_layerStartY_7
//          bit 15~0 - HwReg_layerStartY_7[15:0] (Read/Write)
//          others   - reserved
// 0x013c : reserved
// 0x0140 : Data signal of HwReg_layerWidth_0
//          bit 15~0 - HwReg_layerWidth_0[15:0] (Read/Write)
//          others   - reserved
// 0x0144 : reserved
// 0x0148 : Data signal of HwReg_layerWidth_1
//          bit 15~0 - HwReg_layerWidth_1[15:0] (Read/Write)
//          others   - reserved
// 0x014c : reserved
// 0x0150 : Data signal of HwReg_layerWidth_2
//          bit 15~0 - HwReg_layerWidth_2[15:0] (Read/Write)
//          others   - reserved
// 0x0154 : reserved
// 0x0158 : Data signal of HwReg_layerWidth_3
//          bit 15~0 - HwReg_layerWidth_3[15:0] (Read/Write)
//          others   - reserved
// 0x015c : reserved
// 0x0160 : Data signal of HwReg_layerWidth_4
//          bit 15~0 - HwReg_layerWidth_4[15:0] (Read/Write)
//          others   - reserved
// 0x0164 : reserved
// 0x0168 : Data signal of HwReg_layerWidth_5
//          bit 15~0 - HwReg_layerWidth_5[15:0] (Read/Write)
//          others   - reserved
// 0x016c : reserved
// 0x0170 : Data signal of HwReg_layerWidth_6
//          bit 15~0 - HwReg_layerWidth_6[15:0] (Read/Write)
//          others   - reserved
// 0x0174 : reserved
// 0x0178 : Data signal of HwReg_layerWidth_7
//          bit 15~0 - HwReg_layerWidth_7[15:0] (Read/Write)
//          others   - reserved
// 0x017c : reserved
// 0x0180 : Data signal of HwReg_layerHeight_0
//          bit 15~0 - HwReg_layerHeight_0[15:0] (Read/Write)
//          others   - reserved
// 0x0184 : reserved
// 0x0188 : Data signal of HwReg_layerHeight_1
//          bit 15~0 - HwReg_layerHeight_1[15:0] (Read/Write)
//          others   - reserved
// 0x018c : reserved
// 0x0190 : Data signal of HwReg_layerHeight_2
//          bit 15~0 - HwReg_layerHeight_2[15:0] (Read/Write)
//          others   - reserved
// 0x0194 : reserved
// 0x0198 : Data signal of HwReg_layerHeight_3
//          bit 15~0 - HwReg_layerHeight_3[15:0] (Read/Write)
//          others   - reserved
// 0x019c : reserved
// 0x01a0 : Data signal of HwReg_layerHeight_4
//          bit 15~0 - HwReg_layerHeight_4[15:0] (Read/Write)
//          others   - reserved
// 0x01a4 : reserved
// 0x01a8 : Data signal of HwReg_layerHeight_5
//          bit 15~0 - HwReg_layerHeight_5[15:0] (Read/Write)
//          others   - reserved
// 0x01ac : reserved
// 0x01b0 : Data signal of HwReg_layerHeight_6
//          bit 15~0 - HwReg_layerHeight_6[15:0] (Read/Write)
//          others   - reserved
// 0x01b4 : reserved
// 0x01b8 : Data signal of HwReg_layerHeight_7
//          bit 15~0 - HwReg_layerHeight_7[15:0] (Read/Write)
//          others   - reserved
// 0x01bc : reserved
// 0x01c0 : Data signal of HwReg_layerScaleFactor_0
//          bit 7~0 - HwReg_layerScaleFactor_0[7:0] (Read/Write)
//          others  - reserved
// 0x01c4 : reserved
// 0x01c8 : Data signal of HwReg_layerScaleFactor_1
//          bit 7~0 - HwReg_layerScaleFactor_1[7:0] (Read/Write)
//          others  - reserved
// 0x01cc : reserved
// 0x01d0 : Data signal of HwReg_layerScaleFactor_2
//          bit 7~0 - HwReg_layerScaleFactor_2[7:0] (Read/Write)
//          others  - reserved
// 0x01d4 : reserved
// 0x01d8 : Data signal of HwReg_layerScaleFactor_3
//          bit 7~0 - HwReg_layerScaleFactor_3[7:0] (Read/Write)
//          others  - reserved
// 0x01dc : reserved
// 0x01e0 : Data signal of HwReg_layerScaleFactor_4
//          bit 7~0 - HwReg_layerScaleFactor_4[7:0] (Read/Write)
//          others  - reserved
// 0x01e4 : reserved
// 0x01e8 : Data signal of HwReg_layerScaleFactor_5
//          bit 7~0 - HwReg_layerScaleFactor_5[7:0] (Read/Write)
//          others  - reserved
// 0x01ec : reserved
// 0x01f0 : Data signal of HwReg_layerScaleFactor_6
//          bit 7~0 - HwReg_layerScaleFactor_6[7:0] (Read/Write)
//          others  - reserved
// 0x01f4 : reserved
// 0x01f8 : Data signal of HwReg_layerScaleFactor_7
//          bit 7~0 - HwReg_layerScaleFactor_7[7:0] (Read/Write)
//          others  - reserved
// 0x01fc : reserved
// 0x0200 : Data signal of HwReg_layerVideoFormat_0
//          bit 7~0 - HwReg_layerVideoFormat_0[7:0] (Read/Write)
//          others  - reserved
// 0x0204 : reserved
// 0x0208 : Data signal of HwReg_layerVideoFormat_1
//          bit 7~0 - HwReg_layerVideoFormat_1[7:0] (Read/Write)
//          others  - reserved
// 0x020c : reserved
// 0x0210 : Data signal of HwReg_layerVideoFormat_2
//          bit 7~0 - HwReg_layerVideoFormat_2[7:0] (Read/Write)
//          others  - reserved
// 0x0214 : reserved
// 0x0218 : Data signal of HwReg_layerVideoFormat_3
//          bit 7~0 - HwReg_layerVideoFormat_3[7:0] (Read/Write)
//          others  - reserved
// 0x021c : reserved
// 0x0220 : Data signal of HwReg_layerVideoFormat_4
//          bit 7~0 - HwReg_layerVideoFormat_4[7:0] (Read/Write)
//          others  - reserved
// 0x0224 : reserved
// 0x0228 : Data signal of HwReg_layerVideoFormat_5
//          bit 7~0 - HwReg_layerVideoFormat_5[7:0] (Read/Write)
//          others  - reserved
// 0x022c : reserved
// 0x0230 : Data signal of HwReg_layerVideoFormat_6
//          bit 7~0 - HwReg_layerVideoFormat_6[7:0] (Read/Write)
//          others  - reserved
// 0x0234 : reserved
// 0x0238 : Data signal of HwReg_layerVideoFormat_7
//          bit 7~0 - HwReg_layerVideoFormat_7[7:0] (Read/Write)
//          others  - reserved
// 0x023c : reserved
// 0x0240 : Data signal of HwReg_logoStartX
//          bit 15~0 - HwReg_logoStartX[15:0] (Read/Write)
//          others   - reserved
// 0x0244 : reserved
// 0x0248 : Data signal of HwReg_logoStartY
//          bit 15~0 - HwReg_logoStartY[15:0] (Read/Write)
//          others   - reserved
// 0x024c : reserved
// 0x0250 : Data signal of HwReg_logoWidth
//          bit 15~0 - HwReg_logoWidth[15:0] (Read/Write)
//          others   - reserved
// 0x0254 : reserved
// 0x0258 : Data signal of HwReg_logoHeight
//          bit 15~0 - HwReg_logoHeight[15:0] (Read/Write)
//          others   - reserved
// 0x025c : reserved
// 0x0260 : Data signal of HwReg_logoScaleFactor
//          bit 15~0 - HwReg_logoScaleFactor[15:0] (Read/Write)
//          others   - reserved
// 0x0264 : reserved
// 0x0268 : Data signal of HwReg_logoAlpha
//          bit 15~0 - HwReg_logoAlpha[15:0] (Read/Write)
//          others   - reserved
// 0x026c : reserved
// 0x1000 ~
// 0x1fff : Memory 'HwReg_logoR_V' (1024 * 16b)
//          Word n : bit [15: 0] - HwReg_logoR_V[2n]
//                   bit [31:16] - HwReg_logoR_V[2n+1]
// 0x2000 ~
// 0x2fff : Memory 'HwReg_logoG_V' (1024 * 16b)
//          Word n : bit [15: 0] - HwReg_logoG_V[2n]
//                   bit [31:16] - HwReg_logoG_V[2n+1]
// 0x3000 ~
// 0x3fff : Memory 'HwReg_logoB_V' (1024 * 16b)
//          Word n : bit [15: 0] - HwReg_logoB_V[2n]
//                   bit [31:16] - HwReg_logoB_V[2n+1]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XV_MIX_CTRL_ADDR_AP_CTRL                       0x0000
#define XV_MIX_CTRL_ADDR_GIE                           0x0004
#define XV_MIX_CTRL_ADDR_IER                           0x0008
#define XV_MIX_CTRL_ADDR_ISR                           0x000c
#define XV_MIX_CTRL_ADDR_HWREG_WIDTH_DATA              0x0010
#define XV_MIX_CTRL_BITS_HWREG_WIDTH_DATA              16
#define XV_MIX_CTRL_ADDR_HWREG_HEIGHT_DATA             0x0018
#define XV_MIX_CTRL_BITS_HWREG_HEIGHT_DATA             16
#define XV_MIX_CTRL_ADDR_HWREG_VIDEO_FORMAT_DATA       0x0020
#define XV_MIX_CTRL_BITS_HWREG_VIDEO_FORMAT_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_BACKGROUND_Y_R_DATA     0x0028
#define XV_MIX_CTRL_BITS_HWREG_BACKGROUND_Y_R_DATA     16
#define XV_MIX_CTRL_ADDR_HWREG_BACKGROUND_U_G_DATA     0x0030
#define XV_MIX_CTRL_BITS_HWREG_BACKGROUND_U_G_DATA     16
#define XV_MIX_CTRL_ADDR_HWREG_BACKGROUND_V_B_DATA     0x0038
#define XV_MIX_CTRL_BITS_HWREG_BACKGROUND_V_B_DATA     16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERENABLE_DATA        0x0040
#define XV_MIX_CTRL_BITS_HWREG_LAYERENABLE_DATA        16
#define XV_MIX_CTRL_ADDR_HWREG_LAYER1_V_DATA           0x0048
#define XV_MIX_CTRL_BITS_HWREG_LAYER1_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER2_V_DATA           0x0050
#define XV_MIX_CTRL_BITS_HWREG_LAYER2_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER3_V_DATA           0x0058
#define XV_MIX_CTRL_BITS_HWREG_LAYER3_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER4_V_DATA           0x0060
#define XV_MIX_CTRL_BITS_HWREG_LAYER4_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER5_V_DATA           0x0068
#define XV_MIX_CTRL_BITS_HWREG_LAYER5_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER6_V_DATA           0x0070
#define XV_MIX_CTRL_BITS_HWREG_LAYER6_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYER7_V_DATA           0x0078
#define XV_MIX_CTRL_BITS_HWREG_LAYER7_V_DATA           32
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_0_DATA       0x0080
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_0_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_1_DATA       0x0088
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_1_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_2_DATA       0x0090
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_2_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_3_DATA       0x0098
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_3_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_4_DATA       0x00a0
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_4_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_5_DATA       0x00a8
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_5_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_6_DATA       0x00b0
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_6_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERALPHA_7_DATA       0x00b8
#define XV_MIX_CTRL_BITS_HWREG_LAYERALPHA_7_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_0_DATA      0x00c0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_0_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_1_DATA      0x00c8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_1_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_2_DATA      0x00d0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_2_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_3_DATA      0x00d8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_3_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_4_DATA      0x00e0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_4_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_5_DATA      0x00e8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_5_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_6_DATA      0x00f0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_6_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTX_7_DATA      0x00f8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTX_7_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_0_DATA      0x0100
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_0_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_1_DATA      0x0108
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_1_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_2_DATA      0x0110
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_2_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_3_DATA      0x0118
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_3_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_4_DATA      0x0120
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_4_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_5_DATA      0x0128
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_5_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_6_DATA      0x0130
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_6_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSTARTY_7_DATA      0x0138
#define XV_MIX_CTRL_BITS_HWREG_LAYERSTARTY_7_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_0_DATA       0x0140
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_0_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_1_DATA       0x0148
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_1_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_2_DATA       0x0150
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_2_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_3_DATA       0x0158
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_3_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_4_DATA       0x0160
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_4_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_5_DATA       0x0168
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_5_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_6_DATA       0x0170
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_6_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERWIDTH_7_DATA       0x0178
#define XV_MIX_CTRL_BITS_HWREG_LAYERWIDTH_7_DATA       16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_0_DATA      0x0180
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_0_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_1_DATA      0x0188
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_1_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_2_DATA      0x0190
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_2_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_3_DATA      0x0198
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_3_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_4_DATA      0x01a0
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_4_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_5_DATA      0x01a8
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_5_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_6_DATA      0x01b0
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_6_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERHEIGHT_7_DATA      0x01b8
#define XV_MIX_CTRL_BITS_HWREG_LAYERHEIGHT_7_DATA      16
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_0_DATA 0x01c0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_0_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_1_DATA 0x01c8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_1_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_2_DATA 0x01d0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_2_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_3_DATA 0x01d8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_3_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_4_DATA 0x01e0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_4_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_5_DATA 0x01e8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_5_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_6_DATA 0x01f0
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_6_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERSCALEFACTOR_7_DATA 0x01f8
#define XV_MIX_CTRL_BITS_HWREG_LAYERSCALEFACTOR_7_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_0_DATA 0x0200
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_0_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_1_DATA 0x0208
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_1_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_2_DATA 0x0210
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_2_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_3_DATA 0x0218
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_3_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_4_DATA 0x0220
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_4_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_5_DATA 0x0228
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_5_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_6_DATA 0x0230
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_6_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LAYERVIDEOFORMAT_7_DATA 0x0238
#define XV_MIX_CTRL_BITS_HWREG_LAYERVIDEOFORMAT_7_DATA 8
#define XV_MIX_CTRL_ADDR_HWREG_LOGOSTARTX_DATA         0x0240
#define XV_MIX_CTRL_BITS_HWREG_LOGOSTARTX_DATA         16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOSTARTY_DATA         0x0248
#define XV_MIX_CTRL_BITS_HWREG_LOGOSTARTY_DATA         16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOWIDTH_DATA          0x0250
#define XV_MIX_CTRL_BITS_HWREG_LOGOWIDTH_DATA          16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOHEIGHT_DATA         0x0258
#define XV_MIX_CTRL_BITS_HWREG_LOGOHEIGHT_DATA         16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOSCALEFACTOR_DATA    0x0260
#define XV_MIX_CTRL_BITS_HWREG_LOGOSCALEFACTOR_DATA    16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOALPHA_DATA          0x0268
#define XV_MIX_CTRL_BITS_HWREG_LOGOALPHA_DATA          16
#define XV_MIX_CTRL_ADDR_HWREG_LOGOR_V_BASE            0x1000
#define XV_MIX_CTRL_ADDR_HWREG_LOGOR_V_HIGH            0x1fff
#define XV_MIX_CTRL_WIDTH_HWREG_LOGOR_V                16
#define XV_MIX_CTRL_DEPTH_HWREG_LOGOR_V                1024
#define XV_MIX_CTRL_ADDR_HWREG_LOGOG_V_BASE            0x2000
#define XV_MIX_CTRL_ADDR_HWREG_LOGOG_V_HIGH            0x2fff
#define XV_MIX_CTRL_WIDTH_HWREG_LOGOG_V                16
#define XV_MIX_CTRL_DEPTH_HWREG_LOGOG_V                1024
#define XV_MIX_CTRL_ADDR_HWREG_LOGOB_V_BASE            0x3000
#define XV_MIX_CTRL_ADDR_HWREG_LOGOB_V_HIGH            0x3fff
#define XV_MIX_CTRL_WIDTH_HWREG_LOGOB_V                16
#define XV_MIX_CTRL_DEPTH_HWREG_LOGOB_V                1024
