/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  reg [11:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_31z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire [18:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [2:0] celloutsig_0_81z;
  wire [2:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_16z ? celloutsig_0_11z : celloutsig_0_13z;
  assign celloutsig_0_35z = celloutsig_0_19z[4] ? celloutsig_0_14z : celloutsig_0_33z[2];
  assign celloutsig_0_5z = celloutsig_0_2z[2] ? celloutsig_0_1z[9] : celloutsig_0_1z[0];
  assign celloutsig_1_0z = in_data[145] ? in_data[190] : in_data[113];
  assign celloutsig_1_1z = in_data[183] ? celloutsig_1_0z : in_data[107];
  assign celloutsig_1_5z = celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_3z[2];
  assign celloutsig_1_13z = celloutsig_1_6z[7] ? in_data[149] : celloutsig_1_2z[2];
  assign celloutsig_1_17z = celloutsig_1_0z ? celloutsig_1_5z : celloutsig_1_11z;
  assign celloutsig_1_18z = celloutsig_1_17z ? celloutsig_1_6z[1] : celloutsig_1_12z;
  assign celloutsig_0_14z = celloutsig_0_3z[1] ? celloutsig_0_6z[4] : celloutsig_0_1z[9];
  assign celloutsig_0_21z = celloutsig_0_2z[1] ? in_data[8] : celloutsig_0_7z[14];
  assign celloutsig_0_80z = !(celloutsig_0_33z[2] ? celloutsig_0_16z : celloutsig_0_6z[9]);
  assign celloutsig_1_4z = !(celloutsig_1_2z[1] ? celloutsig_1_3z[1] : celloutsig_1_1z);
  assign celloutsig_1_9z = !(celloutsig_1_8z[9] ? celloutsig_1_7z[5] : celloutsig_1_4z);
  assign celloutsig_0_10z = !(celloutsig_0_4z[5] ? in_data[45] : celloutsig_0_4z[0]);
  assign celloutsig_1_11z = !(celloutsig_1_10z[6] ? celloutsig_1_6z[2] : celloutsig_1_8z[10]);
  assign celloutsig_1_12z = !(celloutsig_1_9z ? celloutsig_1_11z : in_data[102]);
  assign celloutsig_0_11z = !(celloutsig_0_8z[1] ? celloutsig_0_9z[3] : celloutsig_0_5z);
  assign celloutsig_0_13z = !(celloutsig_0_8z[2] ? celloutsig_0_11z : celloutsig_0_3z[1]);
  assign celloutsig_0_16z = !(celloutsig_0_4z[5] ? celloutsig_0_9z[0] : in_data[50]);
  assign celloutsig_0_20z = !(celloutsig_0_10z ? celloutsig_0_18z[0] : celloutsig_0_1z[3]);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 17'h00000;
    else _00_ <= celloutsig_0_45z[18:2];
  assign celloutsig_0_4z = in_data[41:36] / { 1'h1, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[134:133], celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_0z } / { 1'h1, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[183:181], celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[152:151], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_4z } / { 1'h1, in_data[135:124], celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[33:31] / { 1'h1, celloutsig_0_1z[5:4] };
  assign celloutsig_0_22z = { celloutsig_0_17z[14:5], celloutsig_0_8z } / { 1'h1, celloutsig_0_0z[13:2] };
  assign celloutsig_0_23z = { celloutsig_0_2z[2:1], celloutsig_0_16z } / { 1'h1, celloutsig_0_22z[4:3] };
  assign celloutsig_0_0z = in_data[61:47] / { 1'h1, in_data[62:49] };
  assign celloutsig_0_3z = { celloutsig_0_2z[2:1], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[6:3] };
  assign celloutsig_0_31z = { celloutsig_0_30z[11:8], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_10z } / { 1'h1, celloutsig_0_22z[10:3], celloutsig_0_29z };
  assign celloutsig_0_33z = { celloutsig_0_9z[3:1], celloutsig_0_23z } / { 1'h1, celloutsig_0_27z[4:0] };
  assign celloutsig_0_7z = { celloutsig_0_0z[14:3], celloutsig_0_2z } / { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_2z / { 1'h1, celloutsig_0_4z[4], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_6z[6:3] / { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } / { 1'h1, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_6z[6:0], celloutsig_1_1z } / { 1'h1, celloutsig_1_8z[11:5] };
  assign celloutsig_0_1z = in_data[14:5] / { 1'h1, celloutsig_0_0z[12:4] };
  assign celloutsig_0_17z = { celloutsig_0_3z[3:0], celloutsig_0_7z, celloutsig_0_11z } / { 1'h1, celloutsig_0_12z[8:4], celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_0_19z = in_data[52:48] / { 1'h1, celloutsig_0_12z[12:9] };
  assign celloutsig_0_27z = celloutsig_0_0z[9:4] / { 1'h1, celloutsig_0_22z[10:6] };
  assign celloutsig_0_45z = { celloutsig_0_6z[4:2], celloutsig_0_21z, celloutsig_0_7z } ~^ { celloutsig_0_12z[15], celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_31z };
  assign celloutsig_0_6z = celloutsig_0_0z[12:2] ~^ { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_81z = { celloutsig_0_31z[8:7], celloutsig_0_13z } ~^ _00_[10:8];
  assign celloutsig_1_8z = { celloutsig_1_7z[4:0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } ~^ { celloutsig_1_3z[0], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z[8:3], celloutsig_1_17z, celloutsig_1_9z } ~^ celloutsig_1_14z[12:5];
  assign celloutsig_0_12z = { celloutsig_0_8z[2], celloutsig_0_8z, celloutsig_0_7z } ~^ { celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_0z[4:2] ~^ celloutsig_0_17z[8:6];
  always_latch
    if (clkin_data[32]) celloutsig_0_30z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_30z = { celloutsig_0_6z[8:1], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_14z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
