Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 29 15:21:05 2025
| Host         : C26-5CG2151LB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.280        0.000                      0                  181        0.134        0.000                      0                  181        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       26.285        0.000                      0                  112        0.184        0.000                      0                  112       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0                                        3.280        0.000                      0                   63        0.134        0.000                      0                   63        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.416        0.000                      0                   30        0.141        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       26.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.285ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 3.920ns (28.611%)  route 9.781ns (71.389%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.487     9.000    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.124 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           1.133    10.257    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT6 (Prop_lut6_I0_O)        0.124    10.381 f  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3/O
                         net (fo=1, routed)           0.641    11.022    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.124    11.146 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.146    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031    37.431    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 26.285    

Slack (MET) :             26.365ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.624ns  (logic 3.920ns (28.774%)  route 9.704ns (71.226%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.450     9.570    video_inst/Inst_vga/uut1/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           1.251    10.945    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.124    11.069 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.069    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.031    37.434    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -11.069    
  -------------------------------------------------------------------
                         slack                                 26.365    

Slack (MET) :             26.381ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.652ns  (logic 3.948ns (28.920%)  route 9.704ns (71.080%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.450     9.570    video_inst/Inst_vga/uut1/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.694 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           1.251    10.945    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.152    11.097 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000    11.097    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                 26.381    

Slack (MET) :             26.483ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.505ns  (logic 3.920ns (29.026%)  route 9.585ns (70.974%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.449     9.570    video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.694 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.132    10.826    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT5 (Prop_lut5_I1_O)        0.124    10.950 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.950    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.031    37.434    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                 26.483    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.533ns  (logic 3.948ns (29.173%)  route 9.585ns (70.827%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.449     9.570    video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.694 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.132    10.826    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT5 (Prop_lut5_I1_O)        0.152    10.978 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.978    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.512ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.476ns  (logic 3.920ns (29.089%)  route 9.556ns (70.911%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.449     9.570    video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.694 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.103    10.797    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT2 (Prop_lut2_I1_O)        0.124    10.921 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.921    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.031    37.434    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                 26.512    

Slack (MET) :             26.526ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.506ns  (logic 3.950ns (29.246%)  route 9.556ns (70.754%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.449     9.570    video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.694 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.103    10.797    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.154    10.951 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.951    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                 26.526    

Slack (MET) :             26.745ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.288ns  (logic 3.946ns (29.697%)  route 9.342ns (70.303%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.449     9.570    video_inst/Inst_vga/uut2/encoded_reg[9]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I2_O)        0.124     9.694 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.889    10.583    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT4 (Prop_lut4_I2_O)        0.150    10.733 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    10.733    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                 26.745    

Slack (MET) :             26.844ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.142ns  (logic 4.116ns (31.320%)  route 9.026ns (68.680%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.487     9.000    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.124 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.723     9.847    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT4 (Prop_lut4_I1_O)        0.118     9.965 f  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_2/O
                         net (fo=1, routed)           0.296    10.261    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.326    10.587 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.587    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031    37.431    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                 26.844    

Slack (MET) :             26.961ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.072ns  (logic 3.914ns (29.943%)  route 9.158ns (70.057%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.555ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.456    -2.099 f  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          2.943     0.844    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y136       LUT3 (Prop_lut3_I1_O)        0.150     0.994 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9/O
                         net (fo=7, routed)           0.564     1.558    video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_9_n_0
    SLICE_X152Y136       LUT5 (Prop_lut5_I4_O)        0.348     1.906 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_1/O
                         net (fo=3, routed)           0.742     2.648    video_inst/Inst_vga/uut2/processQ_reg[8]_1[3]
    SLICE_X153Y136       LUT6 (Prop_lut6_I0_O)        0.124     2.772 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.772    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry_i_5_0[3]
    SLICE_X153Y136       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.173 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.173    video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__0_n_0
    SLICE_X153Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.412 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0_carry__1/O[2]
                         net (fo=3, routed)           0.678     4.090    video_inst/Inst_vga/uut2/O[2]
    SLICE_X152Y135       LUT2 (Prop_lut2_I0_O)        0.302     4.392 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__23_carry_i_4/O
                         net (fo=1, routed)           0.000     4.392    video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0_i_5_0[0]
    SLICE_X152Y135       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     4.644 r  video_inst/Inst_vga/uut3/is_horizontal_gridline0__23_carry/O[0]
                         net (fo=1, routed)           0.830     5.474    video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_0[0]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.295     5.769 r  video_inst/Inst_vga/uut2/is_horizontal_gridline0__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.769    video_inst/Inst_vga/uut3/dc_bias[3]_i_21__0_0[0]
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.196 f  video_inst/Inst_vga/uut3/is_horizontal_gridline0__29_carry__0/O[1]
                         net (fo=2, routed)           0.826     7.023    video_inst/Inst_vga/uut3/processQ_reg[1]_0[1]
    SLICE_X155Y134       LUT6 (Prop_lut6_I4_O)        0.306     7.329 r  video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0/O
                         net (fo=1, routed)           0.514     7.843    video_inst/Inst_vga/uut3/dc_bias[3]_i_20__0_n_0
    SLICE_X157Y134       LUT5 (Prop_lut5_I0_O)        0.124     7.967 f  video_inst/Inst_vga/uut3/dc_bias[3]_i_9/O
                         net (fo=1, routed)           0.421     8.388    video_inst/Inst_vga/uut2/dc_bias[3]_i_4
    SLICE_X156Y135       LUT6 (Prop_lut6_I0_O)        0.124     8.512 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_3__0/O
                         net (fo=2, routed)           0.484     8.997    video_inst/Inst_vga/uut1/dc_bias_reg[1]
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.121 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.450     9.570    video_inst/Inst_vga/uut1/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.704    10.399    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y140       LUT4 (Prop_lut4_I2_O)        0.118    10.517 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.517    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X161Y140       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                 26.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.126    -0.630    video_inst/inst_dvid/TDMS_encoder_red_n_4
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.070    -0.814    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.814    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/uut4/v_blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.805%)  route 0.105ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/Inst_vga/uut4/CLK
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/uut4/v_blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.734 r  video_inst/Inst_vga/uut4/v_blank_reg/Q
                         net (fo=9, routed)           0.105    -0.628    video_inst/Inst_vga/uut4/v_blank_reg_0
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.048    -0.580 r  video_inst/Inst_vga/uut4/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.580    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0[1]
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.442    -0.885    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.107    -0.778    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.168    -0.589    video_inst/inst_dvid/TDMS_encoder_blue_n_12
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.468    -0.858    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.070    -0.788    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/Q
                         net (fo=1, routed)           0.162    -0.595    video_inst/inst_dvid/TDMS_encoder_blue_n_10
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
                         clock pessimism              0.468    -0.858    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.059    -0.799    video_inst/inst_dvid/latched_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.799    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.880%)  route 0.173ns (55.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.584    video_inst/inst_dvid/TDMS_encoder_blue_n_9
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
                         clock pessimism              0.468    -0.858    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.066    -0.792    video_inst/inst_dvid/latched_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/uut4/v_blank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/Inst_vga/uut4/CLK
    SLICE_X158Y138       FDRE                                         r  video_inst/Inst_vga/uut4/v_blank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.734 r  video_inst/Inst_vga/uut4/v_blank_reg/Q
                         net (fo=9, routed)           0.105    -0.628    video_inst/Inst_vga/uut4/v_blank_reg_0
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.045    -0.583 r  video_inst/Inst_vga/uut4/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.583    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]_0[0]
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.442    -0.885    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.091    -0.794    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.115    -0.653    video_inst/inst_dvid/TDMS_encoder_green_n_1
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.017    -0.864    video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/uut2/processQ_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.238%)  route 0.163ns (46.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.367ns
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    -0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.609    -0.934    video_inst/Inst_vga/uut2/CLK
    SLICE_X155Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.793 r  video_inst/Inst_vga/uut2/processQ_reg[2]/Q
                         net (fo=68, routed)          0.163    -0.629    video_inst/Inst_vga/uut2/Q[2]
    SLICE_X154Y126       LUT4 (Prop_lut4_I1_O)        0.045    -0.584 r  video_inst/Inst_vga/uut2/processQ[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.584    video_inst/Inst_vga/uut2/plusOp__0[3]
    SLICE_X154Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.878    -1.367    video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[3]/C
                         clock pessimism              0.446    -0.921    
    SLICE_X154Y126       FDRE (Hold_fdre_C_D)         0.121    -0.800    video_inst/Inst_vga/uut2/processQ_reg[3]
  -------------------------------------------------------------------
                         required time                          0.800    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.527%)  route 0.169ns (54.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.169    -0.587    video_inst/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.916    -1.329    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.070    -0.814    video_inst/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.814    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/Inst_vga/uut2/processQ_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.365ns
    Source Clock Delay      (SCD):    -0.932ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.611    -0.932    video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y127       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y127       FDRE (Prop_fdre_C_Q)         0.148    -0.784 r  video_inst/Inst_vga/uut2/processQ_reg[8]/Q
                         net (fo=47, routed)          0.103    -0.681    video_inst/Inst_vga/uut2/Q[8]
    SLICE_X154Y127       LUT6 (Prop_lut6_I1_O)        0.098    -0.583 r  video_inst/Inst_vga/uut2/processQ[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.583    video_inst/Inst_vga/uut2/plusOp__0[9]
    SLICE_X154Y127       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.880    -1.365    video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y127       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[9]/C
                         clock pessimism              0.433    -0.932    
    SLICE_X154Y127       FDRE (Hold_fdre_C_D)         0.121    -0.811    video_inst/Inst_vga/uut2/processQ_reg[9]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y128   video_inst/Inst_vga/w_ctrl_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/w_ctrl_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/w_ctrl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/w_ctrl_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y128   video_inst/Inst_vga/w_ctrl_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y130   video_inst/Inst_vga/uut1/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y130   video_inst/Inst_vga/uut1/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y129   video_inst/Inst_vga/uut1/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.250%)  route 3.298ns (78.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.851     0.715    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     1.727    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.250%)  route 3.298ns (78.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.851     0.715    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     1.727    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.250%)  route 3.298ns (78.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.851     0.715    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     1.727    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.250%)  route 3.298ns (78.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.851     0.715    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     1.727    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.890ns (21.250%)  route 3.298ns (78.750%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.851     0.715    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.124     0.839 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     1.727    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     5.007    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.007    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.883ns (23.097%)  route 2.940ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.707     0.571    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.117     0.688 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.675     1.362    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.748     4.689    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.883ns (23.097%)  route 2.940ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.707     0.571    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.117     0.688 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.675     1.362    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.748     4.689    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.883ns (23.097%)  route 2.940ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.707     0.571    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.117     0.688 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.675     1.362    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.748     4.689    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.883ns (23.097%)  route 2.940ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.707     0.571    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.117     0.688 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.675     1.362    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.748     4.689    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.883ns (23.097%)  route 2.940ns (76.903%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 5.012 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           1.089    -0.854    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y147       LUT6 (Prop_lut6_I3_O)        0.124    -0.730 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.469    -0.261    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X163Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.137 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=33, routed)          0.707     0.571    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.117     0.688 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.675     1.362    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.709     5.012    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.497     5.509    
                         clock uncertainty           -0.072     5.437    
    SLICE_X162Y137       FDSE (Setup_fdse_C_S)       -0.748     4.689    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.689    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  3.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.685    video_inst/inst_dvid/shift_clock[0]
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.075    -0.819    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.007%)  route 0.075ns (36.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.128    -0.766 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.075    -0.691    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.010    -0.871    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.871    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.573    video_inst/inst_dvid/data1[6]
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.045    -0.528 r  video_inst/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.528    video_inst/inst_dvid/shift_red[6]
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X162Y136       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X162Y136       FDRE (Hold_fdre_C_D)         0.121    -0.763    video_inst/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.959%)  route 0.186ns (50.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645    -0.898    video_inst/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.186    -0.570    video_inst/inst_dvid/shift_blue[9]
    SLICE_X162Y139       LUT2 (Prop_lut2_I1_O)        0.045    -0.525 r  video_inst/inst_dvid/shift_blue[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.525    video_inst/inst_dvid/shift_blue[7]_i_2_n_0
    SLICE_X162Y139       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X162Y139       FDSE (Hold_fdse_C_D)         0.120    -0.761    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.399%)  route 0.206ns (52.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/shift_blue_reg[2]/Q
                         net (fo=1, routed)           0.206    -0.549    video_inst/inst_dvid/shift_blue[2]
    SLICE_X162Y140       LUT2 (Prop_lut2_I1_O)        0.045    -0.504 r  video_inst/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    video_inst/inst_dvid/shift_blue[0]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.445    -0.880    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.120    -0.760    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y147       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.188    -0.565    video_inst/inst_dvid/shift_clock_reg_n_0_[6]
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y147       FDRE (Hold_fdre_C_D)         0.070    -0.824    video_inst/inst_dvid/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.195    -0.560    video_inst/inst_dvid/shift_green[4]
    SLICE_X161Y139       LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  video_inst/inst_dvid/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.515    video_inst/inst_dvid/shift_green_1[2]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[2]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.790    video_inst/inst_dvid/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.515    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.207ns (48.572%)  route 0.219ns (51.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDSE (Prop_fdse_C_Q)         0.164    -0.733 r  video_inst/inst_dvid/shift_blue_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.514    video_inst/inst_dvid/shift_blue[7]
    SLICE_X162Y140       LUT2 (Prop_lut2_I1_O)        0.043    -0.471 r  video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    video_inst/inst_dvid/shift_blue[5]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.445    -0.880    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.131    -0.749    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.011%)  route 0.201ns (51.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out2
    SLICE_X163Y138       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.201    -0.554    video_inst/inst_dvid/shift_blue[8]
    SLICE_X161Y139       LUT3 (Prop_lut3_I0_O)        0.045    -0.509 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.509    video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.092    -0.789    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.789    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.758 r  video_inst/inst_dvid/shift_red_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.543    video_inst/inst_dvid/data1[5]
    SLICE_X163Y136       LUT2 (Prop_lut2_I1_O)        0.043    -0.500 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.500    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X163Y136       FDSE (Hold_fdse_C_D)         0.107    -0.792    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X162Y140   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y139   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.233%)  route 2.152ns (78.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.263    -0.748    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124    -0.624 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     0.265    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     4.680    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.680    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.233%)  route 2.152ns (78.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.263    -0.748    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124    -0.624 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     0.265    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     4.680    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.680    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.233%)  route 2.152ns (78.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.263    -0.748    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124    -0.624 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     0.265    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     4.680    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.680    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.233%)  route 2.152ns (78.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.263    -0.748    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124    -0.624 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     0.265    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     4.680    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.680    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.580ns (21.233%)  route 2.152ns (78.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.827    -2.467    video_inst/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.263    -0.748    video_inst/inst_dvid/latched_red[0]
    SLICE_X163Y136       LUT2 (Prop_lut2_I0_O)        0.124    -0.624 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.889     0.265    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    video_inst/inst_dvid/clk_out2
    SLICE_X163Y136       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X163Y136       FDSE (Setup_fdse_C_S)       -0.429     4.680    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.680    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.101%)  route 1.827ns (75.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.049    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.866    -0.058    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    video_inst/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.101%)  route 1.827ns (75.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.049    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.866    -0.058    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    video_inst/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.101%)  route 1.827ns (75.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.049    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.866    -0.058    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.580ns (24.101%)  route 1.827ns (75.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.049    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.866    -0.058    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y140       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y140       FDSE (Setup_fdse_C_S)       -0.524     4.588    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 0.580ns (24.660%)  route 1.772ns (75.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/CLK
    SLICE_X161Y138       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.960    -1.049    video_inst/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=5, routed)           0.812    -0.113    video_inst/inst_dvid/shift_blue[7]_i_1_n_0
    SLICE_X162Y139       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDSE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDSE (Setup_fdse_C_S)       -0.524     4.588    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          4.588    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  4.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.640%)  route 0.426ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.569    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.047    -0.522 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.283    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDSE (Hold_fdse_C_S)        -0.064    -0.425    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.640%)  route 0.426ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.569    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.047    -0.522 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.283    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDSE (Hold_fdse_C_S)        -0.064    -0.425    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.640%)  route 0.426ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.569    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.047    -0.522 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.283    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDSE (Hold_fdse_C_S)        -0.064    -0.425    video_inst/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.640%)  route 0.426ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.569    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.047    -0.522 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.283    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDSE (Hold_fdse_C_S)        -0.064    -0.425    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.188ns (30.640%)  route 0.426ns (69.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=1, routed)           0.187    -0.569    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y139       LUT2 (Prop_lut2_I0_O)        0.047    -0.522 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=5, routed)           0.239    -0.283    video_inst/inst_dvid/shift_green[7]_i_1_n_0
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    video_inst/inst_dvid/clk_out2
    SLICE_X162Y137       FDSE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X162Y137       FDSE (Hold_fdse_C_S)        -0.064    -0.425    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.550%)  route 0.566ns (71.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.566    -0.203    video_inst/inst_dvid/latched_green[2]
    SLICE_X161Y139       LUT3 (Prop_lut3_I2_O)        0.098    -0.105 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.252    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.226ns (28.550%)  route 0.566ns (71.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.566    -0.203    video_inst/inst_dvid/latched_green[2]
    SLICE_X161Y139       LUT3 (Prop_lut3_I2_O)        0.098    -0.105 r  video_inst/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    video_inst/inst_dvid/shift_green_1[4]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.092    -0.267    video_inst/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.024%)  route 0.641ns (81.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/CLK
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.641    -0.114    video_inst/inst_dvid/latched_red[9]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.059    -0.299    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.185ns (21.812%)  route 0.663ns (78.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.663    -0.093    video_inst/inst_dvid/latched_blue[2]
    SLICE_X161Y139       LUT3 (Prop_lut3_I2_O)        0.044    -0.049 r  video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.107    -0.252    video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.930%)  route 0.662ns (78.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=3, routed)           0.662    -0.094    video_inst/inst_dvid/latched_blue[2]
    SLICE_X161Y139       LUT3 (Prop_lut3_I2_O)        0.045    -0.049 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.092    -0.267    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.218    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.423ns  (logic 2.062ns (18.054%)  route 9.361ns (81.946%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.086 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    trigger_volt_reg[4]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.200 r  trigger_volt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.200    trigger_volt_reg[8]_i_1_n_0
    SLICE_X151Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.423 r  trigger_volt_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.423    trigger_volt_reg[9]_i_2_n_7
    SLICE_X151Y128       FDRE                                         r  trigger_volt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.420ns  (logic 2.059ns (18.033%)  route 9.361ns (81.967%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.086 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    trigger_volt_reg[4]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.420 r  trigger_volt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.420    trigger_volt_reg[8]_i_1_n_6
    SLICE_X151Y127       FDRE                                         r  trigger_volt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.399ns  (logic 2.038ns (17.882%)  route 9.361ns (82.118%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.086 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    trigger_volt_reg[4]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.399 r  trigger_volt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.399    trigger_volt_reg[8]_i_1_n_4
    SLICE_X151Y127       FDRE                                         r  trigger_volt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.325ns  (logic 1.964ns (17.345%)  route 9.361ns (82.655%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.086 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    trigger_volt_reg[4]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.325 r  trigger_volt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.325    trigger_volt_reg[8]_i_1_n_5
    SLICE_X151Y127       FDRE                                         r  trigger_volt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.309ns  (logic 1.948ns (17.228%)  route 9.361ns (82.772%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.086 r  trigger_volt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.086    trigger_volt_reg[4]_i_1_n_0
    SLICE_X151Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.309 r  trigger_volt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.309    trigger_volt_reg[8]_i_1_n_7
    SLICE_X151Y127       FDRE                                         r  trigger_volt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.264ns  (logic 1.193ns (10.595%)  route 10.071ns (89.405%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.239    10.308    btn_IBUF[0]
    SLICE_X148Y127       LUT4 (Prop_lut4_I1_O)        0.124    10.432 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.832    11.264    trigger_volt[9]_i_1_n_0
    SLICE_X150Y126       FDRE                                         r  trigger_volt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.160ns  (logic 1.799ns (16.123%)  route 9.361ns (83.877%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.160 r  trigger_volt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.160    trigger_volt_reg[4]_i_1_n_4
    SLICE_X151Y126       FDRE                                         r  trigger_volt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.101ns  (logic 1.740ns (15.678%)  route 9.361ns (84.322%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.361    10.430    btn_IBUF[0]
    SLICE_X151Y126       LUT3 (Prop_lut3_I2_O)        0.124    10.554 r  trigger_volt[4]_i_6/O
                         net (fo=1, routed)           0.000    10.554    trigger_volt[4]_i_6_n_0
    SLICE_X151Y126       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.101 r  trigger_volt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.101    trigger_volt_reg[4]_i_1_n_5
    SLICE_X151Y126       FDRE                                         r  trigger_volt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.075ns  (logic 1.193ns (10.776%)  route 9.881ns (89.224%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.239    10.308    btn_IBUF[0]
    SLICE_X148Y127       LUT4 (Prop_lut4_I1_O)        0.124    10.432 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.643    11.075    trigger_volt[9]_i_1_n_0
    SLICE_X151Y126       FDRE                                         r  trigger_volt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            trigger_volt_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.075ns  (logic 1.193ns (10.776%)  route 9.881ns (89.224%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[0]_inst/O
                         net (fo=4, routed)           9.239    10.308    btn_IBUF[0]
    SLICE_X148Y127       LUT4 (Prop_lut4_I1_O)        0.124    10.432 r  trigger_volt[9]_i_1/O
                         net (fo=10, routed)          0.643    11.075    trigger_volt[9]_i_1_n_0
    SLICE_X151Y126       FDRE                                         r  trigger_volt_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_left_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_right_pressed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.227ns (71.532%)  route 0.090ns (28.468%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE                         0.000     0.000 r  btn_left_pressed_reg/C
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_left_pressed_reg/Q
                         net (fo=3, routed)           0.090     0.218    btn_left_pressed
    SLICE_X160Y122       LUT4 (Prop_lut4_I2_O)        0.099     0.317 r  btn_right_pressed_i_1/O
                         net (fo=1, routed)           0.000     0.317    btn_right_pressed_i_1_n_0
    SLICE_X160Y122       FDRE                                         r  btn_right_pressed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_up_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_down_pressed_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE                         0.000     0.000 r  btn_up_pressed_reg/C
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  btn_up_pressed_reg/Q
                         net (fo=3, routed)           0.089     0.237    btn_up_pressed
    SLICE_X148Y127       LUT4 (Prop_lut4_I2_O)        0.098     0.335 r  btn_down_pressed_i_1/O
                         net (fo=1, routed)           0.000     0.335    btn_down_pressed_i_1_n_0
    SLICE_X148Y127       FDRE                                         r  btn_down_pressed_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE                         0.000     0.000 r  trigger_time_reg[0]/C
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  trigger_time_reg[0]/Q
                         net (fo=41, routed)          0.197     0.338    trigger_time_reg[0]
    SLICE_X160Y123       LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  trigger_time[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    trigger_time[0]_i_1_n_0
    SLICE_X160Y123       FDRE                                         r  trigger_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_left_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.227ns (59.115%)  route 0.157ns (40.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE                         0.000     0.000 r  btn_left_pressed_reg/C
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  btn_left_pressed_reg/Q
                         net (fo=3, routed)           0.089     0.217    btn_left_pressed
    SLICE_X160Y122       LUT4 (Prop_lut4_I0_O)        0.099     0.316 r  trigger_time[9]_i_1/O
                         net (fo=10, routed)          0.068     0.384    trigger_time[9]_i_1_n_0
    SLICE_X161Y122       FDRE                                         r  trigger_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_left_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.227ns (59.115%)  route 0.157ns (40.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE                         0.000     0.000 r  btn_left_pressed_reg/C
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  btn_left_pressed_reg/Q
                         net (fo=3, routed)           0.089     0.217    btn_left_pressed
    SLICE_X160Y122       LUT4 (Prop_lut4_I0_O)        0.099     0.316 r  trigger_time[9]_i_1/O
                         net (fo=10, routed)          0.068     0.384    trigger_time[9]_i_1_n_0
    SLICE_X161Y122       FDRE                                         r  trigger_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_left_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.227ns (59.115%)  route 0.157ns (40.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE                         0.000     0.000 r  btn_left_pressed_reg/C
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  btn_left_pressed_reg/Q
                         net (fo=3, routed)           0.089     0.217    btn_left_pressed
    SLICE_X160Y122       LUT4 (Prop_lut4_I0_O)        0.099     0.316 r  trigger_time[9]_i_1/O
                         net (fo=10, routed)          0.068     0.384    trigger_time[9]_i_1_n_0
    SLICE_X161Y122       FDRE                                         r  trigger_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_left_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.227ns (59.115%)  route 0.157ns (40.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y122       FDRE                         0.000     0.000 r  btn_left_pressed_reg/C
    SLICE_X160Y122       FDRE (Prop_fdre_C_Q)         0.128     0.128 f  btn_left_pressed_reg/Q
                         net (fo=3, routed)           0.089     0.217    btn_left_pressed
    SLICE_X160Y122       LUT4 (Prop_lut4_I0_O)        0.099     0.316 r  trigger_time[9]_i_1/O
                         net (fo=10, routed)          0.068     0.384    trigger_time[9]_i_1_n_0
    SLICE_X161Y122       FDRE                                         r  trigger_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_volt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_volt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[0]/C
    SLICE_X150Y126       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  trigger_volt_reg[0]/Q
                         net (fo=41, routed)          0.200     0.364    trigger_volt_reg[0]
    SLICE_X150Y126       LUT1 (Prop_lut1_I0_O)        0.045     0.409 r  trigger_volt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.409    trigger_volt[0]_i_1_n_0
    SLICE_X150Y126       FDRE                                         r  trigger_volt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.288ns (67.783%)  route 0.137ns (32.217%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE                         0.000     0.000 r  trigger_time_reg[0]/C
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[0]/Q
                         net (fo=41, routed)          0.137     0.278    trigger_time_reg[0]
    SLICE_X161Y122       CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.425 r  trigger_time_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.425    trigger_time_reg[4]_i_1_n_7
    SLICE_X161Y122       FDRE                                         r  trigger_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_time_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigger_time_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE                         0.000     0.000 r  trigger_time_reg[8]/C
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigger_time_reg[8]/Q
                         net (fo=23, routed)          0.182     0.323    trigger_time_reg[8]
    SLICE_X161Y123       LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  trigger_time[8]_i_2/O
                         net (fo=1, routed)           0.000     0.368    trigger_time[8]_i_2_n_0
    SLICE_X161Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  trigger_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    trigger_time_reg[8]_i_1_n_4
    SLICE_X161Y123       FDRE                                         r  trigger_time_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/uut1/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ch2_wave_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.312ns  (logic 1.229ns (23.137%)  route 4.083ns (76.863%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.819    -2.475    video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y129       FDRE                                         r  video_inst/Inst_vga/uut1/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.019 r  video_inst/Inst_vga/uut1/processQ_reg[3]/Q
                         net (fo=67, routed)          1.662    -0.357    video_inst/Inst_vga/uut1/Q[3]
    SLICE_X156Y132       LUT6 (Prop_lut6_I1_O)        0.124    -0.233 r  video_inst/Inst_vga/uut1/ch2_wave_i_7/O
                         net (fo=2, routed)           1.332     1.099    video_inst/Inst_vga/uut1/ch2_wave_i_7_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.124     1.223 r  video_inst/Inst_vga/uut1/ch2_wave_i_3/O
                         net (fo=1, routed)           0.000     1.223    video_inst/Inst_vga/uut1/ch2_wave_i_3_n_0
    SLICE_X157Y132       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.624 r  video_inst/Inst_vga/uut1/ch2_wave_reg_i_2/CO[3]
                         net (fo=1, routed)           1.089     2.713    video_inst/Inst_vga/uut1/ch20
    SLICE_X156Y135       LUT2 (Prop_lut2_I1_O)        0.124     2.837 r  video_inst/Inst_vga/uut1/ch2_wave_i_1/O
                         net (fo=1, routed)           0.000     2.837    video_inst_n_9
    SLICE_X156Y135       FDRE                                         r  ch2_wave_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ch1_wave_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.763ns  (logic 1.254ns (26.327%)  route 3.509ns (73.673%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.739    -2.555    video_inst/Inst_vga/uut2/CLK
    SLICE_X153Y127       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y127       FDRE (Prop_fdre_C_Q)         0.456    -2.099 r  video_inst/Inst_vga/uut2/processQ_reg[5]/Q
                         net (fo=57, routed)          2.612     0.513    video_inst/Inst_vga/uut2/Q[5]
    SLICE_X156Y134       LUT6 (Prop_lut6_I0_O)        0.124     0.637 r  video_inst/Inst_vga/uut2/ch1_wave_i_5/O
                         net (fo=1, routed)           0.000     0.637    video_inst/Inst_vga/uut2/ch1_wave_i_5_n_0
    SLICE_X156Y134       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.187 r  video_inst/Inst_vga/uut2/ch1_wave_reg_i_2/CO[3]
                         net (fo=1, routed)           0.897     2.084    video_inst/Inst_vga/uut2/ch10
    SLICE_X156Y135       LUT2 (Prop_lut2_I1_O)        0.124     2.208 r  video_inst/Inst_vga/uut2/ch1_wave_i_1/O
                         net (fo=1, routed)           0.000     2.208    video_inst_n_8
    SLICE_X156Y135       FDRE                                         r  ch1_wave_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/Inst_vga/uut1/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ch1_wave_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.452ns  (logic 0.972ns (39.636%)  route 1.480ns (60.364%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.702    -2.995    video_inst/Inst_vga/uut1/CLK
    SLICE_X160Y130       FDRE                                         r  video_inst/Inst_vga/uut1/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y130       FDRE (Prop_fdre_C_Q)         0.367    -2.628 r  video_inst/Inst_vga/uut1/processQ_reg[2]/Q
                         net (fo=71, routed)          0.744    -1.884    video_inst/Inst_vga/uut2/ch1_wave_reg_i_2_0[2]
    SLICE_X156Y134       LUT6 (Prop_lut6_I2_O)        0.100    -1.784 r  video_inst/Inst_vga/uut2/ch1_wave_i_6/O
                         net (fo=1, routed)           0.000    -1.784    video_inst/Inst_vga/uut2/ch1_wave_i_6_n_0
    SLICE_X156Y134       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405    -1.379 r  video_inst/Inst_vga/uut2/ch1_wave_reg_i_2/CO[3]
                         net (fo=1, routed)           0.736    -0.643    video_inst/Inst_vga/uut2/ch10
    SLICE_X156Y135       LUT2 (Prop_lut2_I1_O)        0.100    -0.543 r  video_inst/Inst_vga/uut2/ch1_wave_i_1/O
                         net (fo=1, routed)           0.000    -0.543    video_inst_n_8
    SLICE_X156Y135       FDRE                                         r  ch1_wave_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/Inst_vga/uut2/processQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ch2_wave_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.635ns  (logic 1.023ns (38.829%)  route 1.612ns (61.171%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.622    -3.075    video_inst/Inst_vga/uut2/CLK
    SLICE_X154Y126       FDRE                                         r  video_inst/Inst_vga/uut2/processQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y126       FDRE (Prop_fdre_C_Q)         0.418    -2.657 r  video_inst/Inst_vga/uut2/processQ_reg[1]/Q
                         net (fo=46, routed)          0.720    -1.937    video_inst/Inst_vga/uut2/Q[1]
    SLICE_X157Y132       LUT6 (Prop_lut6_I1_O)        0.100    -1.837 r  video_inst/Inst_vga/uut2/ch2_wave_i_6/O
                         net (fo=1, routed)           0.000    -1.837    video_inst/Inst_vga/uut1/ch2_wave_reg_0[0]
    SLICE_X157Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.405    -1.432 r  video_inst/Inst_vga/uut1/ch2_wave_reg_i_2/CO[3]
                         net (fo=1, routed)           0.892    -0.540    video_inst/Inst_vga/uut1/ch20
    SLICE_X156Y135       LUT2 (Prop_lut2_I1_O)        0.100    -0.440 r  video_inst/Inst_vga/uut1/ch2_wave_i_1/O
                         net (fo=1, routed)           0.000    -0.440    video_inst_n_9
    SLICE_X156Y135       FDRE                                         r  ch2_wave_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.457ns  (logic 2.208ns (19.272%)  route 9.249ns (80.728%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 f  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.156     8.718    video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X159Y135       LUT5 (Prop_lut5_I3_O)        0.124     8.842 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.469     9.311    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.435 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           1.133    10.568    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT6 (Prop_lut6_I0_O)        0.124    10.692 f  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3/O
                         net (fo=1, routed)           0.641    11.333    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.124    11.457 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.457    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.898ns  (logic 2.404ns (22.059%)  route 8.494ns (77.941%))
  Logic Levels:           11  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 r  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.156     8.718    video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X159Y135       LUT5 (Prop_lut5_I3_O)        0.124     8.842 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.469     9.311    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.435 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.723    10.158    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT4 (Prop_lut4_I1_O)        0.118    10.276 f  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_2/O
                         net (fo=1, routed)           0.296    10.572    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_2_n_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I0_O)        0.326    10.898 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.898    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    -2.989    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.661ns  (logic 2.084ns (19.548%)  route 8.577ns (80.452%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 f  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.156     8.718    video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X159Y135       LUT5 (Prop_lut5_I3_O)        0.124     8.842 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.469     9.311    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.435 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.723    10.158    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT4 (Prop_lut4_I3_O)        0.124    10.282 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.378    10.661    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709    -2.988    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 trigger_time_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.358ns  (logic 2.363ns (22.813%)  route 7.995ns (77.187%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE                         0.000     0.000 r  trigger_time_reg[5]/C
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_time_reg[5]/Q
                         net (fo=32, routed)          1.897     2.353    video_inst/Inst_vga/uut3/i__carry_i_1__4[5]
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.152     2.505 r  video_inst/Inst_vga/uut3/is_trigger_time6_carry_i_9/O
                         net (fo=8, routed)           1.321     3.826    video_inst/Inst_vga/uut1/is_trigger_time5_carry_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.326     4.152 r  video_inst/Inst_vga/uut1/is_trigger_time3_carry_i_1/O
                         net (fo=1, routed)           0.404     4.556    video_inst/Inst_vga/uut3/is_trigger_time3_carry__0_0[3]
    SLICE_X156Y126       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.941 r  video_inst/Inst_vga/uut3/is_trigger_time3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.941    video_inst/Inst_vga/uut3/is_trigger_time3_carry_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.212 r  video_inst/Inst_vga/uut3/is_trigger_time3_carry__0/CO[0]
                         net (fo=1, routed)           0.973     6.184    video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0_2[0]
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.373     6.557 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0/O
                         net (fo=1, routed)           0.799     7.357    video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0_n_0
    SLICE_X157Y127       LUT6 (Prop_lut6_I0_O)        0.124     7.481 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0/O
                         net (fo=3, routed)           1.469     8.950    video_inst/Inst_vga/uut2/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.074 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.132    10.206    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT5 (Prop_lut5_I1_O)        0.152    10.358 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.358    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 trigger_time_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.331ns  (logic 2.365ns (22.892%)  route 7.966ns (77.108%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE                         0.000     0.000 r  trigger_time_reg[5]/C
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_time_reg[5]/Q
                         net (fo=32, routed)          1.897     2.353    video_inst/Inst_vga/uut3/i__carry_i_1__4[5]
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.152     2.505 r  video_inst/Inst_vga/uut3/is_trigger_time6_carry_i_9/O
                         net (fo=8, routed)           1.321     3.826    video_inst/Inst_vga/uut1/is_trigger_time5_carry_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.326     4.152 r  video_inst/Inst_vga/uut1/is_trigger_time3_carry_i_1/O
                         net (fo=1, routed)           0.404     4.556    video_inst/Inst_vga/uut3/is_trigger_time3_carry__0_0[3]
    SLICE_X156Y126       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.941 r  video_inst/Inst_vga/uut3/is_trigger_time3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.941    video_inst/Inst_vga/uut3/is_trigger_time3_carry_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.212 f  video_inst/Inst_vga/uut3/is_trigger_time3_carry__0/CO[0]
                         net (fo=1, routed)           0.973     6.184    video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0_2[0]
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.373     6.557 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0/O
                         net (fo=1, routed)           0.799     7.357    video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0_n_0
    SLICE_X157Y127       LUT6 (Prop_lut6_I0_O)        0.124     7.481 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0/O
                         net (fo=3, routed)           1.469     8.950    video_inst/Inst_vga/uut2/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.074 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.103    10.177    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.154    10.331 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.331    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 trigger_time_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.330ns  (logic 2.335ns (22.604%)  route 7.995ns (77.396%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE                         0.000     0.000 r  trigger_time_reg[5]/C
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_time_reg[5]/Q
                         net (fo=32, routed)          1.897     2.353    video_inst/Inst_vga/uut3/i__carry_i_1__4[5]
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.152     2.505 r  video_inst/Inst_vga/uut3/is_trigger_time6_carry_i_9/O
                         net (fo=8, routed)           1.321     3.826    video_inst/Inst_vga/uut1/is_trigger_time5_carry_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.326     4.152 r  video_inst/Inst_vga/uut1/is_trigger_time3_carry_i_1/O
                         net (fo=1, routed)           0.404     4.556    video_inst/Inst_vga/uut3/is_trigger_time3_carry__0_0[3]
    SLICE_X156Y126       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.941 r  video_inst/Inst_vga/uut3/is_trigger_time3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.941    video_inst/Inst_vga/uut3/is_trigger_time3_carry_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.212 f  video_inst/Inst_vga/uut3/is_trigger_time3_carry__0/CO[0]
                         net (fo=1, routed)           0.973     6.184    video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0_2[0]
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.373     6.557 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0/O
                         net (fo=1, routed)           0.799     7.357    video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0_n_0
    SLICE_X157Y127       LUT6 (Prop_lut6_I0_O)        0.124     7.481 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0/O
                         net (fo=3, routed)           1.469     8.950    video_inst/Inst_vga/uut2/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.074 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.132    10.206    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT5 (Prop_lut5_I1_O)        0.124    10.330 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.330    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 trigger_time_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.301ns  (logic 2.335ns (22.668%)  route 7.966ns (77.332%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y123       FDRE                         0.000     0.000 r  trigger_time_reg[5]/C
    SLICE_X161Y123       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_time_reg[5]/Q
                         net (fo=32, routed)          1.897     2.353    video_inst/Inst_vga/uut3/i__carry_i_1__4[5]
    SLICE_X159Y123       LUT4 (Prop_lut4_I3_O)        0.152     2.505 r  video_inst/Inst_vga/uut3/is_trigger_time6_carry_i_9/O
                         net (fo=8, routed)           1.321     3.826    video_inst/Inst_vga/uut1/is_trigger_time5_carry_0
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.326     4.152 r  video_inst/Inst_vga/uut1/is_trigger_time3_carry_i_1/O
                         net (fo=1, routed)           0.404     4.556    video_inst/Inst_vga/uut3/is_trigger_time3_carry__0_0[3]
    SLICE_X156Y126       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.941 r  video_inst/Inst_vga/uut3/is_trigger_time3_carry/CO[3]
                         net (fo=1, routed)           0.000     4.941    video_inst/Inst_vga/uut3/is_trigger_time3_carry_n_0
    SLICE_X156Y127       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.212 f  video_inst/Inst_vga/uut3/is_trigger_time3_carry__0/CO[0]
                         net (fo=1, routed)           0.973     6.184    video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0_2[0]
    SLICE_X157Y126       LUT6 (Prop_lut6_I2_O)        0.373     6.557 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0/O
                         net (fo=1, routed)           0.799     7.357    video_inst/Inst_vga/uut2/dc_bias[3]_i_17__0_n_0
    SLICE_X157Y127       LUT6 (Prop_lut6_I0_O)        0.124     7.481 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_7__0/O
                         net (fo=3, routed)           1.469     8.950    video_inst/Inst_vga/uut2/processQ_reg[0]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I0_O)        0.124     9.074 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           1.103    10.177    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT2 (Prop_lut2_I1_O)        0.124    10.301 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    10.301    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.289ns  (logic 1.988ns (19.322%)  route 8.301ns (80.678%))
  Logic Levels:           9  (CARRY4=1 FDRE=1 LUT2=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 r  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.201     8.762    video_inst/Inst_vga/uut1/processQ_reg[3]_0
    SLICE_X160Y135       LUT6 (Prop_lut6_I4_O)        0.124     8.886 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           1.251    10.137    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y140       LUT5 (Prop_lut5_I1_O)        0.152    10.289 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1/O
                         net (fo=1, routed)           0.000    10.289    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_2__1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.286ns  (logic 2.084ns (20.260%)  route 8.202ns (79.740%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 f  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.156     8.718    video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X159Y135       LUT5 (Prop_lut5_I3_O)        0.124     8.842 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.469     9.311    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.435 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.727    10.162    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.124    10.286 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.286    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709    -2.988    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 trigger_volt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.281ns  (logic 2.079ns (20.221%)  route 8.202ns (79.779%))
  Logic Levels:           10  (CARRY4=1 FDRE=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y126       FDRE                         0.000     0.000 r  trigger_volt_reg[1]/C
    SLICE_X151Y126       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  trigger_volt_reg[1]/Q
                         net (fo=59, routed)          1.891     2.347    video_inst/Inst_vga/uut3/i__carry_i_1__10[1]
    SLICE_X152Y132       LUT2 (Prop_lut2_I0_O)        0.124     2.471 r  video_inst/Inst_vga/uut3/i__carry_i_9__4/O
                         net (fo=13, routed)          1.155     3.626    video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_2__10
    SLICE_X154Y128       LUT6 (Prop_lut6_I2_O)        0.124     3.750 r  video_inst/inst_dvid/TDMS_encoder_blue/i__carry__0_i_3__4/O
                         net (fo=2, routed)           0.606     4.356    video_inst/Inst_vga/uut2/is_trigger_volt6_inferred__1/i__carry__0
    SLICE_X153Y127       LUT6 (Prop_lut6_I2_O)        0.124     4.480 r  video_inst/Inst_vga/uut2/i__carry__0_i_1__10/O
                         net (fo=1, routed)           0.332     4.812    video_inst/Inst_vga/uut3/dc_bias[3]_i_15_0[0]
    SLICE_X152Y127       CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.393     5.205 f  video_inst/Inst_vga/uut3/is_trigger_volt6_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           1.003     6.208    video_inst/Inst_vga/uut2/dc_bias[3]_i_6__0_0[0]
    SLICE_X155Y132       LUT6 (Prop_lut6_I2_O)        0.367     6.575 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_15/O
                         net (fo=1, routed)           0.862     7.437    video_inst/Inst_vga/uut1/dc_bias[3]_i_8__0_0
    SLICE_X156Y132       LUT6 (Prop_lut6_I4_O)        0.124     7.561 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_6__0/O
                         net (fo=3, routed)           1.156     8.718    video_inst/Inst_vga/uut2/encoded_reg[9]
    SLICE_X159Y135       LUT5 (Prop_lut5_I3_O)        0.124     8.842 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.469     9.311    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.124     9.435 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.727    10.162    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.119    10.281 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.281    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.709    -2.988    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.620%)  route 0.456ns (66.380%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch1_wave_reg/Q
                         net (fo=3, routed)           0.234     0.375    video_inst/Inst_vga/uut1/ch1
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.222     0.642    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y138       LUT2 (Prop_lut2_I1_O)        0.045     0.687 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     0.687    video_inst/inst_dvid/TDMS_encoder_red/encoded[8]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C

Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.235ns (34.004%)  route 0.456ns (65.996%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch1_wave_reg/Q
                         net (fo=3, routed)           0.234     0.375    video_inst/Inst_vga/uut1/ch1
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.222     0.642    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.049     0.691 r  video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     0.691    video_inst/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C

Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.234ns (31.468%)  route 0.510ns (68.532%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch1_wave_reg/Q
                         net (fo=3, routed)           0.234     0.375    video_inst/Inst_vga/uut1/ch1
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_3/O
                         net (fo=5, routed)           0.275     0.696    video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X161Y140       LUT4 (Prop_lut4_I2_O)        0.048     0.744 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.744    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[1]_i_1__1_n_0
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.276ns (35.881%)  route 0.493ns (64.119%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch1_wave_reg/Q
                         net (fo=3, routed)           0.121     0.262    video_inst/Inst_vga/uut2/ch1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.045     0.307 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.154     0.461    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.045     0.506 f  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.218     0.724    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.045     0.769 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     0.769    video_inst/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 ch2_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.798ns  (logic 0.232ns (29.078%)  route 0.566ns (70.922%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch2_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch2_wave_reg/Q
                         net (fo=3, routed)           0.226     0.367    video_inst/Inst_vga/uut2/ch2
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.412 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.340     0.752    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT4 (Prop_lut4_I2_O)        0.046     0.798 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     0.798    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.276ns (32.766%)  route 0.566ns (67.234%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_wave_reg/Q
                         net (fo=3, routed)           0.121     0.262    video_inst/Inst_vga/uut2/ch1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.045     0.307 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.154     0.461    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.291     0.797    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.045     0.842 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.842    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 ch1_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.280ns (33.084%)  route 0.566ns (66.916%))
  Logic Levels:           4  (FDRE=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch1_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch1_wave_reg/Q
                         net (fo=3, routed)           0.121     0.262    video_inst/Inst_vga/uut2/ch1
    SLICE_X159Y135       LUT5 (Prop_lut5_I2_O)        0.045     0.307 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.154     0.461    video_inst/Inst_vga/uut1/dc_bias_reg[1]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I5_O)        0.045     0.506 r  video_inst/Inst_vga/uut1/dc_bias[3]_i_2__0/O
                         net (fo=7, routed)           0.291     0.797    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X159Y139       LUT5 (Prop_lut5_I1_O)        0.049     0.846 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.846    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__1_n_0
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.918    -1.327    video_inst/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 ch2_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.230ns (26.737%)  route 0.630ns (73.263%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch2_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch2_wave_reg/Q
                         net (fo=3, routed)           0.226     0.367    video_inst/Inst_vga/uut2/ch2
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.412 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.404     0.816    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT3 (Prop_lut3_I2_O)        0.044     0.860 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     0.860    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 ch2_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.822%)  route 0.630ns (73.178%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch2_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ch2_wave_reg/Q
                         net (fo=3, routed)           0.226     0.367    video_inst/Inst_vga/uut2/ch2
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.412 r  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.404     0.816    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y139       LUT2 (Prop_lut2_I1_O)        0.045     0.861 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000     0.861    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 ch2_wave_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.867ns  (logic 0.229ns (26.405%)  route 0.638ns (73.595%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y135       FDRE                         0.000     0.000 r  ch2_wave_reg/C
    SLICE_X156Y135       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ch2_wave_reg/Q
                         net (fo=3, routed)           0.226     0.367    video_inst/Inst_vga/uut2/ch2
    SLICE_X160Y135       LUT6 (Prop_lut6_I3_O)        0.045     0.412 f  video_inst/Inst_vga/uut2/dc_bias[3]_i_2/O
                         net (fo=5, routed)           0.412     0.824    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]_0
    SLICE_X160Y140       LUT5 (Prop_lut5_I1_O)        0.043     0.867 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.867    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y140       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C





