<stg><name>GBM_Pipeline_VITIS_LOOP_15_2</name>


<trans_list>

<trans id="6834" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6835" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6837" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6838" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6839" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6840" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6841" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6842" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6843" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6844" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6845" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6846" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6847" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6848" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6849" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6850" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6851" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6852" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6853" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6854" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6855" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6856" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6857" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6858" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6859" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6860" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6861" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6862" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6863" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6864" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6865" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6866" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6867" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6868" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6869" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6870" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6871" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6872" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6873" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6874" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6875" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6876" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6877" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6878" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6879" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6880" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6881" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6882" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6883" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6884" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6885" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6886" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6887" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6888" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6889" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6890" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6891" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6892" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6893" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6894" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6895" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6896" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6897" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6898" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6899" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6900" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6901" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6902" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6903" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6904" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6905" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6906" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6907" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6908" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6909" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6910" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6911" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6912" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6913" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6914" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6915" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6916" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6917" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6918" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6919" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6920" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6921" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6922" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6923" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6924" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6925" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6926" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6927" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6928" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6929" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6930" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6931" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6932" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6933" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6934" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6935" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6936" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6937" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6938" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6939" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6940" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6941" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6942" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6943" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6944" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6945" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6946" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6947" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6948" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6949" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6950" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6951" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6952" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6953" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6954" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6955" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6956" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6957" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6958" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6959" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6960" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6961" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6962" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6963" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6964" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6965" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6966" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6967" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6968" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6969" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6970" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6971" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6972" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6973" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6974" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6975" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6976" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6977" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6978" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6979" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6980" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6981" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6982" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6983" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6984" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6985" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6986" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6987" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6988" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6989" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6990" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6991" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6992" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6993" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6994" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6995" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6996" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6997" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6998" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6999" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7000" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7001" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7002" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7003" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7004" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7005" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7006" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7007" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7008" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7009" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7010" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7011" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7012" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7013" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7014" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7015" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7016" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7017" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7018" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7019" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7020" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7021" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7022" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7023" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7024" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7025" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7026" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7027" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7028" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7029" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7030" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7031" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7032" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7033" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7034" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7035" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7036" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7037" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7038" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7039" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7040" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7041" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7042" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7043" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7044" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7045" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7046" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7047" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7048" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7049" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7050" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7051" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7052" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7053" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7054" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7055" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7056" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7057" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7058" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7059" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7060" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7061" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7062" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7063" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7064" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7065" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7066" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7067" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7068" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7069" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7070" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7071" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7072" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7073" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7074" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7075" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7076" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7077" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7078" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7079" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7080" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7081" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7082" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7083" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7084" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7085" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7086" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7087" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7088" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7089" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7090" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7091" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7092" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7093" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7094" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7095" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7096" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7097" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7098" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7099" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7100" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7101" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7102" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7103" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7104" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7105" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7106" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7107" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7108" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7109" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7110" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7111" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7112" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7113" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7114" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7115" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7116" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7117" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7118" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7119" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7120" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7121" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7122" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7123" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7124" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7125" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7126" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7127" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7128" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7129" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7130" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7131" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7132" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7133" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7134" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7135" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7136" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7137" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7138" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7139" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7140" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7141" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7142" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7143" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7144" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7145" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7146" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7147" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7148" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7149" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7150" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7151" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7152" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7153" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7154" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7155" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7156" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7157" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7158" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7159" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7160" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7161" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7162" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7163" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7164" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7165" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7166" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7167" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7168" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7169" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7170" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7171" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7172" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7173" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7174" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7175" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7176" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7177" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7178" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7179" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7180" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7181" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7182" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7183" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7184" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7185" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7186" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7187" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7188" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7189" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7190" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7191" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7192" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7193" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7194" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7195" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7196" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7197" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7198" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7199" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7200" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7201" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7202" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7203" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7204" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7205" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7206" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7207" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7208" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7209" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7210" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7211" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7212" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7213" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7214" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7215" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7216" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7217" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7218" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7219" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7220" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7221" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7222" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7223" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7224" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7225" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7226" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7227" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7228" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7229" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7230" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7231" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7232" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7233" from="399" to="400">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7234" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7235" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7236" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7237" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7238" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7239" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7240" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7241" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7242" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7243" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7244" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7245" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7246" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7247" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7248" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7249" from="415" to="416">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7250" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7251" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7252" from="418" to="419">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7253" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7254" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7255" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7256" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7257" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7258" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7259" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7260" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7261" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7262" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7263" from="429" to="430">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7264" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7265" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7266" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7267" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7268" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7269" from="435" to="436">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7270" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7271" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7272" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7273" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7274" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7275" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7276" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7277" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7278" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7279" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7280" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7281" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7282" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7283" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7284" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7285" from="451" to="452">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7286" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7287" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7288" from="454" to="455">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7289" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7290" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7291" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7292" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7293" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7294" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7295" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7296" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7297" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7298" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7299" from="465" to="466">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7300" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7301" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7302" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7303" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7304" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7305" from="471" to="472">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7306" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7307" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7308" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7309" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7310" from="476" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %mul2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %mul2

]]></Node>
<StgValue><ssdm name="mul2_read"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %tmp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %sigma_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma

]]></Node>
<StgValue><ssdm name="sigma_read"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %random_increments_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %random_increments

]]></Node>
<StgValue><ssdm name="random_increments_read"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %S_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %S

]]></Node>
<StgValue><ssdm name="S_read"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:8 %store_ln15 = store i7 0, i7 %m

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i16 0, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %VITIS_LOOP_17_3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_3:0 %m_1 = load i7 %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_17_3:2 %icmp_ln15 = icmp_eq  i7 %m_1, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_17_3:3 %add_ln15 = add i7 %m_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3:4 %br_ln15 = br i1 %icmp_ln15, void %VITIS_LOOP_17_3.split, void %for.end26.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:4 %tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %m_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_17_3.split:5 %p_cast50 = zext i10 %tmp_49

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:6 %empty = add i64 %p_cast50, i64 %S_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:7 %trunc_ln19_s = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %empty, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_s"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:12 %trunc_ln19 = trunc i64 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:957 %store_ln15 = store i7 %add_ln15, i7 %m

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0">
<![CDATA[
for.end26.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:0 %phi_mul_load = load i16 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:8 %sext_ln19 = sext i59 %trunc_ln19_s

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:9 %gmem_addr = getelementptr i256 %gmem, i64 %sext_ln19

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:18 %add_ln19_97 = add i16 %phi_mul_load, i16 392

]]></Node>
<StgValue><ssdm name="add_ln19_97"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:19 %zext_ln19_1 = zext i16 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln19_1"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:20 %add_ln19 = add i64 %zext_ln19_1, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:21 %trunc_ln19_2 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_2"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:26 %trunc_ln19_3 = trunc i64 %add_ln19

]]></Node>
<StgValue><ssdm name="trunc_ln19_3"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:958 %store_ln19 = store i16 %add_ln19_97, i16 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="510" st_id="4" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:22 %sext_ln19_1 = sext i59 %trunc_ln19_2

]]></Node>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:23 %gmem_addr_1 = getelementptr i256 %gmem, i64 %sext_ln19_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="514" st_id="5" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="516" st_id="6" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="518" st_id="7" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="520" st_id="8" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="522" st_id="9" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:37 %add_ln19_1 = add i16 %phi_mul_load, i16 8

]]></Node>
<StgValue><ssdm name="add_ln19_1"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:38 %zext_ln19_3 = zext i16 %add_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_3"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:39 %add_ln19_2 = add i64 %zext_ln19_3, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_2"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:40 %trunc_ln19_4 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_2, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_4"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:45 %trunc_ln19_7 = trunc i64 %add_ln19_2

]]></Node>
<StgValue><ssdm name="trunc_ln19_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="529" st_id="10" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:41 %sext_ln19_2 = sext i59 %trunc_ln19_4

]]></Node>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:42 %gmem_addr_2 = getelementptr i256 %gmem, i64 %sext_ln19_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="534" st_id="11" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="537" st_id="12" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="540" st_id="13" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="543" st_id="14" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="546" st_id="15" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:56 %add_ln19_3 = add i16 %phi_mul_load, i16 16

]]></Node>
<StgValue><ssdm name="add_ln19_3"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:57 %zext_ln19_5 = zext i16 %add_ln19_3

]]></Node>
<StgValue><ssdm name="zext_ln19_5"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:58 %add_ln19_4 = add i64 %zext_ln19_5, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_4"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:59 %trunc_ln19_6 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_4, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_6"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:64 %trunc_ln19_11 = trunc i64 %add_ln19_4

]]></Node>
<StgValue><ssdm name="trunc_ln19_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="554" st_id="16" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:60 %sext_ln19_3 = sext i59 %trunc_ln19_6

]]></Node>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:61 %gmem_addr_3 = getelementptr i256 %gmem, i64 %sext_ln19_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="560" st_id="17" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="564" st_id="18" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="565" st_id="18" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="566" st_id="18" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="567" st_id="18" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="568" st_id="19" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="572" st_id="20" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="573" st_id="20" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="574" st_id="20" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="575" st_id="20" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="576" st_id="21" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:75 %add_ln19_5 = add i16 %phi_mul_load, i16 24

]]></Node>
<StgValue><ssdm name="add_ln19_5"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:76 %zext_ln19_7 = zext i16 %add_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_7"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:77 %add_ln19_6 = add i64 %zext_ln19_7, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_6"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:78 %trunc_ln19_8 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_6, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_8"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:83 %trunc_ln19_15 = trunc i64 %add_ln19_6

]]></Node>
<StgValue><ssdm name="trunc_ln19_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="585" st_id="22" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:79 %sext_ln19_4 = sext i59 %trunc_ln19_8

]]></Node>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:80 %gmem_addr_4 = getelementptr i256 %gmem, i64 %sext_ln19_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="592" st_id="23" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="593" st_id="23" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="594" st_id="23" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="595" st_id="23" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="596" st_id="23" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="597" st_id="24" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="602" st_id="25" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="603" st_id="25" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="604" st_id="25" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="605" st_id="25" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="606" st_id="25" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="607" st_id="26" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="608" st_id="26" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="609" st_id="26" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="610" st_id="26" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="611" st_id="26" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="612" st_id="27" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:94 %add_ln19_7 = add i16 %phi_mul_load, i16 32

]]></Node>
<StgValue><ssdm name="add_ln19_7"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:95 %zext_ln19_9 = zext i16 %add_ln19_7

]]></Node>
<StgValue><ssdm name="zext_ln19_9"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:96 %add_ln19_8 = add i64 %zext_ln19_9, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_8"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:97 %trunc_ln19_10 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_8, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_10"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:102 %trunc_ln19_19 = trunc i64 %add_ln19_8

]]></Node>
<StgValue><ssdm name="trunc_ln19_19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="622" st_id="28" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="623" st_id="28" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:98 %sext_ln19_5 = sext i59 %trunc_ln19_10

]]></Node>
<StgValue><ssdm name="sext_ln19_5"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:99 %gmem_addr_5 = getelementptr i256 %gmem, i64 %sext_ln19_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="630" st_id="29" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="636" st_id="30" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="637" st_id="30" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="638" st_id="30" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="639" st_id="30" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="642" st_id="31" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="645" st_id="31" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="646" st_id="31" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="647" st_id="31" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="648" st_id="32" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="649" st_id="32" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="650" st_id="32" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="651" st_id="32" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="652" st_id="32" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="653" st_id="32" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="654" st_id="33" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="655" st_id="33" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="656" st_id="33" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="657" st_id="33" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="658" st_id="33" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="659" st_id="33" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="660" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:113 %add_ln19_9 = add i16 %phi_mul_load, i16 40

]]></Node>
<StgValue><ssdm name="add_ln19_9"/></StgValue>
</operation>

<operation id="661" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:114 %zext_ln19_11 = zext i16 %add_ln19_9

]]></Node>
<StgValue><ssdm name="zext_ln19_11"/></StgValue>
</operation>

<operation id="662" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:115 %add_ln19_10 = add i64 %zext_ln19_11, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_10"/></StgValue>
</operation>

<operation id="663" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:116 %trunc_ln19_12 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_10, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_12"/></StgValue>
</operation>

<operation id="664" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:121 %trunc_ln19_23 = trunc i64 %add_ln19_10

]]></Node>
<StgValue><ssdm name="trunc_ln19_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="665" st_id="34" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="666" st_id="34" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="667" st_id="34" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="668" st_id="34" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="669" st_id="34" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="670" st_id="34" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="671" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:117 %sext_ln19_6 = sext i59 %trunc_ln19_12

]]></Node>
<StgValue><ssdm name="sext_ln19_6"/></StgValue>
</operation>

<operation id="672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:118 %gmem_addr_6 = getelementptr i256 %gmem, i64 %sext_ln19_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="673" st_id="34" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="674" st_id="35" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="681" st_id="36" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="682" st_id="36" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="683" st_id="36" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="684" st_id="36" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="685" st_id="36" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="686" st_id="36" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="688" st_id="37" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="690" st_id="37" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="691" st_id="37" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="694" st_id="37" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="695" st_id="38" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="702" st_id="39" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="703" st_id="39" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="704" st_id="39" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:132 %add_ln19_11 = add i16 %phi_mul_load, i16 48

]]></Node>
<StgValue><ssdm name="add_ln19_11"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:133 %zext_ln19_13 = zext i16 %add_ln19_11

]]></Node>
<StgValue><ssdm name="zext_ln19_13"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:134 %add_ln19_12 = add i64 %zext_ln19_13, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_12"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:135 %trunc_ln19_14 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_12, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_14"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:140 %trunc_ln19_27 = trunc i64 %add_ln19_12

]]></Node>
<StgValue><ssdm name="trunc_ln19_27"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="714" st_id="40" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="715" st_id="40" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="720" st_id="40" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="721" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:136 %sext_ln19_7 = sext i59 %trunc_ln19_14

]]></Node>
<StgValue><ssdm name="sext_ln19_7"/></StgValue>
</operation>

<operation id="722" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:137 %gmem_addr_7 = getelementptr i256 %gmem, i64 %sext_ln19_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="723" st_id="40" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="724" st_id="41" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="732" st_id="42" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="733" st_id="42" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="734" st_id="42" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="735" st_id="42" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="740" st_id="43" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="741" st_id="43" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="742" st_id="43" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="743" st_id="43" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="744" st_id="43" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="748" st_id="44" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="749" st_id="44" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="750" st_id="44" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="751" st_id="44" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="752" st_id="44" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="753" st_id="44" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="754" st_id="44" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="756" st_id="45" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="757" st_id="45" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="758" st_id="45" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="759" st_id="45" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="760" st_id="45" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="761" st_id="45" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="762" st_id="45" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="763" st_id="45" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="764" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:151 %add_ln19_13 = add i16 %phi_mul_load, i16 56

]]></Node>
<StgValue><ssdm name="add_ln19_13"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:152 %zext_ln19_15 = zext i16 %add_ln19_13

]]></Node>
<StgValue><ssdm name="zext_ln19_15"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:153 %add_ln19_14 = add i64 %zext_ln19_15, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_14"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:154 %trunc_ln19_16 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_14, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_16"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:159 %trunc_ln19_31 = trunc i64 %add_ln19_14

]]></Node>
<StgValue><ssdm name="trunc_ln19_31"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="769" st_id="46" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="770" st_id="46" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="771" st_id="46" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="772" st_id="46" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="773" st_id="46" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="774" st_id="46" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="775" st_id="46" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="776" st_id="46" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:155 %sext_ln19_8 = sext i59 %trunc_ln19_16

]]></Node>
<StgValue><ssdm name="sext_ln19_8"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:156 %gmem_addr_8 = getelementptr i256 %gmem, i64 %sext_ln19_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="779" st_id="46" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="780" st_id="47" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="781" st_id="47" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="782" st_id="47" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="783" st_id="47" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="784" st_id="47" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="785" st_id="47" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="786" st_id="47" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="787" st_id="47" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="788" st_id="47" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="789" st_id="48" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="790" st_id="48" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="791" st_id="48" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="792" st_id="48" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="793" st_id="48" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="794" st_id="48" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="795" st_id="48" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="798" st_id="49" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="799" st_id="49" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="800" st_id="49" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="801" st_id="49" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="802" st_id="49" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="803" st_id="49" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="804" st_id="49" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="805" st_id="49" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="806" st_id="49" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="807" st_id="50" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="808" st_id="50" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="809" st_id="50" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="810" st_id="50" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="811" st_id="50" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="812" st_id="50" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="813" st_id="50" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="814" st_id="50" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="815" st_id="50" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="816" st_id="51" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="817" st_id="51" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="818" st_id="51" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="819" st_id="51" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="820" st_id="51" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="821" st_id="51" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="822" st_id="51" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="823" st_id="51" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="824" st_id="51" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="825" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:170 %add_ln19_15 = add i16 %phi_mul_load, i16 64

]]></Node>
<StgValue><ssdm name="add_ln19_15"/></StgValue>
</operation>

<operation id="826" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:171 %zext_ln19_17 = zext i16 %add_ln19_15

]]></Node>
<StgValue><ssdm name="zext_ln19_17"/></StgValue>
</operation>

<operation id="827" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:172 %add_ln19_16 = add i64 %zext_ln19_17, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_16"/></StgValue>
</operation>

<operation id="828" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:173 %trunc_ln19_18 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_16, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_18"/></StgValue>
</operation>

<operation id="829" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:178 %trunc_ln19_35 = trunc i64 %add_ln19_16

]]></Node>
<StgValue><ssdm name="trunc_ln19_35"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="830" st_id="52" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="831" st_id="52" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="832" st_id="52" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="833" st_id="52" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="834" st_id="52" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="835" st_id="52" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="836" st_id="52" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="837" st_id="52" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="838" st_id="52" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="839" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:174 %sext_ln19_9 = sext i59 %trunc_ln19_18

]]></Node>
<StgValue><ssdm name="sext_ln19_9"/></StgValue>
</operation>

<operation id="840" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:175 %gmem_addr_9 = getelementptr i256 %gmem, i64 %sext_ln19_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="841" st_id="52" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="842" st_id="53" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="843" st_id="53" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="844" st_id="53" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="845" st_id="53" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="846" st_id="53" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="847" st_id="53" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="848" st_id="53" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="849" st_id="53" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="850" st_id="53" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="851" st_id="53" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="852" st_id="54" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="853" st_id="54" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="854" st_id="54" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="855" st_id="54" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="856" st_id="54" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="857" st_id="54" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="858" st_id="54" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="859" st_id="54" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="860" st_id="54" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="861" st_id="54" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="862" st_id="55" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="863" st_id="55" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="864" st_id="55" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="865" st_id="55" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="866" st_id="55" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="867" st_id="55" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="868" st_id="55" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="869" st_id="55" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="870" st_id="55" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="871" st_id="55" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="872" st_id="56" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="873" st_id="56" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="874" st_id="56" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="875" st_id="56" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="876" st_id="56" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="877" st_id="56" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="878" st_id="56" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="879" st_id="56" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="880" st_id="56" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="881" st_id="56" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="882" st_id="57" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="883" st_id="57" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="884" st_id="57" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="885" st_id="57" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="886" st_id="57" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="887" st_id="57" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="888" st_id="57" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="889" st_id="57" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="890" st_id="57" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="891" st_id="57" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="892" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:189 %add_ln19_17 = add i16 %phi_mul_load, i16 72

]]></Node>
<StgValue><ssdm name="add_ln19_17"/></StgValue>
</operation>

<operation id="893" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:190 %zext_ln19_19 = zext i16 %add_ln19_17

]]></Node>
<StgValue><ssdm name="zext_ln19_19"/></StgValue>
</operation>

<operation id="894" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:191 %add_ln19_18 = add i64 %zext_ln19_19, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_18"/></StgValue>
</operation>

<operation id="895" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:192 %trunc_ln19_20 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_18, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_20"/></StgValue>
</operation>

<operation id="896" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:197 %trunc_ln19_39 = trunc i64 %add_ln19_18

]]></Node>
<StgValue><ssdm name="trunc_ln19_39"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="897" st_id="58" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="898" st_id="58" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="899" st_id="58" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="900" st_id="58" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="901" st_id="58" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="902" st_id="58" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="903" st_id="58" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="904" st_id="58" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="905" st_id="58" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="906" st_id="58" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="907" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:193 %sext_ln19_10 = sext i59 %trunc_ln19_20

]]></Node>
<StgValue><ssdm name="sext_ln19_10"/></StgValue>
</operation>

<operation id="908" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:194 %gmem_addr_10 = getelementptr i256 %gmem, i64 %sext_ln19_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="909" st_id="58" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="910" st_id="59" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="911" st_id="59" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="912" st_id="59" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="913" st_id="59" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="914" st_id="59" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="915" st_id="59" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="916" st_id="59" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="917" st_id="59" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="918" st_id="59" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="919" st_id="59" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="920" st_id="59" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="921" st_id="60" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="922" st_id="60" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="923" st_id="60" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="924" st_id="60" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="925" st_id="60" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="926" st_id="60" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="927" st_id="60" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="928" st_id="60" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="929" st_id="60" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="930" st_id="60" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="931" st_id="60" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="932" st_id="61" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="933" st_id="61" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="934" st_id="61" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="935" st_id="61" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="936" st_id="61" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="937" st_id="61" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="938" st_id="61" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="939" st_id="61" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="940" st_id="61" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="941" st_id="61" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="942" st_id="61" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="943" st_id="62" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="944" st_id="62" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="945" st_id="62" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="946" st_id="62" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="947" st_id="62" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="948" st_id="62" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="949" st_id="62" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="950" st_id="62" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="951" st_id="62" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="952" st_id="62" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="953" st_id="62" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="954" st_id="63" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="955" st_id="63" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="956" st_id="63" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="957" st_id="63" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="958" st_id="63" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="959" st_id="63" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="960" st_id="63" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="961" st_id="63" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="962" st_id="63" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="963" st_id="63" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="964" st_id="63" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="965" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:208 %add_ln19_19 = add i16 %phi_mul_load, i16 80

]]></Node>
<StgValue><ssdm name="add_ln19_19"/></StgValue>
</operation>

<operation id="966" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:209 %zext_ln19_21 = zext i16 %add_ln19_19

]]></Node>
<StgValue><ssdm name="zext_ln19_21"/></StgValue>
</operation>

<operation id="967" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:210 %add_ln19_20 = add i64 %zext_ln19_21, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_20"/></StgValue>
</operation>

<operation id="968" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:211 %trunc_ln19_22 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_20, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_22"/></StgValue>
</operation>

<operation id="969" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:216 %trunc_ln19_43 = trunc i64 %add_ln19_20

]]></Node>
<StgValue><ssdm name="trunc_ln19_43"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="970" st_id="64" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="971" st_id="64" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="972" st_id="64" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="973" st_id="64" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="974" st_id="64" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="975" st_id="64" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="976" st_id="64" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="977" st_id="64" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="978" st_id="64" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="979" st_id="64" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="980" st_id="64" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="981" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:212 %sext_ln19_11 = sext i59 %trunc_ln19_22

]]></Node>
<StgValue><ssdm name="sext_ln19_11"/></StgValue>
</operation>

<operation id="982" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:213 %gmem_addr_11 = getelementptr i256 %gmem, i64 %sext_ln19_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="983" st_id="64" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="984" st_id="65" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="985" st_id="65" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="986" st_id="65" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="987" st_id="65" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="988" st_id="65" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="989" st_id="65" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="990" st_id="65" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="991" st_id="65" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="992" st_id="65" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="993" st_id="65" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="994" st_id="65" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="995" st_id="65" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="996" st_id="66" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="997" st_id="66" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="998" st_id="66" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="999" st_id="66" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1000" st_id="66" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1001" st_id="66" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1002" st_id="66" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1003" st_id="66" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1004" st_id="66" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1005" st_id="66" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1006" st_id="66" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1007" st_id="66" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1008" st_id="67" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1009" st_id="67" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1010" st_id="67" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1011" st_id="67" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1012" st_id="67" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1013" st_id="67" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1014" st_id="67" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1015" st_id="67" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1016" st_id="67" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1017" st_id="67" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1018" st_id="67" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1019" st_id="67" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1020" st_id="68" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1021" st_id="68" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1022" st_id="68" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1023" st_id="68" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1024" st_id="68" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1025" st_id="68" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1026" st_id="68" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1027" st_id="68" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1028" st_id="68" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1029" st_id="68" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1030" st_id="68" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1031" st_id="68" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1032" st_id="69" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1033" st_id="69" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1034" st_id="69" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1035" st_id="69" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1036" st_id="69" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1037" st_id="69" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1038" st_id="69" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1039" st_id="69" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1040" st_id="69" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1041" st_id="69" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1042" st_id="69" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1043" st_id="69" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1044" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:227 %add_ln19_21 = add i16 %phi_mul_load, i16 88

]]></Node>
<StgValue><ssdm name="add_ln19_21"/></StgValue>
</operation>

<operation id="1045" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:228 %zext_ln19_23 = zext i16 %add_ln19_21

]]></Node>
<StgValue><ssdm name="zext_ln19_23"/></StgValue>
</operation>

<operation id="1046" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:229 %add_ln19_22 = add i64 %zext_ln19_23, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_22"/></StgValue>
</operation>

<operation id="1047" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:230 %trunc_ln19_24 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_22, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_24"/></StgValue>
</operation>

<operation id="1048" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:235 %trunc_ln19_47 = trunc i64 %add_ln19_22

]]></Node>
<StgValue><ssdm name="trunc_ln19_47"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1049" st_id="70" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1050" st_id="70" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1051" st_id="70" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1052" st_id="70" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1053" st_id="70" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1054" st_id="70" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1055" st_id="70" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1056" st_id="70" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1057" st_id="70" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1058" st_id="70" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1059" st_id="70" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1060" st_id="70" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1061" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:231 %sext_ln19_12 = sext i59 %trunc_ln19_24

]]></Node>
<StgValue><ssdm name="sext_ln19_12"/></StgValue>
</operation>

<operation id="1062" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:232 %gmem_addr_12 = getelementptr i256 %gmem, i64 %sext_ln19_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="1063" st_id="70" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1064" st_id="71" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1065" st_id="71" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1066" st_id="71" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1067" st_id="71" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1068" st_id="71" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1069" st_id="71" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1070" st_id="71" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1071" st_id="71" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1072" st_id="71" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1073" st_id="71" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1074" st_id="71" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1075" st_id="71" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1076" st_id="71" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1077" st_id="72" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1078" st_id="72" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1079" st_id="72" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1080" st_id="72" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1081" st_id="72" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1082" st_id="72" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1083" st_id="72" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1084" st_id="72" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1085" st_id="72" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1086" st_id="72" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1087" st_id="72" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1088" st_id="72" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1089" st_id="72" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1090" st_id="73" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:10 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1091" st_id="73" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1092" st_id="73" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1093" st_id="73" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1094" st_id="73" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1095" st_id="73" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1096" st_id="73" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1097" st_id="73" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1098" st_id="73" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1099" st_id="73" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1100" st_id="73" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1101" st_id="73" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1102" st_id="73" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1103" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:11 %gmem_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="1104" st_id="74" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:24 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_1, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>

<operation id="1105" st_id="74" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1106" st_id="74" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1107" st_id="74" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1108" st_id="74" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1109" st_id="74" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1110" st_id="74" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1111" st_id="74" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1112" st_id="74" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1113" st_id="74" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1114" st_id="74" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1115" st_id="74" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1116" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:25 %gmem_addr_1_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>

<operation id="1117" st_id="75" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1118" st_id="75" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1119" st_id="75" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1120" st_id="75" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1121" st_id="75" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1122" st_id="75" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1123" st_id="75" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1124" st_id="75" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1125" st_id="75" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1126" st_id="75" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1127" st_id="75" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1128" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:246 %add_ln19_23 = add i16 %phi_mul_load, i16 96

]]></Node>
<StgValue><ssdm name="add_ln19_23"/></StgValue>
</operation>

<operation id="1129" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:247 %zext_ln19_25 = zext i16 %add_ln19_23

]]></Node>
<StgValue><ssdm name="zext_ln19_25"/></StgValue>
</operation>

<operation id="1130" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:248 %add_ln19_24 = add i64 %zext_ln19_25, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_24"/></StgValue>
</operation>

<operation id="1131" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:249 %trunc_ln19_26 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_24, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_26"/></StgValue>
</operation>

<operation id="1132" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:254 %trunc_ln19_51 = trunc i64 %add_ln19_24

]]></Node>
<StgValue><ssdm name="trunc_ln19_51"/></StgValue>
</operation>

<operation id="1133" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:954 %empty_39 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %gmem_addr, i64 1

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1134" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:27 %shl_ln19_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_1"/></StgValue>
</operation>

<operation id="1135" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:28 %zext_ln19_2 = zext i8 %shl_ln19_1

]]></Node>
<StgValue><ssdm name="zext_ln19_2"/></StgValue>
</operation>

<operation id="1136" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:29 %lshr_ln19_1 = lshr i256 %gmem_addr_1_read, i256 %zext_ln19_2

]]></Node>
<StgValue><ssdm name="lshr_ln19_1"/></StgValue>
</operation>

<operation id="1137" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:30 %trunc_ln19_5 = trunc i256 %lshr_ln19_1

]]></Node>
<StgValue><ssdm name="trunc_ln19_5"/></StgValue>
</operation>

<operation id="1138" st_id="76" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1139" st_id="76" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1140" st_id="76" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1141" st_id="76" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1142" st_id="76" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1143" st_id="76" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1144" st_id="76" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1145" st_id="76" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1146" st_id="76" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1147" st_id="76" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1148" st_id="76" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1149" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:250 %sext_ln19_13 = sext i59 %trunc_ln19_26

]]></Node>
<StgValue><ssdm name="sext_ln19_13"/></StgValue>
</operation>

<operation id="1150" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:251 %gmem_addr_13 = getelementptr i256 %gmem, i64 %sext_ln19_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="1151" st_id="76" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1152" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:31 %bitcast_ln19_1 = bitcast i64 %trunc_ln19_5

]]></Node>
<StgValue><ssdm name="bitcast_ln19_1"/></StgValue>
</operation>

<operation id="1153" st_id="77" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1154" st_id="77" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1155" st_id="77" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1156" st_id="77" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1157" st_id="77" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1158" st_id="77" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1159" st_id="77" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1160" st_id="77" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1161" st_id="77" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1162" st_id="77" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1163" st_id="77" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1164" st_id="77" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1165" st_id="77" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1166" st_id="78" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1167" st_id="78" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1168" st_id="78" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1169" st_id="78" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1170" st_id="78" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1171" st_id="78" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1172" st_id="78" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1173" st_id="78" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1174" st_id="78" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1175" st_id="78" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1176" st_id="78" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1177" st_id="78" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1178" st_id="78" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1179" st_id="79" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1180" st_id="79" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1181" st_id="79" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1182" st_id="79" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1183" st_id="79" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1184" st_id="79" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1185" st_id="79" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1186" st_id="79" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1187" st_id="79" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1188" st_id="79" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1189" st_id="79" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1190" st_id="79" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1191" st_id="79" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1192" st_id="80" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1193" st_id="80" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:43 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_2, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1194" st_id="80" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1195" st_id="80" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1196" st_id="80" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1197" st_id="80" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1198" st_id="80" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1199" st_id="80" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1200" st_id="80" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1201" st_id="80" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1202" st_id="80" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1203" st_id="80" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1204" st_id="80" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1205" st_id="81" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1206" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:44 %gmem_addr_2_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="gmem_addr_2_read"/></StgValue>
</operation>

<operation id="1207" st_id="81" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1208" st_id="81" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1209" st_id="81" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1210" st_id="81" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1211" st_id="81" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1212" st_id="81" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1213" st_id="81" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1214" st_id="81" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1215" st_id="81" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1216" st_id="81" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1217" st_id="81" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1218" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:265 %add_ln19_25 = add i16 %phi_mul_load, i16 104

]]></Node>
<StgValue><ssdm name="add_ln19_25"/></StgValue>
</operation>

<operation id="1219" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:266 %zext_ln19_27 = zext i16 %add_ln19_25

]]></Node>
<StgValue><ssdm name="zext_ln19_27"/></StgValue>
</operation>

<operation id="1220" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:267 %add_ln19_26 = add i64 %zext_ln19_27, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_26"/></StgValue>
</operation>

<operation id="1221" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:268 %trunc_ln19_28 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_26, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_28"/></StgValue>
</operation>

<operation id="1222" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:273 %trunc_ln19_55 = trunc i64 %add_ln19_26

]]></Node>
<StgValue><ssdm name="trunc_ln19_55"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1223" st_id="82" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:32 %mul3 = dmul i64 %bitcast_ln19_1, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="1224" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:46 %shl_ln19_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_2"/></StgValue>
</operation>

<operation id="1225" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:47 %zext_ln19_4 = zext i8 %shl_ln19_2

]]></Node>
<StgValue><ssdm name="zext_ln19_4"/></StgValue>
</operation>

<operation id="1226" st_id="82" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:48 %lshr_ln19_2 = lshr i256 %gmem_addr_2_read, i256 %zext_ln19_4

]]></Node>
<StgValue><ssdm name="lshr_ln19_2"/></StgValue>
</operation>

<operation id="1227" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:49 %trunc_ln19_9 = trunc i256 %lshr_ln19_2

]]></Node>
<StgValue><ssdm name="trunc_ln19_9"/></StgValue>
</operation>

<operation id="1228" st_id="82" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1229" st_id="82" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1230" st_id="82" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1231" st_id="82" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1232" st_id="82" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1233" st_id="82" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1234" st_id="82" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1235" st_id="82" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1236" st_id="82" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1237" st_id="82" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1238" st_id="82" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1239" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:269 %sext_ln19_14 = sext i59 %trunc_ln19_28

]]></Node>
<StgValue><ssdm name="sext_ln19_14"/></StgValue>
</operation>

<operation id="1240" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:270 %gmem_addr_14 = getelementptr i256 %gmem, i64 %sext_ln19_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="1241" st_id="82" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1242" st_id="83" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1243" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:50 %bitcast_ln19_2 = bitcast i64 %trunc_ln19_9

]]></Node>
<StgValue><ssdm name="bitcast_ln19_2"/></StgValue>
</operation>

<operation id="1244" st_id="83" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1245" st_id="83" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1246" st_id="83" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1247" st_id="83" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1248" st_id="83" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1249" st_id="83" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1250" st_id="83" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1251" st_id="83" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1252" st_id="83" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1253" st_id="83" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1254" st_id="83" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1255" st_id="83" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1256" st_id="83" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1257" st_id="84" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1258" st_id="84" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1259" st_id="84" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1260" st_id="84" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1261" st_id="84" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1262" st_id="84" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1263" st_id="84" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1264" st_id="84" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1265" st_id="84" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1266" st_id="84" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1267" st_id="84" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1268" st_id="84" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1269" st_id="84" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1270" st_id="84" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1271" st_id="85" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1272" st_id="85" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1273" st_id="85" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1274" st_id="85" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1275" st_id="85" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1276" st_id="85" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1277" st_id="85" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1278" st_id="85" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1279" st_id="85" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1280" st_id="85" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1281" st_id="85" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1282" st_id="85" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1283" st_id="85" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1284" st_id="85" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1285" st_id="86" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1286" st_id="86" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1287" st_id="86" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:62 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_3, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="1288" st_id="86" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1289" st_id="86" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1290" st_id="86" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1291" st_id="86" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1292" st_id="86" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1293" st_id="86" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1294" st_id="86" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1295" st_id="86" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1296" st_id="86" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1297" st_id="86" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1298" st_id="86" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1299" st_id="87" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1300" st_id="87" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1301" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:63 %gmem_addr_3_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_3

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="1302" st_id="87" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1303" st_id="87" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1304" st_id="87" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1305" st_id="87" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1306" st_id="87" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1307" st_id="87" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1308" st_id="87" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1309" st_id="87" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1310" st_id="87" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1311" st_id="87" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1312" st_id="87" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1313" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:284 %add_ln19_27 = add i16 %phi_mul_load, i16 112

]]></Node>
<StgValue><ssdm name="add_ln19_27"/></StgValue>
</operation>

<operation id="1314" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:285 %zext_ln19_29 = zext i16 %add_ln19_27

]]></Node>
<StgValue><ssdm name="zext_ln19_29"/></StgValue>
</operation>

<operation id="1315" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:286 %add_ln19_28 = add i64 %zext_ln19_29, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_28"/></StgValue>
</operation>

<operation id="1316" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:287 %trunc_ln19_30 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_28, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_30"/></StgValue>
</operation>

<operation id="1317" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:292 %trunc_ln19_59 = trunc i64 %add_ln19_28

]]></Node>
<StgValue><ssdm name="trunc_ln19_59"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1318" st_id="88" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:33 %mul4 = dmul i64 %mul3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="1319" st_id="88" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:51 %mul15_1 = dmul i64 %bitcast_ln19_2, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="1320" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:65 %shl_ln19_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_11, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_3"/></StgValue>
</operation>

<operation id="1321" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:66 %zext_ln19_6 = zext i8 %shl_ln19_3

]]></Node>
<StgValue><ssdm name="zext_ln19_6"/></StgValue>
</operation>

<operation id="1322" st_id="88" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:67 %lshr_ln19_3 = lshr i256 %gmem_addr_3_read, i256 %zext_ln19_6

]]></Node>
<StgValue><ssdm name="lshr_ln19_3"/></StgValue>
</operation>

<operation id="1323" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:68 %trunc_ln19_13 = trunc i256 %lshr_ln19_3

]]></Node>
<StgValue><ssdm name="trunc_ln19_13"/></StgValue>
</operation>

<operation id="1324" st_id="88" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1325" st_id="88" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1326" st_id="88" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1327" st_id="88" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1328" st_id="88" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1329" st_id="88" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1330" st_id="88" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1331" st_id="88" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1332" st_id="88" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1333" st_id="88" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1334" st_id="88" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1335" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:288 %sext_ln19_15 = sext i59 %trunc_ln19_30

]]></Node>
<StgValue><ssdm name="sext_ln19_15"/></StgValue>
</operation>

<operation id="1336" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:289 %gmem_addr_15 = getelementptr i256 %gmem, i64 %sext_ln19_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="1337" st_id="88" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1338" st_id="89" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1339" st_id="89" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1340" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:69 %bitcast_ln19_3 = bitcast i64 %trunc_ln19_13

]]></Node>
<StgValue><ssdm name="bitcast_ln19_3"/></StgValue>
</operation>

<operation id="1341" st_id="89" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1342" st_id="89" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1343" st_id="89" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1344" st_id="89" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1345" st_id="89" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1346" st_id="89" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1347" st_id="89" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1348" st_id="89" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1349" st_id="89" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1350" st_id="89" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1351" st_id="89" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1352" st_id="89" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1353" st_id="89" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1354" st_id="90" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1355" st_id="90" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1356" st_id="90" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1357" st_id="90" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1358" st_id="90" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1359" st_id="90" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1360" st_id="90" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1361" st_id="90" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1362" st_id="90" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1363" st_id="90" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1364" st_id="90" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1365" st_id="90" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1366" st_id="90" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1367" st_id="90" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1368" st_id="90" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1369" st_id="91" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1370" st_id="91" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1371" st_id="91" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1372" st_id="91" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1373" st_id="91" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1374" st_id="91" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1375" st_id="91" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1376" st_id="91" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1377" st_id="91" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1378" st_id="91" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1379" st_id="91" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1380" st_id="91" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1381" st_id="91" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1382" st_id="91" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1383" st_id="91" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1384" st_id="92" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1385" st_id="92" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1386" st_id="92" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1387" st_id="92" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:81 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_4, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1388" st_id="92" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1389" st_id="92" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1390" st_id="92" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1391" st_id="92" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1392" st_id="92" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1393" st_id="92" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1394" st_id="92" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1395" st_id="92" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1396" st_id="92" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1397" st_id="92" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1398" st_id="92" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1399" st_id="93" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1400" st_id="93" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1401" st_id="93" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1402" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:82 %gmem_addr_4_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="1403" st_id="93" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1404" st_id="93" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1405" st_id="93" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1406" st_id="93" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1407" st_id="93" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1408" st_id="93" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1409" st_id="93" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1410" st_id="93" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1411" st_id="93" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1412" st_id="93" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1413" st_id="93" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1414" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:303 %add_ln19_29 = add i16 %phi_mul_load, i16 120

]]></Node>
<StgValue><ssdm name="add_ln19_29"/></StgValue>
</operation>

<operation id="1415" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:304 %zext_ln19_31 = zext i16 %add_ln19_29

]]></Node>
<StgValue><ssdm name="zext_ln19_31"/></StgValue>
</operation>

<operation id="1416" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:305 %add_ln19_30 = add i64 %zext_ln19_31, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_30"/></StgValue>
</operation>

<operation id="1417" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:306 %trunc_ln19_32 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_30, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_32"/></StgValue>
</operation>

<operation id="1418" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:311 %trunc_ln19_63 = trunc i64 %add_ln19_30

]]></Node>
<StgValue><ssdm name="trunc_ln19_63"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1419" st_id="94" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:34 %add = dadd i64 %mul2_read, i64 %mul4

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="1420" st_id="94" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:52 %mul16_1 = dmul i64 %mul15_1, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_1"/></StgValue>
</operation>

<operation id="1421" st_id="94" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:70 %mul15_2 = dmul i64 %bitcast_ln19_3, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="1422" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:84 %shl_ln19_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_15, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_4"/></StgValue>
</operation>

<operation id="1423" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:85 %zext_ln19_8 = zext i8 %shl_ln19_4

]]></Node>
<StgValue><ssdm name="zext_ln19_8"/></StgValue>
</operation>

<operation id="1424" st_id="94" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:86 %lshr_ln19_4 = lshr i256 %gmem_addr_4_read, i256 %zext_ln19_8

]]></Node>
<StgValue><ssdm name="lshr_ln19_4"/></StgValue>
</operation>

<operation id="1425" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:87 %trunc_ln19_17 = trunc i256 %lshr_ln19_4

]]></Node>
<StgValue><ssdm name="trunc_ln19_17"/></StgValue>
</operation>

<operation id="1426" st_id="94" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1427" st_id="94" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1428" st_id="94" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1429" st_id="94" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1430" st_id="94" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1431" st_id="94" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1432" st_id="94" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1433" st_id="94" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1434" st_id="94" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1435" st_id="94" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1436" st_id="94" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1437" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:307 %sext_ln19_16 = sext i59 %trunc_ln19_32

]]></Node>
<StgValue><ssdm name="sext_ln19_16"/></StgValue>
</operation>

<operation id="1438" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:308 %gmem_addr_16 = getelementptr i256 %gmem, i64 %sext_ln19_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="1439" st_id="94" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1440" st_id="95" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1441" st_id="95" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1442" st_id="95" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1443" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:88 %bitcast_ln19_4 = bitcast i64 %trunc_ln19_17

]]></Node>
<StgValue><ssdm name="bitcast_ln19_4"/></StgValue>
</operation>

<operation id="1444" st_id="95" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1445" st_id="95" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1446" st_id="95" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1447" st_id="95" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1448" st_id="95" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1449" st_id="95" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1450" st_id="95" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1451" st_id="95" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1452" st_id="95" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1453" st_id="95" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1454" st_id="95" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1455" st_id="95" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1456" st_id="95" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1457" st_id="96" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1458" st_id="96" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1459" st_id="96" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1460" st_id="96" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1461" st_id="96" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1462" st_id="96" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1463" st_id="96" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1464" st_id="96" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1465" st_id="96" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1466" st_id="96" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1467" st_id="96" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1468" st_id="96" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1469" st_id="96" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1470" st_id="96" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1471" st_id="96" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1472" st_id="96" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1473" st_id="97" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1474" st_id="97" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1475" st_id="97" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1476" st_id="97" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1477" st_id="97" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1478" st_id="97" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1479" st_id="97" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1480" st_id="97" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1481" st_id="97" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1482" st_id="97" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1483" st_id="97" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1484" st_id="97" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1485" st_id="97" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1486" st_id="97" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1487" st_id="97" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1488" st_id="97" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1489" st_id="98" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1490" st_id="98" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1491" st_id="98" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1492" st_id="98" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1493" st_id="98" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:100 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_5, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="1494" st_id="98" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1495" st_id="98" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1496" st_id="98" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1497" st_id="98" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1498" st_id="98" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1499" st_id="98" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1500" st_id="98" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1501" st_id="98" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1502" st_id="98" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1503" st_id="98" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1504" st_id="98" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1505" st_id="99" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1506" st_id="99" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1507" st_id="99" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1508" st_id="99" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1509" st_id="99" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:101 %gmem_addr_5_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="1510" st_id="99" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1511" st_id="99" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1512" st_id="99" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1513" st_id="99" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1514" st_id="99" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1515" st_id="99" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1516" st_id="99" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1517" st_id="99" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1518" st_id="99" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1519" st_id="99" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1520" st_id="99" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1521" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:322 %add_ln19_31 = add i16 %phi_mul_load, i16 128

]]></Node>
<StgValue><ssdm name="add_ln19_31"/></StgValue>
</operation>

<operation id="1522" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:323 %zext_ln19_33 = zext i16 %add_ln19_31

]]></Node>
<StgValue><ssdm name="zext_ln19_33"/></StgValue>
</operation>

<operation id="1523" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:324 %add_ln19_32 = add i64 %zext_ln19_33, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_32"/></StgValue>
</operation>

<operation id="1524" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:325 %trunc_ln19_34 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_32, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_34"/></StgValue>
</operation>

<operation id="1525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:330 %trunc_ln19_67 = trunc i64 %add_ln19_32

]]></Node>
<StgValue><ssdm name="trunc_ln19_67"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1526" st_id="100" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1527" st_id="100" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:53 %add17_1 = dadd i64 %mul2_read, i64 %mul16_1

]]></Node>
<StgValue><ssdm name="add17_1"/></StgValue>
</operation>

<operation id="1528" st_id="100" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:71 %mul16_2 = dmul i64 %mul15_2, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_2"/></StgValue>
</operation>

<operation id="1529" st_id="100" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:89 %mul15_3 = dmul i64 %bitcast_ln19_4, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="1530" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:103 %shl_ln19_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_5"/></StgValue>
</operation>

<operation id="1531" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:104 %zext_ln19_10 = zext i8 %shl_ln19_5

]]></Node>
<StgValue><ssdm name="zext_ln19_10"/></StgValue>
</operation>

<operation id="1532" st_id="100" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:105 %lshr_ln19_5 = lshr i256 %gmem_addr_5_read, i256 %zext_ln19_10

]]></Node>
<StgValue><ssdm name="lshr_ln19_5"/></StgValue>
</operation>

<operation id="1533" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:106 %trunc_ln19_21 = trunc i256 %lshr_ln19_5

]]></Node>
<StgValue><ssdm name="trunc_ln19_21"/></StgValue>
</operation>

<operation id="1534" st_id="100" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1535" st_id="100" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1536" st_id="100" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1537" st_id="100" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1538" st_id="100" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1539" st_id="100" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1540" st_id="100" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1541" st_id="100" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1542" st_id="100" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1543" st_id="100" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1544" st_id="100" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1545" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:326 %sext_ln19_17 = sext i59 %trunc_ln19_34

]]></Node>
<StgValue><ssdm name="sext_ln19_17"/></StgValue>
</operation>

<operation id="1546" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:327 %gmem_addr_17 = getelementptr i256 %gmem, i64 %sext_ln19_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="1547" st_id="100" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1548" st_id="101" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1549" st_id="101" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1550" st_id="101" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1551" st_id="101" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1552" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:107 %bitcast_ln19_5 = bitcast i64 %trunc_ln19_21

]]></Node>
<StgValue><ssdm name="bitcast_ln19_5"/></StgValue>
</operation>

<operation id="1553" st_id="101" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1554" st_id="101" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1555" st_id="101" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1556" st_id="101" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1557" st_id="101" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1558" st_id="101" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1559" st_id="101" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1560" st_id="101" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1561" st_id="101" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1562" st_id="101" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1563" st_id="101" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1564" st_id="101" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1565" st_id="101" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1566" st_id="102" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1567" st_id="102" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1568" st_id="102" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1569" st_id="102" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1570" st_id="102" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1571" st_id="102" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1572" st_id="102" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1573" st_id="102" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1574" st_id="102" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1575" st_id="102" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1576" st_id="102" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1577" st_id="102" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1578" st_id="102" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1579" st_id="102" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1580" st_id="102" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1581" st_id="102" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1582" st_id="102" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1583" st_id="103" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1584" st_id="103" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1585" st_id="103" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1586" st_id="103" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1587" st_id="103" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1588" st_id="103" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1589" st_id="103" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1590" st_id="103" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1591" st_id="103" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1592" st_id="103" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1593" st_id="103" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1594" st_id="103" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1595" st_id="103" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1596" st_id="103" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1597" st_id="103" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1598" st_id="103" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1599" st_id="103" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1600" st_id="104" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1601" st_id="104" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1602" st_id="104" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1603" st_id="104" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1604" st_id="104" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1605" st_id="104" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:119 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_6, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1606" st_id="104" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1607" st_id="104" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1608" st_id="104" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1609" st_id="104" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1610" st_id="104" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1611" st_id="104" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1612" st_id="104" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1613" st_id="104" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1614" st_id="104" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1615" st_id="104" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1616" st_id="104" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1617" st_id="105" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1618" st_id="105" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1619" st_id="105" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1620" st_id="105" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1621" st_id="105" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1622" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:120 %gmem_addr_6_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="1623" st_id="105" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1624" st_id="105" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1625" st_id="105" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1626" st_id="105" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1627" st_id="105" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1628" st_id="105" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1629" st_id="105" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1630" st_id="105" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1631" st_id="105" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1632" st_id="105" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1633" st_id="105" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1634" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:341 %add_ln19_33 = add i16 %phi_mul_load, i16 136

]]></Node>
<StgValue><ssdm name="add_ln19_33"/></StgValue>
</operation>

<operation id="1635" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:342 %zext_ln19_35 = zext i16 %add_ln19_33

]]></Node>
<StgValue><ssdm name="zext_ln19_35"/></StgValue>
</operation>

<operation id="1636" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:343 %add_ln19_34 = add i64 %zext_ln19_35, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_34"/></StgValue>
</operation>

<operation id="1637" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:344 %trunc_ln19_36 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_34, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_36"/></StgValue>
</operation>

<operation id="1638" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:349 %trunc_ln19_71 = trunc i64 %add_ln19_34

]]></Node>
<StgValue><ssdm name="trunc_ln19_71"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1639" st_id="106" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1640" st_id="106" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1641" st_id="106" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:72 %add17_2 = dadd i64 %mul2_read, i64 %mul16_2

]]></Node>
<StgValue><ssdm name="add17_2"/></StgValue>
</operation>

<operation id="1642" st_id="106" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:90 %mul16_3 = dmul i64 %mul15_3, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_3"/></StgValue>
</operation>

<operation id="1643" st_id="106" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:108 %mul15_4 = dmul i64 %bitcast_ln19_5, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="1644" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:122 %shl_ln19_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_23, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_6"/></StgValue>
</operation>

<operation id="1645" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:123 %zext_ln19_12 = zext i8 %shl_ln19_6

]]></Node>
<StgValue><ssdm name="zext_ln19_12"/></StgValue>
</operation>

<operation id="1646" st_id="106" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:124 %lshr_ln19_6 = lshr i256 %gmem_addr_6_read, i256 %zext_ln19_12

]]></Node>
<StgValue><ssdm name="lshr_ln19_6"/></StgValue>
</operation>

<operation id="1647" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:125 %trunc_ln19_25 = trunc i256 %lshr_ln19_6

]]></Node>
<StgValue><ssdm name="trunc_ln19_25"/></StgValue>
</operation>

<operation id="1648" st_id="106" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1649" st_id="106" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1650" st_id="106" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1651" st_id="106" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1652" st_id="106" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1653" st_id="106" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1654" st_id="106" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1655" st_id="106" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1656" st_id="106" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1657" st_id="106" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1658" st_id="106" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1659" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:345 %sext_ln19_18 = sext i59 %trunc_ln19_36

]]></Node>
<StgValue><ssdm name="sext_ln19_18"/></StgValue>
</operation>

<operation id="1660" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:346 %gmem_addr_18 = getelementptr i256 %gmem, i64 %sext_ln19_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="1661" st_id="106" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1662" st_id="107" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1663" st_id="107" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1664" st_id="107" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1665" st_id="107" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1666" st_id="107" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1667" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:126 %bitcast_ln19_6 = bitcast i64 %trunc_ln19_25

]]></Node>
<StgValue><ssdm name="bitcast_ln19_6"/></StgValue>
</operation>

<operation id="1668" st_id="107" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1669" st_id="107" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1670" st_id="107" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1671" st_id="107" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1672" st_id="107" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1673" st_id="107" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1674" st_id="107" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1675" st_id="107" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1676" st_id="107" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1677" st_id="107" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1678" st_id="107" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1679" st_id="107" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1680" st_id="107" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1681" st_id="108" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1682" st_id="108" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1683" st_id="108" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1684" st_id="108" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1685" st_id="108" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1686" st_id="108" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1687" st_id="108" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1688" st_id="108" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1689" st_id="108" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1690" st_id="108" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1691" st_id="108" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1692" st_id="108" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1693" st_id="108" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1694" st_id="108" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1695" st_id="108" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1696" st_id="108" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1697" st_id="108" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1698" st_id="108" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1699" st_id="109" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1700" st_id="109" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1701" st_id="109" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1702" st_id="109" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1703" st_id="109" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1704" st_id="109" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1705" st_id="109" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1706" st_id="109" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1707" st_id="109" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1708" st_id="109" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1709" st_id="109" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1710" st_id="109" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1711" st_id="109" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1712" st_id="109" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1713" st_id="109" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1714" st_id="109" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1715" st_id="109" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1716" st_id="109" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1717" st_id="110" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1718" st_id="110" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1719" st_id="110" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1720" st_id="110" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1721" st_id="110" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1722" st_id="110" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1723" st_id="110" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:138 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_7, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="1724" st_id="110" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1725" st_id="110" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1726" st_id="110" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1727" st_id="110" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1728" st_id="110" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1729" st_id="110" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1730" st_id="110" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1731" st_id="110" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1732" st_id="110" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1733" st_id="110" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1734" st_id="110" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1735" st_id="111" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1736" st_id="111" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1737" st_id="111" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1738" st_id="111" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1739" st_id="111" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1740" st_id="111" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1741" st_id="111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:139 %gmem_addr_7_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="1742" st_id="111" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1743" st_id="111" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1744" st_id="111" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1745" st_id="111" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1746" st_id="111" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1747" st_id="111" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1748" st_id="111" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1749" st_id="111" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1750" st_id="111" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1751" st_id="111" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1752" st_id="111" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1753" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:360 %add_ln19_35 = add i16 %phi_mul_load, i16 144

]]></Node>
<StgValue><ssdm name="add_ln19_35"/></StgValue>
</operation>

<operation id="1754" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:361 %zext_ln19_37 = zext i16 %add_ln19_35

]]></Node>
<StgValue><ssdm name="zext_ln19_37"/></StgValue>
</operation>

<operation id="1755" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:362 %add_ln19_36 = add i64 %zext_ln19_37, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_36"/></StgValue>
</operation>

<operation id="1756" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:363 %trunc_ln19_38 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_36, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_38"/></StgValue>
</operation>

<operation id="1757" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:368 %trunc_ln19_75 = trunc i64 %add_ln19_36

]]></Node>
<StgValue><ssdm name="trunc_ln19_75"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1758" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:13 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1759" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:14 %zext_ln19 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="1760" st_id="112" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:15 %lshr_ln19 = lshr i256 %gmem_addr_read, i256 %zext_ln19

]]></Node>
<StgValue><ssdm name="lshr_ln19"/></StgValue>
</operation>

<operation id="1761" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:16 %trunc_ln19_1 = trunc i256 %lshr_ln19

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="1762" st_id="112" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:35 %tmp_1 = dexp i64 @llvm.exp.f64, i64 %add

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1763" st_id="112" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1764" st_id="112" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1765" st_id="112" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:91 %add17_3 = dadd i64 %mul2_read, i64 %mul16_3

]]></Node>
<StgValue><ssdm name="add17_3"/></StgValue>
</operation>

<operation id="1766" st_id="112" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:109 %mul16_4 = dmul i64 %mul15_4, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_4"/></StgValue>
</operation>

<operation id="1767" st_id="112" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:127 %mul15_5 = dmul i64 %bitcast_ln19_6, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="1768" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:141 %shl_ln19_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_27, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_7"/></StgValue>
</operation>

<operation id="1769" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:142 %zext_ln19_14 = zext i8 %shl_ln19_7

]]></Node>
<StgValue><ssdm name="zext_ln19_14"/></StgValue>
</operation>

<operation id="1770" st_id="112" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:143 %lshr_ln19_7 = lshr i256 %gmem_addr_7_read, i256 %zext_ln19_14

]]></Node>
<StgValue><ssdm name="lshr_ln19_7"/></StgValue>
</operation>

<operation id="1771" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:144 %trunc_ln19_29 = trunc i256 %lshr_ln19_7

]]></Node>
<StgValue><ssdm name="trunc_ln19_29"/></StgValue>
</operation>

<operation id="1772" st_id="112" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1773" st_id="112" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1774" st_id="112" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1775" st_id="112" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1776" st_id="112" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1777" st_id="112" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1778" st_id="112" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1779" st_id="112" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1780" st_id="112" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1781" st_id="112" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1782" st_id="112" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1783" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:364 %sext_ln19_19 = sext i59 %trunc_ln19_38

]]></Node>
<StgValue><ssdm name="sext_ln19_19"/></StgValue>
</operation>

<operation id="1784" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:365 %gmem_addr_19 = getelementptr i256 %gmem, i64 %sext_ln19_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="1785" st_id="112" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1786" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:17 %bitcast_ln19 = bitcast i64 %trunc_ln19_1

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="1787" st_id="113" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1788" st_id="113" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1789" st_id="113" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1790" st_id="113" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1791" st_id="113" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1792" st_id="113" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1793" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:145 %bitcast_ln19_7 = bitcast i64 %trunc_ln19_29

]]></Node>
<StgValue><ssdm name="bitcast_ln19_7"/></StgValue>
</operation>

<operation id="1794" st_id="113" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1795" st_id="113" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1796" st_id="113" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1797" st_id="113" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1798" st_id="113" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1799" st_id="113" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1800" st_id="113" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1801" st_id="113" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1802" st_id="113" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1803" st_id="113" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1804" st_id="113" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1805" st_id="113" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1806" st_id="113" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1807" st_id="114" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1808" st_id="114" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1809" st_id="114" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1810" st_id="114" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1811" st_id="114" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1812" st_id="114" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1813" st_id="114" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1814" st_id="114" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1815" st_id="114" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1816" st_id="114" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1817" st_id="114" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1818" st_id="114" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1819" st_id="114" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1820" st_id="114" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1821" st_id="114" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1822" st_id="114" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1823" st_id="114" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1824" st_id="114" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1825" st_id="114" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1826" st_id="115" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1827" st_id="115" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1828" st_id="115" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1829" st_id="115" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1830" st_id="115" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1831" st_id="115" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1832" st_id="115" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1833" st_id="115" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1834" st_id="115" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1835" st_id="115" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1836" st_id="115" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1837" st_id="115" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1838" st_id="115" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1839" st_id="115" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1840" st_id="115" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1841" st_id="115" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1842" st_id="115" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1843" st_id="115" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1844" st_id="115" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1845" st_id="116" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1846" st_id="116" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1847" st_id="116" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1848" st_id="116" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1849" st_id="116" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1850" st_id="116" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1851" st_id="116" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1852" st_id="116" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:157 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_8, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1853" st_id="116" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1854" st_id="116" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1855" st_id="116" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1856" st_id="116" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1857" st_id="116" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1858" st_id="116" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1859" st_id="116" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1860" st_id="116" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1861" st_id="116" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1862" st_id="116" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1863" st_id="116" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1864" st_id="117" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1865" st_id="117" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1866" st_id="117" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1867" st_id="117" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1868" st_id="117" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1869" st_id="117" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1870" st_id="117" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1871" st_id="117" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:158 %gmem_addr_8_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="1872" st_id="117" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1873" st_id="117" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1874" st_id="117" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1875" st_id="117" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1876" st_id="117" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1877" st_id="117" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1878" st_id="117" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1879" st_id="117" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1880" st_id="117" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1881" st_id="117" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1882" st_id="117" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1883" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:379 %add_ln19_37 = add i16 %phi_mul_load, i16 152

]]></Node>
<StgValue><ssdm name="add_ln19_37"/></StgValue>
</operation>

<operation id="1884" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:380 %zext_ln19_39 = zext i16 %add_ln19_37

]]></Node>
<StgValue><ssdm name="zext_ln19_39"/></StgValue>
</operation>

<operation id="1885" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:381 %add_ln19_38 = add i64 %zext_ln19_39, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_38"/></StgValue>
</operation>

<operation id="1886" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:382 %trunc_ln19_40 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_38, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_40"/></StgValue>
</operation>

<operation id="1887" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:387 %trunc_ln19_79 = trunc i64 %add_ln19_38

]]></Node>
<StgValue><ssdm name="trunc_ln19_79"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1888" st_id="118" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:36 %mul5 = dmul i64 %bitcast_ln19, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="1889" st_id="118" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:54 %tmp_2 = dexp i64 @llvm.exp.f64, i64 %add17_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1890" st_id="118" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1891" st_id="118" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1892" st_id="118" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:110 %add17_4 = dadd i64 %mul2_read, i64 %mul16_4

]]></Node>
<StgValue><ssdm name="add17_4"/></StgValue>
</operation>

<operation id="1893" st_id="118" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:128 %mul16_5 = dmul i64 %mul15_5, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_5"/></StgValue>
</operation>

<operation id="1894" st_id="118" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:146 %mul15_6 = dmul i64 %bitcast_ln19_7, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="1895" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:160 %shl_ln19_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_31, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_8"/></StgValue>
</operation>

<operation id="1896" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:161 %zext_ln19_16 = zext i8 %shl_ln19_8

]]></Node>
<StgValue><ssdm name="zext_ln19_16"/></StgValue>
</operation>

<operation id="1897" st_id="118" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:162 %lshr_ln19_8 = lshr i256 %gmem_addr_8_read, i256 %zext_ln19_16

]]></Node>
<StgValue><ssdm name="lshr_ln19_8"/></StgValue>
</operation>

<operation id="1898" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:163 %trunc_ln19_33 = trunc i256 %lshr_ln19_8

]]></Node>
<StgValue><ssdm name="trunc_ln19_33"/></StgValue>
</operation>

<operation id="1899" st_id="118" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1900" st_id="118" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1901" st_id="118" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1902" st_id="118" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1903" st_id="118" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1904" st_id="118" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1905" st_id="118" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1906" st_id="118" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1907" st_id="118" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1908" st_id="118" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1909" st_id="118" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1910" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:383 %sext_ln19_20 = sext i59 %trunc_ln19_40

]]></Node>
<StgValue><ssdm name="sext_ln19_20"/></StgValue>
</operation>

<operation id="1911" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:384 %gmem_addr_20 = getelementptr i256 %gmem, i64 %sext_ln19_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="1912" st_id="118" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1913" st_id="119" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="1914" st_id="119" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1915" st_id="119" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1916" st_id="119" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1917" st_id="119" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="1918" st_id="119" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="1919" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:164 %bitcast_ln19_8 = bitcast i64 %trunc_ln19_33

]]></Node>
<StgValue><ssdm name="bitcast_ln19_8"/></StgValue>
</operation>

<operation id="1920" st_id="119" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="1921" st_id="119" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1922" st_id="119" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1923" st_id="119" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1924" st_id="119" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1925" st_id="119" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1926" st_id="119" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1927" st_id="119" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1928" st_id="119" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1929" st_id="119" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1930" st_id="119" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1931" st_id="119" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1932" st_id="119" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1933" st_id="120" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="1934" st_id="120" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1935" st_id="120" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1936" st_id="120" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1937" st_id="120" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="1938" st_id="120" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="1939" st_id="120" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="1940" st_id="120" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1941" st_id="120" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1942" st_id="120" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1943" st_id="120" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1944" st_id="120" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1945" st_id="120" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1946" st_id="120" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1947" st_id="120" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1948" st_id="120" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1949" st_id="120" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1950" st_id="120" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1951" st_id="120" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1952" st_id="121" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="1953" st_id="121" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1954" st_id="121" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1955" st_id="121" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1956" st_id="121" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="1957" st_id="121" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="1958" st_id="121" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="1959" st_id="121" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1960" st_id="121" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1961" st_id="121" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1962" st_id="121" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1963" st_id="121" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1964" st_id="121" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1965" st_id="121" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1966" st_id="121" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1967" st_id="121" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1968" st_id="121" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1969" st_id="121" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1970" st_id="121" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1971" st_id="122" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="1972" st_id="122" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1973" st_id="122" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1974" st_id="122" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1975" st_id="122" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="1976" st_id="122" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="1977" st_id="122" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="1978" st_id="122" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:176 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_9, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="1979" st_id="122" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1980" st_id="122" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="1981" st_id="122" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1982" st_id="122" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="1983" st_id="122" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1984" st_id="122" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="1985" st_id="122" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1986" st_id="122" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="1987" st_id="122" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1988" st_id="122" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="1989" st_id="122" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1990" st_id="123" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="1991" st_id="123" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1992" st_id="123" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1993" st_id="123" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1994" st_id="123" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="1995" st_id="123" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="1996" st_id="123" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="1997" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:177 %gmem_addr_9_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="1998" st_id="123" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1999" st_id="123" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2000" st_id="123" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2001" st_id="123" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2002" st_id="123" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2003" st_id="123" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2004" st_id="123" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2005" st_id="123" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2006" st_id="123" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2007" st_id="123" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2008" st_id="123" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2009" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:398 %add_ln19_39 = add i16 %phi_mul_load, i16 160

]]></Node>
<StgValue><ssdm name="add_ln19_39"/></StgValue>
</operation>

<operation id="2010" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:399 %zext_ln19_41 = zext i16 %add_ln19_39

]]></Node>
<StgValue><ssdm name="zext_ln19_41"/></StgValue>
</operation>

<operation id="2011" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:400 %add_ln19_40 = add i64 %zext_ln19_41, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_40"/></StgValue>
</operation>

<operation id="2012" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:401 %trunc_ln19_42 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_40, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_42"/></StgValue>
</operation>

<operation id="2013" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:406 %trunc_ln19_83 = trunc i64 %add_ln19_40

]]></Node>
<StgValue><ssdm name="trunc_ln19_83"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2014" st_id="124" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:55 %mul20_1 = dmul i64 %mul5, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="2015" st_id="124" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:73 %tmp_3 = dexp i64 @llvm.exp.f64, i64 %add17_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="2016" st_id="124" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2017" st_id="124" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2018" st_id="124" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:129 %add17_5 = dadd i64 %mul2_read, i64 %mul16_5

]]></Node>
<StgValue><ssdm name="add17_5"/></StgValue>
</operation>

<operation id="2019" st_id="124" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:147 %mul16_6 = dmul i64 %mul15_6, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_6"/></StgValue>
</operation>

<operation id="2020" st_id="124" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:165 %mul15_7 = dmul i64 %bitcast_ln19_8, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="2021" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:179 %shl_ln19_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_35, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_9"/></StgValue>
</operation>

<operation id="2022" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:180 %zext_ln19_18 = zext i8 %shl_ln19_9

]]></Node>
<StgValue><ssdm name="zext_ln19_18"/></StgValue>
</operation>

<operation id="2023" st_id="124" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:181 %lshr_ln19_9 = lshr i256 %gmem_addr_9_read, i256 %zext_ln19_18

]]></Node>
<StgValue><ssdm name="lshr_ln19_9"/></StgValue>
</operation>

<operation id="2024" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:182 %trunc_ln19_37 = trunc i256 %lshr_ln19_9

]]></Node>
<StgValue><ssdm name="trunc_ln19_37"/></StgValue>
</operation>

<operation id="2025" st_id="124" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="2026" st_id="124" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2027" st_id="124" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2028" st_id="124" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2029" st_id="124" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2030" st_id="124" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2031" st_id="124" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2032" st_id="124" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2033" st_id="124" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2034" st_id="124" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2035" st_id="124" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2036" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:402 %sext_ln19_21 = sext i59 %trunc_ln19_42

]]></Node>
<StgValue><ssdm name="sext_ln19_21"/></StgValue>
</operation>

<operation id="2037" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:403 %gmem_addr_21 = getelementptr i256 %gmem, i64 %sext_ln19_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="2038" st_id="124" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2039" st_id="125" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2040" st_id="125" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2041" st_id="125" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2042" st_id="125" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2043" st_id="125" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2044" st_id="125" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2045" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:183 %bitcast_ln19_9 = bitcast i64 %trunc_ln19_37

]]></Node>
<StgValue><ssdm name="bitcast_ln19_9"/></StgValue>
</operation>

<operation id="2046" st_id="125" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2047" st_id="125" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="2048" st_id="125" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2049" st_id="125" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2050" st_id="125" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2051" st_id="125" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2052" st_id="125" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2053" st_id="125" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2054" st_id="125" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2055" st_id="125" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2056" st_id="125" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2057" st_id="125" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2058" st_id="125" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2059" st_id="126" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2060" st_id="126" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2061" st_id="126" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2062" st_id="126" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2063" st_id="126" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2064" st_id="126" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2065" st_id="126" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2066" st_id="126" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="2067" st_id="126" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2068" st_id="126" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2069" st_id="126" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2070" st_id="126" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2071" st_id="126" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2072" st_id="126" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2073" st_id="126" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2074" st_id="126" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2075" st_id="126" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2076" st_id="126" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2077" st_id="126" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2078" st_id="127" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2079" st_id="127" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2080" st_id="127" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2081" st_id="127" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2082" st_id="127" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2083" st_id="127" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2084" st_id="127" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2085" st_id="127" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="2086" st_id="127" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2087" st_id="127" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2088" st_id="127" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2089" st_id="127" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2090" st_id="127" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2091" st_id="127" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2092" st_id="127" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2093" st_id="127" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2094" st_id="127" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2095" st_id="127" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2096" st_id="127" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2097" st_id="128" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2098" st_id="128" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2099" st_id="128" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2100" st_id="128" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2101" st_id="128" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2102" st_id="128" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2103" st_id="128" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2104" st_id="128" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:195 %gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_10, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="2105" st_id="128" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2106" st_id="128" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2107" st_id="128" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2108" st_id="128" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2109" st_id="128" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2110" st_id="128" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2111" st_id="128" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2112" st_id="128" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2113" st_id="128" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2114" st_id="128" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2115" st_id="128" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2116" st_id="129" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2117" st_id="129" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2118" st_id="129" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2119" st_id="129" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2120" st_id="129" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2121" st_id="129" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2122" st_id="129" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2123" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:196 %gmem_addr_10_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="2124" st_id="129" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2125" st_id="129" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2126" st_id="129" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2127" st_id="129" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2128" st_id="129" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2129" st_id="129" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2130" st_id="129" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2131" st_id="129" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2132" st_id="129" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2133" st_id="129" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2134" st_id="129" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2135" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:417 %add_ln19_41 = add i16 %phi_mul_load, i16 168

]]></Node>
<StgValue><ssdm name="add_ln19_41"/></StgValue>
</operation>

<operation id="2136" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:418 %zext_ln19_43 = zext i16 %add_ln19_41

]]></Node>
<StgValue><ssdm name="zext_ln19_43"/></StgValue>
</operation>

<operation id="2137" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:419 %add_ln19_42 = add i64 %zext_ln19_43, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_42"/></StgValue>
</operation>

<operation id="2138" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:420 %trunc_ln19_44 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_42, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_44"/></StgValue>
</operation>

<operation id="2139" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:425 %trunc_ln19_87 = trunc i64 %add_ln19_42

]]></Node>
<StgValue><ssdm name="trunc_ln19_87"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2140" st_id="130" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:74 %mul20_2 = dmul i64 %mul20_1, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="2141" st_id="130" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:92 %tmp_4 = dexp i64 @llvm.exp.f64, i64 %add17_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="2142" st_id="130" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2143" st_id="130" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2144" st_id="130" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:148 %add17_6 = dadd i64 %mul2_read, i64 %mul16_6

]]></Node>
<StgValue><ssdm name="add17_6"/></StgValue>
</operation>

<operation id="2145" st_id="130" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:166 %mul16_7 = dmul i64 %mul15_7, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_7"/></StgValue>
</operation>

<operation id="2146" st_id="130" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:184 %mul15_8 = dmul i64 %bitcast_ln19_9, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="2147" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:198 %shl_ln19_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_39, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_s"/></StgValue>
</operation>

<operation id="2148" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:199 %zext_ln19_20 = zext i8 %shl_ln19_s

]]></Node>
<StgValue><ssdm name="zext_ln19_20"/></StgValue>
</operation>

<operation id="2149" st_id="130" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:200 %lshr_ln19_10 = lshr i256 %gmem_addr_10_read, i256 %zext_ln19_20

]]></Node>
<StgValue><ssdm name="lshr_ln19_10"/></StgValue>
</operation>

<operation id="2150" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:201 %trunc_ln19_41 = trunc i256 %lshr_ln19_10

]]></Node>
<StgValue><ssdm name="trunc_ln19_41"/></StgValue>
</operation>

<operation id="2151" st_id="130" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2152" st_id="130" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2153" st_id="130" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2154" st_id="130" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2155" st_id="130" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2156" st_id="130" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2157" st_id="130" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2158" st_id="130" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2159" st_id="130" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2160" st_id="130" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2161" st_id="130" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2162" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:421 %sext_ln19_22 = sext i59 %trunc_ln19_44

]]></Node>
<StgValue><ssdm name="sext_ln19_22"/></StgValue>
</operation>

<operation id="2163" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:422 %gmem_addr_22 = getelementptr i256 %gmem, i64 %sext_ln19_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="2164" st_id="130" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2165" st_id="131" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2166" st_id="131" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2167" st_id="131" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2168" st_id="131" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2169" st_id="131" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2170" st_id="131" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2171" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:202 %bitcast_ln19_10 = bitcast i64 %trunc_ln19_41

]]></Node>
<StgValue><ssdm name="bitcast_ln19_10"/></StgValue>
</operation>

<operation id="2172" st_id="131" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2173" st_id="131" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2174" st_id="131" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2175" st_id="131" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2176" st_id="131" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2177" st_id="131" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2178" st_id="131" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2179" st_id="131" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2180" st_id="131" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2181" st_id="131" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2182" st_id="131" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2183" st_id="131" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2184" st_id="131" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2185" st_id="132" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2186" st_id="132" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2187" st_id="132" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2188" st_id="132" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2189" st_id="132" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2190" st_id="132" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2191" st_id="132" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2192" st_id="132" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2193" st_id="132" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2194" st_id="132" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2195" st_id="132" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2196" st_id="132" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2197" st_id="132" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2198" st_id="132" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2199" st_id="132" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2200" st_id="132" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2201" st_id="132" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2202" st_id="132" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2203" st_id="132" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2204" st_id="133" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2205" st_id="133" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2206" st_id="133" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2207" st_id="133" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2208" st_id="133" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2209" st_id="133" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2210" st_id="133" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2211" st_id="133" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2212" st_id="133" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2213" st_id="133" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2214" st_id="133" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2215" st_id="133" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2216" st_id="133" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2217" st_id="133" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2218" st_id="133" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2219" st_id="133" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2220" st_id="133" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2221" st_id="133" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2222" st_id="133" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2223" st_id="134" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2224" st_id="134" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2225" st_id="134" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2226" st_id="134" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2227" st_id="134" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2228" st_id="134" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2229" st_id="134" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2230" st_id="134" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:214 %gmem_load_11_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_11, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>

<operation id="2231" st_id="134" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2232" st_id="134" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2233" st_id="134" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2234" st_id="134" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2235" st_id="134" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2236" st_id="134" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2237" st_id="134" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2238" st_id="134" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2239" st_id="134" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2240" st_id="134" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2241" st_id="134" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2242" st_id="135" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2243" st_id="135" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2244" st_id="135" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2245" st_id="135" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2246" st_id="135" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2247" st_id="135" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2248" st_id="135" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2249" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:215 %gmem_addr_11_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="2250" st_id="135" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2251" st_id="135" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2252" st_id="135" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2253" st_id="135" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2254" st_id="135" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2255" st_id="135" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2256" st_id="135" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2257" st_id="135" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2258" st_id="135" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2259" st_id="135" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2260" st_id="135" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2261" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:436 %add_ln19_43 = add i16 %phi_mul_load, i16 176

]]></Node>
<StgValue><ssdm name="add_ln19_43"/></StgValue>
</operation>

<operation id="2262" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:437 %zext_ln19_45 = zext i16 %add_ln19_43

]]></Node>
<StgValue><ssdm name="zext_ln19_45"/></StgValue>
</operation>

<operation id="2263" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:438 %add_ln19_44 = add i64 %zext_ln19_45, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_44"/></StgValue>
</operation>

<operation id="2264" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:439 %trunc_ln19_46 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_44, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_46"/></StgValue>
</operation>

<operation id="2265" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:444 %trunc_ln19_91 = trunc i64 %add_ln19_44

]]></Node>
<StgValue><ssdm name="trunc_ln19_91"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="2266" st_id="136" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:93 %mul20_3 = dmul i64 %mul20_2, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="2267" st_id="136" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:111 %tmp_5 = dexp i64 @llvm.exp.f64, i64 %add17_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="2268" st_id="136" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2269" st_id="136" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2270" st_id="136" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:167 %add17_7 = dadd i64 %mul2_read, i64 %mul16_7

]]></Node>
<StgValue><ssdm name="add17_7"/></StgValue>
</operation>

<operation id="2271" st_id="136" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:185 %mul16_8 = dmul i64 %mul15_8, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_8"/></StgValue>
</operation>

<operation id="2272" st_id="136" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:203 %mul15_9 = dmul i64 %bitcast_ln19_10, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="2273" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:217 %shl_ln19_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_43, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_10"/></StgValue>
</operation>

<operation id="2274" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:218 %zext_ln19_22 = zext i8 %shl_ln19_10

]]></Node>
<StgValue><ssdm name="zext_ln19_22"/></StgValue>
</operation>

<operation id="2275" st_id="136" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:219 %lshr_ln19_11 = lshr i256 %gmem_addr_11_read, i256 %zext_ln19_22

]]></Node>
<StgValue><ssdm name="lshr_ln19_11"/></StgValue>
</operation>

<operation id="2276" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:220 %trunc_ln19_45 = trunc i256 %lshr_ln19_11

]]></Node>
<StgValue><ssdm name="trunc_ln19_45"/></StgValue>
</operation>

<operation id="2277" st_id="136" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2278" st_id="136" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2279" st_id="136" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2280" st_id="136" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2281" st_id="136" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2282" st_id="136" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2283" st_id="136" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2284" st_id="136" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2285" st_id="136" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2286" st_id="136" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2287" st_id="136" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2288" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:440 %sext_ln19_23 = sext i59 %trunc_ln19_46

]]></Node>
<StgValue><ssdm name="sext_ln19_23"/></StgValue>
</operation>

<operation id="2289" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:441 %gmem_addr_23 = getelementptr i256 %gmem, i64 %sext_ln19_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="2290" st_id="136" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="2291" st_id="137" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2292" st_id="137" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2293" st_id="137" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2294" st_id="137" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2295" st_id="137" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2296" st_id="137" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2297" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:221 %bitcast_ln19_11 = bitcast i64 %trunc_ln19_45

]]></Node>
<StgValue><ssdm name="bitcast_ln19_11"/></StgValue>
</operation>

<operation id="2298" st_id="137" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2299" st_id="137" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2300" st_id="137" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2301" st_id="137" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2302" st_id="137" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2303" st_id="137" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2304" st_id="137" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2305" st_id="137" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2306" st_id="137" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2307" st_id="137" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2308" st_id="137" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2309" st_id="137" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2310" st_id="137" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="2311" st_id="138" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2312" st_id="138" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2313" st_id="138" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2314" st_id="138" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2315" st_id="138" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2316" st_id="138" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2317" st_id="138" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2318" st_id="138" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2319" st_id="138" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2320" st_id="138" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2321" st_id="138" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2322" st_id="138" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2323" st_id="138" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2324" st_id="138" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2325" st_id="138" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2326" st_id="138" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2327" st_id="138" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2328" st_id="138" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2329" st_id="138" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="2330" st_id="139" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2331" st_id="139" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2332" st_id="139" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2333" st_id="139" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2334" st_id="139" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2335" st_id="139" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2336" st_id="139" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2337" st_id="139" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2338" st_id="139" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2339" st_id="139" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2340" st_id="139" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2341" st_id="139" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2342" st_id="139" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2343" st_id="139" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2344" st_id="139" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2345" st_id="139" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2346" st_id="139" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2347" st_id="139" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2348" st_id="139" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2349" st_id="140" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2350" st_id="140" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2351" st_id="140" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2352" st_id="140" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2353" st_id="140" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2354" st_id="140" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2355" st_id="140" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2356" st_id="140" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:233 %gmem_load_12_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_12, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="2357" st_id="140" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2358" st_id="140" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2359" st_id="140" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2360" st_id="140" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2361" st_id="140" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2362" st_id="140" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2363" st_id="140" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2364" st_id="140" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2365" st_id="140" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2366" st_id="140" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2367" st_id="140" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2368" st_id="141" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2369" st_id="141" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2370" st_id="141" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2371" st_id="141" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2372" st_id="141" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2373" st_id="141" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2374" st_id="141" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2375" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:234 %gmem_addr_12_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="2376" st_id="141" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2377" st_id="141" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2378" st_id="141" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2379" st_id="141" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2380" st_id="141" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2381" st_id="141" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2382" st_id="141" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2383" st_id="141" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2384" st_id="141" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2385" st_id="141" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2386" st_id="141" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2387" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:455 %add_ln19_45 = add i16 %phi_mul_load, i16 184

]]></Node>
<StgValue><ssdm name="add_ln19_45"/></StgValue>
</operation>

<operation id="2388" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:456 %zext_ln19_47 = zext i16 %add_ln19_45

]]></Node>
<StgValue><ssdm name="zext_ln19_47"/></StgValue>
</operation>

<operation id="2389" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:457 %add_ln19_46 = add i64 %zext_ln19_47, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_46"/></StgValue>
</operation>

<operation id="2390" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:458 %trunc_ln19_48 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_46, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_48"/></StgValue>
</operation>

<operation id="2391" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:463 %trunc_ln19_95 = trunc i64 %add_ln19_46

]]></Node>
<StgValue><ssdm name="trunc_ln19_95"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2392" st_id="142" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:112 %mul20_4 = dmul i64 %mul20_3, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="2393" st_id="142" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:130 %tmp_6 = dexp i64 @llvm.exp.f64, i64 %add17_5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2394" st_id="142" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2395" st_id="142" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2396" st_id="142" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:186 %add17_8 = dadd i64 %mul2_read, i64 %mul16_8

]]></Node>
<StgValue><ssdm name="add17_8"/></StgValue>
</operation>

<operation id="2397" st_id="142" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:204 %mul16_9 = dmul i64 %mul15_9, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_9"/></StgValue>
</operation>

<operation id="2398" st_id="142" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:222 %mul15_s = dmul i64 %bitcast_ln19_11, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_s"/></StgValue>
</operation>

<operation id="2399" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:236 %shl_ln19_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_47, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_11"/></StgValue>
</operation>

<operation id="2400" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:237 %zext_ln19_24 = zext i8 %shl_ln19_11

]]></Node>
<StgValue><ssdm name="zext_ln19_24"/></StgValue>
</operation>

<operation id="2401" st_id="142" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:238 %lshr_ln19_12 = lshr i256 %gmem_addr_12_read, i256 %zext_ln19_24

]]></Node>
<StgValue><ssdm name="lshr_ln19_12"/></StgValue>
</operation>

<operation id="2402" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:239 %trunc_ln19_49 = trunc i256 %lshr_ln19_12

]]></Node>
<StgValue><ssdm name="trunc_ln19_49"/></StgValue>
</operation>

<operation id="2403" st_id="142" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2404" st_id="142" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2405" st_id="142" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2406" st_id="142" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2407" st_id="142" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2408" st_id="142" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2409" st_id="142" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2410" st_id="142" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2411" st_id="142" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2412" st_id="142" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2413" st_id="142" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2414" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:459 %sext_ln19_24 = sext i59 %trunc_ln19_48

]]></Node>
<StgValue><ssdm name="sext_ln19_24"/></StgValue>
</operation>

<operation id="2415" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:460 %gmem_addr_24 = getelementptr i256 %gmem, i64 %sext_ln19_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="2416" st_id="142" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2417" st_id="143" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2418" st_id="143" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2419" st_id="143" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2420" st_id="143" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2421" st_id="143" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2422" st_id="143" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2423" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:240 %bitcast_ln19_12 = bitcast i64 %trunc_ln19_49

]]></Node>
<StgValue><ssdm name="bitcast_ln19_12"/></StgValue>
</operation>

<operation id="2424" st_id="143" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2425" st_id="143" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2426" st_id="143" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2427" st_id="143" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2428" st_id="143" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2429" st_id="143" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2430" st_id="143" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2431" st_id="143" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2432" st_id="143" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2433" st_id="143" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2434" st_id="143" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2435" st_id="143" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2436" st_id="143" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2437" st_id="144" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2438" st_id="144" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2439" st_id="144" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2440" st_id="144" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2441" st_id="144" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2442" st_id="144" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2443" st_id="144" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2444" st_id="144" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2445" st_id="144" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2446" st_id="144" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2447" st_id="144" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2448" st_id="144" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2449" st_id="144" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2450" st_id="144" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2451" st_id="144" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2452" st_id="144" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2453" st_id="144" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2454" st_id="144" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2455" st_id="144" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2456" st_id="145" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2457" st_id="145" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2458" st_id="145" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2459" st_id="145" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2460" st_id="145" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2461" st_id="145" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2462" st_id="145" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2463" st_id="145" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2464" st_id="145" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2465" st_id="145" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2466" st_id="145" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2467" st_id="145" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2468" st_id="145" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2469" st_id="145" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2470" st_id="145" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2471" st_id="145" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2472" st_id="145" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2473" st_id="145" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2474" st_id="145" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2475" st_id="146" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2476" st_id="146" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2477" st_id="146" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2478" st_id="146" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2479" st_id="146" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2480" st_id="146" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2481" st_id="146" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2482" st_id="146" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:252 %gmem_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_13, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>

<operation id="2483" st_id="146" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2484" st_id="146" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2485" st_id="146" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2486" st_id="146" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2487" st_id="146" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2488" st_id="146" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2489" st_id="146" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2490" st_id="146" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2491" st_id="146" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2492" st_id="146" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2493" st_id="146" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2494" st_id="147" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2495" st_id="147" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2496" st_id="147" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2497" st_id="147" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2498" st_id="147" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2499" st_id="147" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2500" st_id="147" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2501" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:253 %gmem_addr_13_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_13

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>

<operation id="2502" st_id="147" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2503" st_id="147" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2504" st_id="147" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2505" st_id="147" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2506" st_id="147" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2507" st_id="147" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2508" st_id="147" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2509" st_id="147" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2510" st_id="147" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2511" st_id="147" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2512" st_id="147" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2513" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:474 %add_ln19_47 = add i16 %phi_mul_load, i16 192

]]></Node>
<StgValue><ssdm name="add_ln19_47"/></StgValue>
</operation>

<operation id="2514" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:475 %zext_ln19_49 = zext i16 %add_ln19_47

]]></Node>
<StgValue><ssdm name="zext_ln19_49"/></StgValue>
</operation>

<operation id="2515" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:476 %add_ln19_48 = add i64 %zext_ln19_49, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_48"/></StgValue>
</operation>

<operation id="2516" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:477 %trunc_ln19_50 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_48, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_50"/></StgValue>
</operation>

<operation id="2517" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:482 %trunc_ln19_99 = trunc i64 %add_ln19_48

]]></Node>
<StgValue><ssdm name="trunc_ln19_99"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2518" st_id="148" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:131 %mul20_5 = dmul i64 %mul20_4, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="2519" st_id="148" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:149 %tmp_7 = dexp i64 @llvm.exp.f64, i64 %add17_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2520" st_id="148" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2521" st_id="148" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2522" st_id="148" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:205 %add17_9 = dadd i64 %mul2_read, i64 %mul16_9

]]></Node>
<StgValue><ssdm name="add17_9"/></StgValue>
</operation>

<operation id="2523" st_id="148" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:223 %mul16_s = dmul i64 %mul15_s, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_s"/></StgValue>
</operation>

<operation id="2524" st_id="148" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:241 %mul15_10 = dmul i64 %bitcast_ln19_12, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_10"/></StgValue>
</operation>

<operation id="2525" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:255 %shl_ln19_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_51, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_12"/></StgValue>
</operation>

<operation id="2526" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:256 %zext_ln19_26 = zext i8 %shl_ln19_12

]]></Node>
<StgValue><ssdm name="zext_ln19_26"/></StgValue>
</operation>

<operation id="2527" st_id="148" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:257 %lshr_ln19_13 = lshr i256 %gmem_addr_13_read, i256 %zext_ln19_26

]]></Node>
<StgValue><ssdm name="lshr_ln19_13"/></StgValue>
</operation>

<operation id="2528" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:258 %trunc_ln19_53 = trunc i256 %lshr_ln19_13

]]></Node>
<StgValue><ssdm name="trunc_ln19_53"/></StgValue>
</operation>

<operation id="2529" st_id="148" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2530" st_id="148" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2531" st_id="148" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2532" st_id="148" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2533" st_id="148" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2534" st_id="148" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2535" st_id="148" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2536" st_id="148" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2537" st_id="148" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2538" st_id="148" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2539" st_id="148" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2540" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:478 %sext_ln19_25 = sext i59 %trunc_ln19_50

]]></Node>
<StgValue><ssdm name="sext_ln19_25"/></StgValue>
</operation>

<operation id="2541" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:479 %gmem_addr_25 = getelementptr i256 %gmem, i64 %sext_ln19_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="2542" st_id="148" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2543" st_id="149" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2544" st_id="149" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2545" st_id="149" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2546" st_id="149" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2547" st_id="149" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2548" st_id="149" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2549" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:259 %bitcast_ln19_13 = bitcast i64 %trunc_ln19_53

]]></Node>
<StgValue><ssdm name="bitcast_ln19_13"/></StgValue>
</operation>

<operation id="2550" st_id="149" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2551" st_id="149" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2552" st_id="149" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2553" st_id="149" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2554" st_id="149" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2555" st_id="149" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2556" st_id="149" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2557" st_id="149" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2558" st_id="149" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2559" st_id="149" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2560" st_id="149" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2561" st_id="149" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2562" st_id="149" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2563" st_id="150" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2564" st_id="150" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2565" st_id="150" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2566" st_id="150" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2567" st_id="150" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2568" st_id="150" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2569" st_id="150" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2570" st_id="150" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2571" st_id="150" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2572" st_id="150" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2573" st_id="150" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2574" st_id="150" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2575" st_id="150" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2576" st_id="150" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2577" st_id="150" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2578" st_id="150" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2579" st_id="150" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2580" st_id="150" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2581" st_id="150" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2582" st_id="151" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2583" st_id="151" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2584" st_id="151" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2585" st_id="151" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2586" st_id="151" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2587" st_id="151" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2588" st_id="151" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2589" st_id="151" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2590" st_id="151" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2591" st_id="151" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2592" st_id="151" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2593" st_id="151" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2594" st_id="151" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2595" st_id="151" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2596" st_id="151" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2597" st_id="151" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2598" st_id="151" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2599" st_id="151" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2600" st_id="151" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2601" st_id="152" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2602" st_id="152" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2603" st_id="152" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2604" st_id="152" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2605" st_id="152" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2606" st_id="152" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2607" st_id="152" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2608" st_id="152" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:271 %gmem_load_14_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_14, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="2609" st_id="152" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2610" st_id="152" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2611" st_id="152" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2612" st_id="152" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2613" st_id="152" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2614" st_id="152" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2615" st_id="152" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2616" st_id="152" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2617" st_id="152" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2618" st_id="152" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2619" st_id="152" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2620" st_id="153" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2621" st_id="153" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2622" st_id="153" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2623" st_id="153" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2624" st_id="153" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2625" st_id="153" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2626" st_id="153" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2627" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:272 %gmem_addr_14_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_14

]]></Node>
<StgValue><ssdm name="gmem_addr_14_read"/></StgValue>
</operation>

<operation id="2628" st_id="153" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2629" st_id="153" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2630" st_id="153" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2631" st_id="153" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2632" st_id="153" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2633" st_id="153" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2634" st_id="153" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2635" st_id="153" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2636" st_id="153" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2637" st_id="153" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2638" st_id="153" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2639" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:493 %add_ln19_49 = add i16 %phi_mul_load, i16 200

]]></Node>
<StgValue><ssdm name="add_ln19_49"/></StgValue>
</operation>

<operation id="2640" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:494 %zext_ln19_53 = zext i16 %add_ln19_49

]]></Node>
<StgValue><ssdm name="zext_ln19_53"/></StgValue>
</operation>

<operation id="2641" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:495 %add_ln19_50 = add i64 %zext_ln19_53, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_50"/></StgValue>
</operation>

<operation id="2642" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:496 %trunc_ln19_52 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_50, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_52"/></StgValue>
</operation>

<operation id="2643" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:501 %trunc_ln19_101 = trunc i64 %add_ln19_50

]]></Node>
<StgValue><ssdm name="trunc_ln19_101"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2644" st_id="154" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:150 %mul20_6 = dmul i64 %mul20_5, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="2645" st_id="154" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:168 %tmp_8 = dexp i64 @llvm.exp.f64, i64 %add17_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="2646" st_id="154" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2647" st_id="154" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2648" st_id="154" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:224 %add17_s = dadd i64 %mul2_read, i64 %mul16_s

]]></Node>
<StgValue><ssdm name="add17_s"/></StgValue>
</operation>

<operation id="2649" st_id="154" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:242 %mul16_10 = dmul i64 %mul15_10, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_10"/></StgValue>
</operation>

<operation id="2650" st_id="154" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:260 %mul15_11 = dmul i64 %bitcast_ln19_13, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_11"/></StgValue>
</operation>

<operation id="2651" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:274 %shl_ln19_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_55, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_13"/></StgValue>
</operation>

<operation id="2652" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:275 %zext_ln19_28 = zext i8 %shl_ln19_13

]]></Node>
<StgValue><ssdm name="zext_ln19_28"/></StgValue>
</operation>

<operation id="2653" st_id="154" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:276 %lshr_ln19_14 = lshr i256 %gmem_addr_14_read, i256 %zext_ln19_28

]]></Node>
<StgValue><ssdm name="lshr_ln19_14"/></StgValue>
</operation>

<operation id="2654" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:277 %trunc_ln19_57 = trunc i256 %lshr_ln19_14

]]></Node>
<StgValue><ssdm name="trunc_ln19_57"/></StgValue>
</operation>

<operation id="2655" st_id="154" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2656" st_id="154" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2657" st_id="154" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2658" st_id="154" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2659" st_id="154" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2660" st_id="154" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2661" st_id="154" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2662" st_id="154" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2663" st_id="154" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2664" st_id="154" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2665" st_id="154" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2666" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:497 %sext_ln19_26 = sext i59 %trunc_ln19_52

]]></Node>
<StgValue><ssdm name="sext_ln19_26"/></StgValue>
</operation>

<operation id="2667" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:498 %gmem_addr_26 = getelementptr i256 %gmem, i64 %sext_ln19_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="2668" st_id="154" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2669" st_id="155" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2670" st_id="155" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2671" st_id="155" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2672" st_id="155" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2673" st_id="155" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2674" st_id="155" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2675" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:278 %bitcast_ln19_14 = bitcast i64 %trunc_ln19_57

]]></Node>
<StgValue><ssdm name="bitcast_ln19_14"/></StgValue>
</operation>

<operation id="2676" st_id="155" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2677" st_id="155" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2678" st_id="155" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2679" st_id="155" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2680" st_id="155" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2681" st_id="155" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2682" st_id="155" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2683" st_id="155" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2684" st_id="155" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2685" st_id="155" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2686" st_id="155" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2687" st_id="155" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2688" st_id="155" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2689" st_id="156" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2690" st_id="156" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2691" st_id="156" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2692" st_id="156" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2693" st_id="156" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2694" st_id="156" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2695" st_id="156" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2696" st_id="156" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2697" st_id="156" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2698" st_id="156" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2699" st_id="156" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2700" st_id="156" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2701" st_id="156" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2702" st_id="156" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2703" st_id="156" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2704" st_id="156" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2705" st_id="156" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2706" st_id="156" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2707" st_id="156" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2708" st_id="157" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2709" st_id="157" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2710" st_id="157" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2711" st_id="157" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2712" st_id="157" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2713" st_id="157" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2714" st_id="157" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2715" st_id="157" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2716" st_id="157" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2717" st_id="157" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2718" st_id="157" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2719" st_id="157" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2720" st_id="157" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2721" st_id="157" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2722" st_id="157" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2723" st_id="157" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2724" st_id="157" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2725" st_id="157" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2726" st_id="157" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2727" st_id="158" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2728" st_id="158" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2729" st_id="158" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2730" st_id="158" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2731" st_id="158" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2732" st_id="158" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2733" st_id="158" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2734" st_id="158" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:290 %gmem_load_15_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_15, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>

<operation id="2735" st_id="158" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2736" st_id="158" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2737" st_id="158" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2738" st_id="158" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2739" st_id="158" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2740" st_id="158" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2741" st_id="158" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2742" st_id="158" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2743" st_id="158" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2744" st_id="158" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2745" st_id="158" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2746" st_id="159" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2747" st_id="159" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2748" st_id="159" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2749" st_id="159" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2750" st_id="159" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2751" st_id="159" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2752" st_id="159" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2753" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:291 %gmem_addr_15_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_15

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="2754" st_id="159" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2755" st_id="159" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2756" st_id="159" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2757" st_id="159" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2758" st_id="159" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2759" st_id="159" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2760" st_id="159" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2761" st_id="159" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2762" st_id="159" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2763" st_id="159" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2764" st_id="159" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2765" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:512 %add_ln19_51 = add i16 %phi_mul_load, i16 208

]]></Node>
<StgValue><ssdm name="add_ln19_51"/></StgValue>
</operation>

<operation id="2766" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:513 %zext_ln19_55 = zext i16 %add_ln19_51

]]></Node>
<StgValue><ssdm name="zext_ln19_55"/></StgValue>
</operation>

<operation id="2767" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:514 %add_ln19_52 = add i64 %zext_ln19_55, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_52"/></StgValue>
</operation>

<operation id="2768" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:515 %trunc_ln19_54 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_52, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_54"/></StgValue>
</operation>

<operation id="2769" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:520 %trunc_ln19_103 = trunc i64 %add_ln19_52

]]></Node>
<StgValue><ssdm name="trunc_ln19_103"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2770" st_id="160" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:169 %mul20_7 = dmul i64 %mul20_6, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>

<operation id="2771" st_id="160" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:187 %tmp_9 = dexp i64 @llvm.exp.f64, i64 %add17_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="2772" st_id="160" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2773" st_id="160" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2774" st_id="160" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:243 %add17_10 = dadd i64 %mul2_read, i64 %mul16_10

]]></Node>
<StgValue><ssdm name="add17_10"/></StgValue>
</operation>

<operation id="2775" st_id="160" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:261 %mul16_11 = dmul i64 %mul15_11, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_11"/></StgValue>
</operation>

<operation id="2776" st_id="160" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:279 %mul15_12 = dmul i64 %bitcast_ln19_14, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_12"/></StgValue>
</operation>

<operation id="2777" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:293 %shl_ln19_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_59, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_14"/></StgValue>
</operation>

<operation id="2778" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:294 %zext_ln19_30 = zext i8 %shl_ln19_14

]]></Node>
<StgValue><ssdm name="zext_ln19_30"/></StgValue>
</operation>

<operation id="2779" st_id="160" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:295 %lshr_ln19_15 = lshr i256 %gmem_addr_15_read, i256 %zext_ln19_30

]]></Node>
<StgValue><ssdm name="lshr_ln19_15"/></StgValue>
</operation>

<operation id="2780" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:296 %trunc_ln19_61 = trunc i256 %lshr_ln19_15

]]></Node>
<StgValue><ssdm name="trunc_ln19_61"/></StgValue>
</operation>

<operation id="2781" st_id="160" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2782" st_id="160" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2783" st_id="160" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2784" st_id="160" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2785" st_id="160" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2786" st_id="160" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2787" st_id="160" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2788" st_id="160" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2789" st_id="160" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2790" st_id="160" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2791" st_id="160" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2792" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:516 %sext_ln19_27 = sext i59 %trunc_ln19_54

]]></Node>
<StgValue><ssdm name="sext_ln19_27"/></StgValue>
</operation>

<operation id="2793" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:517 %gmem_addr_27 = getelementptr i256 %gmem, i64 %sext_ln19_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="2794" st_id="160" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2795" st_id="161" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2796" st_id="161" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2797" st_id="161" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2798" st_id="161" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2799" st_id="161" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2800" st_id="161" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2801" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:297 %bitcast_ln19_15 = bitcast i64 %trunc_ln19_61

]]></Node>
<StgValue><ssdm name="bitcast_ln19_15"/></StgValue>
</operation>

<operation id="2802" st_id="161" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2803" st_id="161" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2804" st_id="161" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2805" st_id="161" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2806" st_id="161" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2807" st_id="161" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2808" st_id="161" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2809" st_id="161" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2810" st_id="161" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2811" st_id="161" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2812" st_id="161" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2813" st_id="161" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2814" st_id="161" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2815" st_id="162" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2816" st_id="162" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2817" st_id="162" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2818" st_id="162" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2819" st_id="162" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2820" st_id="162" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2821" st_id="162" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2822" st_id="162" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2823" st_id="162" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2824" st_id="162" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2825" st_id="162" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2826" st_id="162" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2827" st_id="162" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2828" st_id="162" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2829" st_id="162" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2830" st_id="162" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2831" st_id="162" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2832" st_id="162" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2833" st_id="162" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2834" st_id="163" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2835" st_id="163" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2836" st_id="163" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2837" st_id="163" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2838" st_id="163" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2839" st_id="163" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2840" st_id="163" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2841" st_id="163" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2842" st_id="163" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2843" st_id="163" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2844" st_id="163" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2845" st_id="163" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2846" st_id="163" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2847" st_id="163" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2848" st_id="163" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2849" st_id="163" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2850" st_id="163" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2851" st_id="163" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2852" st_id="163" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2853" st_id="164" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2854" st_id="164" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2855" st_id="164" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2856" st_id="164" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2857" st_id="164" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2858" st_id="164" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2859" st_id="164" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2860" st_id="164" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:309 %gmem_load_16_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_16, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="2861" st_id="164" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2862" st_id="164" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2863" st_id="164" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2864" st_id="164" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2865" st_id="164" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2866" st_id="164" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2867" st_id="164" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2868" st_id="164" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2869" st_id="164" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2870" st_id="164" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2871" st_id="164" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2872" st_id="165" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2873" st_id="165" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2874" st_id="165" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2875" st_id="165" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2876" st_id="165" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2877" st_id="165" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2878" st_id="165" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2879" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:310 %gmem_addr_16_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_16

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>

<operation id="2880" st_id="165" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2881" st_id="165" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2882" st_id="165" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2883" st_id="165" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2884" st_id="165" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2885" st_id="165" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2886" st_id="165" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2887" st_id="165" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2888" st_id="165" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2889" st_id="165" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2890" st_id="165" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2891" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:531 %add_ln19_53 = add i16 %phi_mul_load, i16 216

]]></Node>
<StgValue><ssdm name="add_ln19_53"/></StgValue>
</operation>

<operation id="2892" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:532 %zext_ln19_57 = zext i16 %add_ln19_53

]]></Node>
<StgValue><ssdm name="zext_ln19_57"/></StgValue>
</operation>

<operation id="2893" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:533 %add_ln19_54 = add i64 %zext_ln19_57, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_54"/></StgValue>
</operation>

<operation id="2894" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:534 %trunc_ln19_56 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_54, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_56"/></StgValue>
</operation>

<operation id="2895" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:539 %trunc_ln19_105 = trunc i64 %add_ln19_54

]]></Node>
<StgValue><ssdm name="trunc_ln19_105"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2896" st_id="166" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:188 %mul20_8 = dmul i64 %mul20_7, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="mul20_8"/></StgValue>
</operation>

<operation id="2897" st_id="166" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:206 %tmp_s = dexp i64 @llvm.exp.f64, i64 %add17_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="2898" st_id="166" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2899" st_id="166" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2900" st_id="166" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:262 %add17_11 = dadd i64 %mul2_read, i64 %mul16_11

]]></Node>
<StgValue><ssdm name="add17_11"/></StgValue>
</operation>

<operation id="2901" st_id="166" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:280 %mul16_12 = dmul i64 %mul15_12, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_12"/></StgValue>
</operation>

<operation id="2902" st_id="166" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:298 %mul15_13 = dmul i64 %bitcast_ln19_15, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_13"/></StgValue>
</operation>

<operation id="2903" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:312 %shl_ln19_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_63, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_15"/></StgValue>
</operation>

<operation id="2904" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:313 %zext_ln19_32 = zext i8 %shl_ln19_15

]]></Node>
<StgValue><ssdm name="zext_ln19_32"/></StgValue>
</operation>

<operation id="2905" st_id="166" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:314 %lshr_ln19_16 = lshr i256 %gmem_addr_16_read, i256 %zext_ln19_32

]]></Node>
<StgValue><ssdm name="lshr_ln19_16"/></StgValue>
</operation>

<operation id="2906" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:315 %trunc_ln19_65 = trunc i256 %lshr_ln19_16

]]></Node>
<StgValue><ssdm name="trunc_ln19_65"/></StgValue>
</operation>

<operation id="2907" st_id="166" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2908" st_id="166" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2909" st_id="166" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2910" st_id="166" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2911" st_id="166" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2912" st_id="166" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2913" st_id="166" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2914" st_id="166" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2915" st_id="166" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2916" st_id="166" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2917" st_id="166" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2918" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:535 %sext_ln19_28 = sext i59 %trunc_ln19_56

]]></Node>
<StgValue><ssdm name="sext_ln19_28"/></StgValue>
</operation>

<operation id="2919" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:536 %gmem_addr_28 = getelementptr i256 %gmem, i64 %sext_ln19_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="2920" st_id="166" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2921" st_id="167" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="2922" st_id="167" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2923" st_id="167" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2924" st_id="167" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2925" st_id="167" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="2926" st_id="167" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="2927" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:316 %bitcast_ln19_16 = bitcast i64 %trunc_ln19_65

]]></Node>
<StgValue><ssdm name="bitcast_ln19_16"/></StgValue>
</operation>

<operation id="2928" st_id="167" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="2929" st_id="167" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2930" st_id="167" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2931" st_id="167" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2932" st_id="167" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2933" st_id="167" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2934" st_id="167" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2935" st_id="167" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2936" st_id="167" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2937" st_id="167" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2938" st_id="167" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2939" st_id="167" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2940" st_id="167" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2941" st_id="168" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="2942" st_id="168" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2943" st_id="168" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2944" st_id="168" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2945" st_id="168" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="2946" st_id="168" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="2947" st_id="168" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="2948" st_id="168" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2949" st_id="168" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2950" st_id="168" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2951" st_id="168" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2952" st_id="168" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2953" st_id="168" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2954" st_id="168" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2955" st_id="168" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2956" st_id="168" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2957" st_id="168" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2958" st_id="168" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2959" st_id="168" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2960" st_id="169" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="2961" st_id="169" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2962" st_id="169" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2963" st_id="169" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2964" st_id="169" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="2965" st_id="169" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="2966" st_id="169" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="2967" st_id="169" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2968" st_id="169" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2969" st_id="169" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2970" st_id="169" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2971" st_id="169" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2972" st_id="169" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2973" st_id="169" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2974" st_id="169" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2975" st_id="169" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2976" st_id="169" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2977" st_id="169" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2978" st_id="169" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2979" st_id="170" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="2980" st_id="170" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="2981" st_id="170" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="2982" st_id="170" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="2983" st_id="170" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="2984" st_id="170" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="2985" st_id="170" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="2986" st_id="170" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:328 %gmem_load_17_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_17, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>

<operation id="2987" st_id="170" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="2988" st_id="170" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="2989" st_id="170" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="2990" st_id="170" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="2991" st_id="170" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="2992" st_id="170" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="2993" st_id="170" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="2994" st_id="170" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="2995" st_id="170" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="2996" st_id="170" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="2997" st_id="170" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2998" st_id="171" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="2999" st_id="171" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="3000" st_id="171" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3001" st_id="171" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3002" st_id="171" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="3003" st_id="171" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="3004" st_id="171" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="3005" st_id="171" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:329 %gmem_addr_17_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_17

]]></Node>
<StgValue><ssdm name="gmem_addr_17_read"/></StgValue>
</operation>

<operation id="3006" st_id="171" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3007" st_id="171" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3008" st_id="171" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3009" st_id="171" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3010" st_id="171" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3011" st_id="171" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3012" st_id="171" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3013" st_id="171" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3014" st_id="171" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3015" st_id="171" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3016" st_id="171" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3017" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:550 %add_ln19_55 = add i16 %phi_mul_load, i16 224

]]></Node>
<StgValue><ssdm name="add_ln19_55"/></StgValue>
</operation>

<operation id="3018" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:551 %zext_ln19_59 = zext i16 %add_ln19_55

]]></Node>
<StgValue><ssdm name="zext_ln19_59"/></StgValue>
</operation>

<operation id="3019" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:552 %add_ln19_56 = add i64 %zext_ln19_59, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_56"/></StgValue>
</operation>

<operation id="3020" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:553 %trunc_ln19_58 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_56, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_58"/></StgValue>
</operation>

<operation id="3021" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:558 %trunc_ln19_107 = trunc i64 %add_ln19_56

]]></Node>
<StgValue><ssdm name="trunc_ln19_107"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3022" st_id="172" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:207 %mul20_9 = dmul i64 %mul20_8, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="mul20_9"/></StgValue>
</operation>

<operation id="3023" st_id="172" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:225 %tmp_10 = dexp i64 @llvm.exp.f64, i64 %add17_s

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="3024" st_id="172" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3025" st_id="172" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3026" st_id="172" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:281 %add17_12 = dadd i64 %mul2_read, i64 %mul16_12

]]></Node>
<StgValue><ssdm name="add17_12"/></StgValue>
</operation>

<operation id="3027" st_id="172" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:299 %mul16_13 = dmul i64 %mul15_13, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_13"/></StgValue>
</operation>

<operation id="3028" st_id="172" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:317 %mul15_14 = dmul i64 %bitcast_ln19_16, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_14"/></StgValue>
</operation>

<operation id="3029" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:331 %shl_ln19_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_67, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_16"/></StgValue>
</operation>

<operation id="3030" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:332 %zext_ln19_34 = zext i8 %shl_ln19_16

]]></Node>
<StgValue><ssdm name="zext_ln19_34"/></StgValue>
</operation>

<operation id="3031" st_id="172" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:333 %lshr_ln19_17 = lshr i256 %gmem_addr_17_read, i256 %zext_ln19_34

]]></Node>
<StgValue><ssdm name="lshr_ln19_17"/></StgValue>
</operation>

<operation id="3032" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:334 %trunc_ln19_69 = trunc i256 %lshr_ln19_17

]]></Node>
<StgValue><ssdm name="trunc_ln19_69"/></StgValue>
</operation>

<operation id="3033" st_id="172" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3034" st_id="172" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3035" st_id="172" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3036" st_id="172" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3037" st_id="172" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3038" st_id="172" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3039" st_id="172" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3040" st_id="172" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3041" st_id="172" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3042" st_id="172" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3043" st_id="172" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3044" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:554 %sext_ln19_29 = sext i59 %trunc_ln19_58

]]></Node>
<StgValue><ssdm name="sext_ln19_29"/></StgValue>
</operation>

<operation id="3045" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:555 %gmem_addr_29 = getelementptr i256 %gmem, i64 %sext_ln19_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="3046" st_id="172" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3047" st_id="173" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3048" st_id="173" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3049" st_id="173" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3050" st_id="173" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3051" st_id="173" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3052" st_id="173" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3053" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:335 %bitcast_ln19_17 = bitcast i64 %trunc_ln19_69

]]></Node>
<StgValue><ssdm name="bitcast_ln19_17"/></StgValue>
</operation>

<operation id="3054" st_id="173" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3055" st_id="173" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3056" st_id="173" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3057" st_id="173" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3058" st_id="173" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3059" st_id="173" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3060" st_id="173" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3061" st_id="173" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3062" st_id="173" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3063" st_id="173" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3064" st_id="173" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3065" st_id="173" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3066" st_id="173" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3067" st_id="174" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3068" st_id="174" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3069" st_id="174" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3070" st_id="174" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3071" st_id="174" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3072" st_id="174" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3073" st_id="174" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3074" st_id="174" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3075" st_id="174" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3076" st_id="174" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3077" st_id="174" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3078" st_id="174" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3079" st_id="174" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3080" st_id="174" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3081" st_id="174" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3082" st_id="174" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3083" st_id="174" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3084" st_id="174" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3085" st_id="174" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3086" st_id="175" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3087" st_id="175" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3088" st_id="175" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3089" st_id="175" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3090" st_id="175" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3091" st_id="175" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3092" st_id="175" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3093" st_id="175" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3094" st_id="175" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3095" st_id="175" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3096" st_id="175" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3097" st_id="175" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3098" st_id="175" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3099" st_id="175" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3100" st_id="175" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3101" st_id="175" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3102" st_id="175" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3103" st_id="175" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3104" st_id="175" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3105" st_id="176" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3106" st_id="176" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3107" st_id="176" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3108" st_id="176" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3109" st_id="176" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3110" st_id="176" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3111" st_id="176" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3112" st_id="176" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:347 %gmem_load_18_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_18, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="3113" st_id="176" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3114" st_id="176" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3115" st_id="176" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3116" st_id="176" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3117" st_id="176" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3118" st_id="176" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3119" st_id="176" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3120" st_id="176" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3121" st_id="176" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3122" st_id="176" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3123" st_id="176" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3124" st_id="177" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3125" st_id="177" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3126" st_id="177" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3127" st_id="177" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3128" st_id="177" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3129" st_id="177" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3130" st_id="177" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3131" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:348 %gmem_addr_18_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_18

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="3132" st_id="177" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3133" st_id="177" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3134" st_id="177" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3135" st_id="177" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3136" st_id="177" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3137" st_id="177" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3138" st_id="177" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3139" st_id="177" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3140" st_id="177" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3141" st_id="177" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3142" st_id="177" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3143" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:569 %add_ln19_57 = add i16 %phi_mul_load, i16 232

]]></Node>
<StgValue><ssdm name="add_ln19_57"/></StgValue>
</operation>

<operation id="3144" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:570 %zext_ln19_61 = zext i16 %add_ln19_57

]]></Node>
<StgValue><ssdm name="zext_ln19_61"/></StgValue>
</operation>

<operation id="3145" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:571 %add_ln19_58 = add i64 %zext_ln19_61, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_58"/></StgValue>
</operation>

<operation id="3146" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:572 %trunc_ln19_60 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_58, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_60"/></StgValue>
</operation>

<operation id="3147" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:577 %trunc_ln19_109 = trunc i64 %add_ln19_58

]]></Node>
<StgValue><ssdm name="trunc_ln19_109"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3148" st_id="178" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:226 %mul20_s = dmul i64 %mul20_9, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mul20_s"/></StgValue>
</operation>

<operation id="3149" st_id="178" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:244 %tmp_11 = dexp i64 @llvm.exp.f64, i64 %add17_10

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="3150" st_id="178" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3151" st_id="178" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3152" st_id="178" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:300 %add17_13 = dadd i64 %mul2_read, i64 %mul16_13

]]></Node>
<StgValue><ssdm name="add17_13"/></StgValue>
</operation>

<operation id="3153" st_id="178" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:318 %mul16_14 = dmul i64 %mul15_14, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_14"/></StgValue>
</operation>

<operation id="3154" st_id="178" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:336 %mul15_15 = dmul i64 %bitcast_ln19_17, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_15"/></StgValue>
</operation>

<operation id="3155" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:350 %shl_ln19_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_71, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_17"/></StgValue>
</operation>

<operation id="3156" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:351 %zext_ln19_36 = zext i8 %shl_ln19_17

]]></Node>
<StgValue><ssdm name="zext_ln19_36"/></StgValue>
</operation>

<operation id="3157" st_id="178" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:352 %lshr_ln19_18 = lshr i256 %gmem_addr_18_read, i256 %zext_ln19_36

]]></Node>
<StgValue><ssdm name="lshr_ln19_18"/></StgValue>
</operation>

<operation id="3158" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:353 %trunc_ln19_73 = trunc i256 %lshr_ln19_18

]]></Node>
<StgValue><ssdm name="trunc_ln19_73"/></StgValue>
</operation>

<operation id="3159" st_id="178" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3160" st_id="178" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3161" st_id="178" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3162" st_id="178" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3163" st_id="178" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3164" st_id="178" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3165" st_id="178" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3166" st_id="178" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3167" st_id="178" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3168" st_id="178" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3169" st_id="178" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3170" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:573 %sext_ln19_30 = sext i59 %trunc_ln19_60

]]></Node>
<StgValue><ssdm name="sext_ln19_30"/></StgValue>
</operation>

<operation id="3171" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:574 %gmem_addr_30 = getelementptr i256 %gmem, i64 %sext_ln19_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="3172" st_id="178" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3173" st_id="179" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3174" st_id="179" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3175" st_id="179" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3176" st_id="179" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3177" st_id="179" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3178" st_id="179" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3179" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:354 %bitcast_ln19_18 = bitcast i64 %trunc_ln19_73

]]></Node>
<StgValue><ssdm name="bitcast_ln19_18"/></StgValue>
</operation>

<operation id="3180" st_id="179" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3181" st_id="179" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3182" st_id="179" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3183" st_id="179" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3184" st_id="179" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3185" st_id="179" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3186" st_id="179" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3187" st_id="179" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3188" st_id="179" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3189" st_id="179" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3190" st_id="179" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3191" st_id="179" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3192" st_id="179" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3193" st_id="180" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3194" st_id="180" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3195" st_id="180" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3196" st_id="180" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3197" st_id="180" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3198" st_id="180" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3199" st_id="180" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3200" st_id="180" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3201" st_id="180" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3202" st_id="180" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3203" st_id="180" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3204" st_id="180" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3205" st_id="180" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3206" st_id="180" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3207" st_id="180" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3208" st_id="180" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3209" st_id="180" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3210" st_id="180" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3211" st_id="180" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3212" st_id="181" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3213" st_id="181" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3214" st_id="181" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3215" st_id="181" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3216" st_id="181" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3217" st_id="181" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3218" st_id="181" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3219" st_id="181" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3220" st_id="181" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3221" st_id="181" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3222" st_id="181" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3223" st_id="181" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3224" st_id="181" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3225" st_id="181" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3226" st_id="181" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3227" st_id="181" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3228" st_id="181" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3229" st_id="181" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3230" st_id="181" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3231" st_id="182" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3232" st_id="182" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3233" st_id="182" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3234" st_id="182" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3235" st_id="182" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3236" st_id="182" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3237" st_id="182" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3238" st_id="182" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:366 %gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_19, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>

<operation id="3239" st_id="182" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3240" st_id="182" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3241" st_id="182" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3242" st_id="182" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3243" st_id="182" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3244" st_id="182" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3245" st_id="182" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3246" st_id="182" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3247" st_id="182" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3248" st_id="182" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3249" st_id="182" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3250" st_id="183" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3251" st_id="183" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3252" st_id="183" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3253" st_id="183" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3254" st_id="183" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3255" st_id="183" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3256" st_id="183" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3257" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:367 %gmem_addr_19_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_19

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>

<operation id="3258" st_id="183" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3259" st_id="183" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3260" st_id="183" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3261" st_id="183" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3262" st_id="183" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3263" st_id="183" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3264" st_id="183" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3265" st_id="183" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3266" st_id="183" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3267" st_id="183" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3268" st_id="183" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3269" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:588 %add_ln19_59 = add i16 %phi_mul_load, i16 240

]]></Node>
<StgValue><ssdm name="add_ln19_59"/></StgValue>
</operation>

<operation id="3270" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:589 %zext_ln19_63 = zext i16 %add_ln19_59

]]></Node>
<StgValue><ssdm name="zext_ln19_63"/></StgValue>
</operation>

<operation id="3271" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:590 %add_ln19_60 = add i64 %zext_ln19_63, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_60"/></StgValue>
</operation>

<operation id="3272" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:591 %trunc_ln19_62 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_60, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_62"/></StgValue>
</operation>

<operation id="3273" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:596 %trunc_ln19_111 = trunc i64 %add_ln19_60

]]></Node>
<StgValue><ssdm name="trunc_ln19_111"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3274" st_id="184" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:245 %mul20_10 = dmul i64 %mul20_s, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="mul20_10"/></StgValue>
</operation>

<operation id="3275" st_id="184" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:263 %tmp_12 = dexp i64 @llvm.exp.f64, i64 %add17_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="3276" st_id="184" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3277" st_id="184" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3278" st_id="184" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:319 %add17_14 = dadd i64 %mul2_read, i64 %mul16_14

]]></Node>
<StgValue><ssdm name="add17_14"/></StgValue>
</operation>

<operation id="3279" st_id="184" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:337 %mul16_15 = dmul i64 %mul15_15, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_15"/></StgValue>
</operation>

<operation id="3280" st_id="184" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:355 %mul15_16 = dmul i64 %bitcast_ln19_18, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_16"/></StgValue>
</operation>

<operation id="3281" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:369 %shl_ln19_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_75, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_18"/></StgValue>
</operation>

<operation id="3282" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:370 %zext_ln19_38 = zext i8 %shl_ln19_18

]]></Node>
<StgValue><ssdm name="zext_ln19_38"/></StgValue>
</operation>

<operation id="3283" st_id="184" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:371 %lshr_ln19_19 = lshr i256 %gmem_addr_19_read, i256 %zext_ln19_38

]]></Node>
<StgValue><ssdm name="lshr_ln19_19"/></StgValue>
</operation>

<operation id="3284" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:372 %trunc_ln19_77 = trunc i256 %lshr_ln19_19

]]></Node>
<StgValue><ssdm name="trunc_ln19_77"/></StgValue>
</operation>

<operation id="3285" st_id="184" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3286" st_id="184" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3287" st_id="184" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3288" st_id="184" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3289" st_id="184" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3290" st_id="184" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3291" st_id="184" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3292" st_id="184" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3293" st_id="184" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3294" st_id="184" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3295" st_id="184" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3296" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:592 %sext_ln19_31 = sext i59 %trunc_ln19_62

]]></Node>
<StgValue><ssdm name="sext_ln19_31"/></StgValue>
</operation>

<operation id="3297" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:593 %gmem_addr_31 = getelementptr i256 %gmem, i64 %sext_ln19_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="3298" st_id="184" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3299" st_id="185" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3300" st_id="185" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3301" st_id="185" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3302" st_id="185" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3303" st_id="185" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3304" st_id="185" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3305" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:373 %bitcast_ln19_19 = bitcast i64 %trunc_ln19_77

]]></Node>
<StgValue><ssdm name="bitcast_ln19_19"/></StgValue>
</operation>

<operation id="3306" st_id="185" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3307" st_id="185" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3308" st_id="185" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3309" st_id="185" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3310" st_id="185" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3311" st_id="185" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3312" st_id="185" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3313" st_id="185" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3314" st_id="185" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3315" st_id="185" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3316" st_id="185" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3317" st_id="185" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3318" st_id="185" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3319" st_id="186" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3320" st_id="186" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3321" st_id="186" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3322" st_id="186" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3323" st_id="186" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3324" st_id="186" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3325" st_id="186" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3326" st_id="186" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3327" st_id="186" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3328" st_id="186" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3329" st_id="186" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3330" st_id="186" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3331" st_id="186" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3332" st_id="186" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3333" st_id="186" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3334" st_id="186" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3335" st_id="186" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3336" st_id="186" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3337" st_id="186" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3338" st_id="187" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3339" st_id="187" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3340" st_id="187" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3341" st_id="187" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3342" st_id="187" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3343" st_id="187" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3344" st_id="187" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3345" st_id="187" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3346" st_id="187" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3347" st_id="187" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3348" st_id="187" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3349" st_id="187" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3350" st_id="187" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3351" st_id="187" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3352" st_id="187" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3353" st_id="187" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3354" st_id="187" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3355" st_id="187" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3356" st_id="187" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3357" st_id="188" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3358" st_id="188" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3359" st_id="188" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3360" st_id="188" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3361" st_id="188" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3362" st_id="188" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3363" st_id="188" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3364" st_id="188" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:385 %gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_20, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="3365" st_id="188" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3366" st_id="188" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3367" st_id="188" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3368" st_id="188" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3369" st_id="188" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3370" st_id="188" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3371" st_id="188" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3372" st_id="188" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3373" st_id="188" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3374" st_id="188" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3375" st_id="188" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3376" st_id="189" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3377" st_id="189" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3378" st_id="189" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3379" st_id="189" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3380" st_id="189" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3381" st_id="189" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3382" st_id="189" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3383" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:386 %gmem_addr_20_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_20

]]></Node>
<StgValue><ssdm name="gmem_addr_20_read"/></StgValue>
</operation>

<operation id="3384" st_id="189" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3385" st_id="189" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3386" st_id="189" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3387" st_id="189" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3388" st_id="189" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3389" st_id="189" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3390" st_id="189" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3391" st_id="189" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3392" st_id="189" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3393" st_id="189" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3394" st_id="189" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3395" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:607 %add_ln19_61 = add i16 %phi_mul_load, i16 248

]]></Node>
<StgValue><ssdm name="add_ln19_61"/></StgValue>
</operation>

<operation id="3396" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:608 %zext_ln19_65 = zext i16 %add_ln19_61

]]></Node>
<StgValue><ssdm name="zext_ln19_65"/></StgValue>
</operation>

<operation id="3397" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:609 %add_ln19_62 = add i64 %zext_ln19_65, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_62"/></StgValue>
</operation>

<operation id="3398" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:610 %trunc_ln19_64 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_62, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_64"/></StgValue>
</operation>

<operation id="3399" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:615 %trunc_ln19_113 = trunc i64 %add_ln19_62

]]></Node>
<StgValue><ssdm name="trunc_ln19_113"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3400" st_id="190" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:264 %mul20_11 = dmul i64 %mul20_10, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="mul20_11"/></StgValue>
</operation>

<operation id="3401" st_id="190" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:282 %tmp_13 = dexp i64 @llvm.exp.f64, i64 %add17_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3402" st_id="190" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3403" st_id="190" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3404" st_id="190" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:338 %add17_15 = dadd i64 %mul2_read, i64 %mul16_15

]]></Node>
<StgValue><ssdm name="add17_15"/></StgValue>
</operation>

<operation id="3405" st_id="190" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:356 %mul16_16 = dmul i64 %mul15_16, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_16"/></StgValue>
</operation>

<operation id="3406" st_id="190" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:374 %mul15_17 = dmul i64 %bitcast_ln19_19, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_17"/></StgValue>
</operation>

<operation id="3407" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:388 %shl_ln19_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_79, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_19"/></StgValue>
</operation>

<operation id="3408" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:389 %zext_ln19_40 = zext i8 %shl_ln19_19

]]></Node>
<StgValue><ssdm name="zext_ln19_40"/></StgValue>
</operation>

<operation id="3409" st_id="190" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:390 %lshr_ln19_20 = lshr i256 %gmem_addr_20_read, i256 %zext_ln19_40

]]></Node>
<StgValue><ssdm name="lshr_ln19_20"/></StgValue>
</operation>

<operation id="3410" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:391 %trunc_ln19_81 = trunc i256 %lshr_ln19_20

]]></Node>
<StgValue><ssdm name="trunc_ln19_81"/></StgValue>
</operation>

<operation id="3411" st_id="190" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3412" st_id="190" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3413" st_id="190" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3414" st_id="190" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3415" st_id="190" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3416" st_id="190" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3417" st_id="190" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3418" st_id="190" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3419" st_id="190" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3420" st_id="190" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3421" st_id="190" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3422" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:611 %sext_ln19_32 = sext i59 %trunc_ln19_64

]]></Node>
<StgValue><ssdm name="sext_ln19_32"/></StgValue>
</operation>

<operation id="3423" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:612 %gmem_addr_32 = getelementptr i256 %gmem, i64 %sext_ln19_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="3424" st_id="190" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3425" st_id="191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3426" st_id="191" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3427" st_id="191" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3428" st_id="191" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3429" st_id="191" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3430" st_id="191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3431" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:392 %bitcast_ln19_20 = bitcast i64 %trunc_ln19_81

]]></Node>
<StgValue><ssdm name="bitcast_ln19_20"/></StgValue>
</operation>

<operation id="3432" st_id="191" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3433" st_id="191" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3434" st_id="191" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3435" st_id="191" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3436" st_id="191" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3437" st_id="191" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3438" st_id="191" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3439" st_id="191" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3440" st_id="191" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3441" st_id="191" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3442" st_id="191" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3443" st_id="191" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3444" st_id="191" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3445" st_id="192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3446" st_id="192" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3447" st_id="192" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3448" st_id="192" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3449" st_id="192" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3450" st_id="192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3451" st_id="192" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3452" st_id="192" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3453" st_id="192" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3454" st_id="192" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3455" st_id="192" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3456" st_id="192" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3457" st_id="192" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3458" st_id="192" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3459" st_id="192" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3460" st_id="192" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3461" st_id="192" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3462" st_id="192" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3463" st_id="192" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3464" st_id="193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3465" st_id="193" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3466" st_id="193" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3467" st_id="193" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3468" st_id="193" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3469" st_id="193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3470" st_id="193" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3471" st_id="193" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3472" st_id="193" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3473" st_id="193" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3474" st_id="193" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3475" st_id="193" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3476" st_id="193" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3477" st_id="193" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3478" st_id="193" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3479" st_id="193" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3480" st_id="193" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3481" st_id="193" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3482" st_id="193" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3483" st_id="194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3484" st_id="194" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3485" st_id="194" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3486" st_id="194" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3487" st_id="194" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3488" st_id="194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3489" st_id="194" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3490" st_id="194" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:404 %gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_21, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>

<operation id="3491" st_id="194" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3492" st_id="194" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3493" st_id="194" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3494" st_id="194" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3495" st_id="194" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3496" st_id="194" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3497" st_id="194" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3498" st_id="194" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3499" st_id="194" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3500" st_id="194" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3501" st_id="194" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3502" st_id="195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3503" st_id="195" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3504" st_id="195" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3505" st_id="195" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3506" st_id="195" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3507" st_id="195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3508" st_id="195" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3509" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:405 %gmem_addr_21_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_21

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="3510" st_id="195" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3511" st_id="195" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3512" st_id="195" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3513" st_id="195" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3514" st_id="195" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3515" st_id="195" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3516" st_id="195" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3517" st_id="195" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3518" st_id="195" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3519" st_id="195" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3520" st_id="195" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3521" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:626 %add_ln19_63 = add i16 %phi_mul_load, i16 256

]]></Node>
<StgValue><ssdm name="add_ln19_63"/></StgValue>
</operation>

<operation id="3522" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:627 %zext_ln19_67 = zext i16 %add_ln19_63

]]></Node>
<StgValue><ssdm name="zext_ln19_67"/></StgValue>
</operation>

<operation id="3523" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:628 %add_ln19_64 = add i64 %zext_ln19_67, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_64"/></StgValue>
</operation>

<operation id="3524" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:629 %trunc_ln19_66 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_64, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_66"/></StgValue>
</operation>

<operation id="3525" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:634 %trunc_ln19_115 = trunc i64 %add_ln19_64

]]></Node>
<StgValue><ssdm name="trunc_ln19_115"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3526" st_id="196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:283 %mul20_12 = dmul i64 %mul20_11, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="mul20_12"/></StgValue>
</operation>

<operation id="3527" st_id="196" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:301 %tmp_14 = dexp i64 @llvm.exp.f64, i64 %add17_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="3528" st_id="196" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3529" st_id="196" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3530" st_id="196" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:357 %add17_16 = dadd i64 %mul2_read, i64 %mul16_16

]]></Node>
<StgValue><ssdm name="add17_16"/></StgValue>
</operation>

<operation id="3531" st_id="196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:375 %mul16_17 = dmul i64 %mul15_17, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_17"/></StgValue>
</operation>

<operation id="3532" st_id="196" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:393 %mul15_18 = dmul i64 %bitcast_ln19_20, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_18"/></StgValue>
</operation>

<operation id="3533" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:407 %shl_ln19_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_83, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_20"/></StgValue>
</operation>

<operation id="3534" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:408 %zext_ln19_42 = zext i8 %shl_ln19_20

]]></Node>
<StgValue><ssdm name="zext_ln19_42"/></StgValue>
</operation>

<operation id="3535" st_id="196" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:409 %lshr_ln19_21 = lshr i256 %gmem_addr_21_read, i256 %zext_ln19_42

]]></Node>
<StgValue><ssdm name="lshr_ln19_21"/></StgValue>
</operation>

<operation id="3536" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:410 %trunc_ln19_85 = trunc i256 %lshr_ln19_21

]]></Node>
<StgValue><ssdm name="trunc_ln19_85"/></StgValue>
</operation>

<operation id="3537" st_id="196" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3538" st_id="196" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3539" st_id="196" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3540" st_id="196" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3541" st_id="196" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3542" st_id="196" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3543" st_id="196" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3544" st_id="196" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3545" st_id="196" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3546" st_id="196" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3547" st_id="196" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3548" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:630 %sext_ln19_33 = sext i59 %trunc_ln19_66

]]></Node>
<StgValue><ssdm name="sext_ln19_33"/></StgValue>
</operation>

<operation id="3549" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:631 %gmem_addr_33 = getelementptr i256 %gmem, i64 %sext_ln19_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="3550" st_id="196" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3551" st_id="197" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3552" st_id="197" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3553" st_id="197" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3554" st_id="197" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3555" st_id="197" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3556" st_id="197" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3557" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:411 %bitcast_ln19_21 = bitcast i64 %trunc_ln19_85

]]></Node>
<StgValue><ssdm name="bitcast_ln19_21"/></StgValue>
</operation>

<operation id="3558" st_id="197" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3559" st_id="197" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3560" st_id="197" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3561" st_id="197" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3562" st_id="197" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3563" st_id="197" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3564" st_id="197" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3565" st_id="197" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3566" st_id="197" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3567" st_id="197" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3568" st_id="197" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3569" st_id="197" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3570" st_id="197" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3571" st_id="198" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3572" st_id="198" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3573" st_id="198" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3574" st_id="198" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3575" st_id="198" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3576" st_id="198" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3577" st_id="198" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3578" st_id="198" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3579" st_id="198" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3580" st_id="198" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3581" st_id="198" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3582" st_id="198" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3583" st_id="198" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3584" st_id="198" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3585" st_id="198" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3586" st_id="198" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3587" st_id="198" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3588" st_id="198" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3589" st_id="198" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3590" st_id="199" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3591" st_id="199" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3592" st_id="199" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3593" st_id="199" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3594" st_id="199" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3595" st_id="199" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3596" st_id="199" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3597" st_id="199" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3598" st_id="199" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3599" st_id="199" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3600" st_id="199" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3601" st_id="199" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3602" st_id="199" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3603" st_id="199" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3604" st_id="199" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3605" st_id="199" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3606" st_id="199" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3607" st_id="199" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3608" st_id="199" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3609" st_id="200" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3610" st_id="200" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3611" st_id="200" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3612" st_id="200" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3613" st_id="200" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3614" st_id="200" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3615" st_id="200" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3616" st_id="200" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:423 %gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_22, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="3617" st_id="200" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3618" st_id="200" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3619" st_id="200" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3620" st_id="200" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3621" st_id="200" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3622" st_id="200" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3623" st_id="200" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3624" st_id="200" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3625" st_id="200" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3626" st_id="200" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3627" st_id="200" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3628" st_id="201" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3629" st_id="201" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3630" st_id="201" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3631" st_id="201" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3632" st_id="201" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3633" st_id="201" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3634" st_id="201" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3635" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:424 %gmem_addr_22_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_22

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>

<operation id="3636" st_id="201" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3637" st_id="201" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3638" st_id="201" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3639" st_id="201" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3640" st_id="201" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3641" st_id="201" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3642" st_id="201" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3643" st_id="201" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3644" st_id="201" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3645" st_id="201" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3646" st_id="201" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3647" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:645 %add_ln19_65 = add i16 %phi_mul_load, i16 264

]]></Node>
<StgValue><ssdm name="add_ln19_65"/></StgValue>
</operation>

<operation id="3648" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:646 %zext_ln19_69 = zext i16 %add_ln19_65

]]></Node>
<StgValue><ssdm name="zext_ln19_69"/></StgValue>
</operation>

<operation id="3649" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:647 %add_ln19_66 = add i64 %zext_ln19_69, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_66"/></StgValue>
</operation>

<operation id="3650" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:648 %trunc_ln19_68 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_66, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_68"/></StgValue>
</operation>

<operation id="3651" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:653 %trunc_ln19_117 = trunc i64 %add_ln19_66

]]></Node>
<StgValue><ssdm name="trunc_ln19_117"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3652" st_id="202" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:302 %mul20_13 = dmul i64 %mul20_12, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="mul20_13"/></StgValue>
</operation>

<operation id="3653" st_id="202" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:320 %tmp_15 = dexp i64 @llvm.exp.f64, i64 %add17_14

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="3654" st_id="202" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3655" st_id="202" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3656" st_id="202" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:376 %add17_17 = dadd i64 %mul2_read, i64 %mul16_17

]]></Node>
<StgValue><ssdm name="add17_17"/></StgValue>
</operation>

<operation id="3657" st_id="202" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:394 %mul16_18 = dmul i64 %mul15_18, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_18"/></StgValue>
</operation>

<operation id="3658" st_id="202" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:412 %mul15_19 = dmul i64 %bitcast_ln19_21, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_19"/></StgValue>
</operation>

<operation id="3659" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:426 %shl_ln19_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_87, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_21"/></StgValue>
</operation>

<operation id="3660" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:427 %zext_ln19_44 = zext i8 %shl_ln19_21

]]></Node>
<StgValue><ssdm name="zext_ln19_44"/></StgValue>
</operation>

<operation id="3661" st_id="202" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:428 %lshr_ln19_22 = lshr i256 %gmem_addr_22_read, i256 %zext_ln19_44

]]></Node>
<StgValue><ssdm name="lshr_ln19_22"/></StgValue>
</operation>

<operation id="3662" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:429 %trunc_ln19_89 = trunc i256 %lshr_ln19_22

]]></Node>
<StgValue><ssdm name="trunc_ln19_89"/></StgValue>
</operation>

<operation id="3663" st_id="202" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3664" st_id="202" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3665" st_id="202" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3666" st_id="202" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3667" st_id="202" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3668" st_id="202" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3669" st_id="202" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3670" st_id="202" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3671" st_id="202" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3672" st_id="202" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3673" st_id="202" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3674" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:649 %sext_ln19_34 = sext i59 %trunc_ln19_68

]]></Node>
<StgValue><ssdm name="sext_ln19_34"/></StgValue>
</operation>

<operation id="3675" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:650 %gmem_addr_34 = getelementptr i256 %gmem, i64 %sext_ln19_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="3676" st_id="202" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3677" st_id="203" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3678" st_id="203" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3679" st_id="203" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3680" st_id="203" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3681" st_id="203" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3682" st_id="203" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3683" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:430 %bitcast_ln19_22 = bitcast i64 %trunc_ln19_89

]]></Node>
<StgValue><ssdm name="bitcast_ln19_22"/></StgValue>
</operation>

<operation id="3684" st_id="203" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3685" st_id="203" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3686" st_id="203" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3687" st_id="203" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3688" st_id="203" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3689" st_id="203" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3690" st_id="203" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3691" st_id="203" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3692" st_id="203" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3693" st_id="203" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3694" st_id="203" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3695" st_id="203" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3696" st_id="203" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3697" st_id="204" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3698" st_id="204" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3699" st_id="204" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3700" st_id="204" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3701" st_id="204" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3702" st_id="204" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3703" st_id="204" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3704" st_id="204" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3705" st_id="204" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3706" st_id="204" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3707" st_id="204" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3708" st_id="204" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3709" st_id="204" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3710" st_id="204" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3711" st_id="204" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3712" st_id="204" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3713" st_id="204" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3714" st_id="204" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3715" st_id="204" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3716" st_id="205" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3717" st_id="205" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3718" st_id="205" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3719" st_id="205" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3720" st_id="205" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3721" st_id="205" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3722" st_id="205" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3723" st_id="205" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3724" st_id="205" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3725" st_id="205" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3726" st_id="205" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3727" st_id="205" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3728" st_id="205" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3729" st_id="205" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3730" st_id="205" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3731" st_id="205" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3732" st_id="205" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3733" st_id="205" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3734" st_id="205" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3735" st_id="206" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3736" st_id="206" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3737" st_id="206" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3738" st_id="206" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3739" st_id="206" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3740" st_id="206" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3741" st_id="206" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3742" st_id="206" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:442 %gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_23, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>

<operation id="3743" st_id="206" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3744" st_id="206" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3745" st_id="206" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3746" st_id="206" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3747" st_id="206" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3748" st_id="206" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3749" st_id="206" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3750" st_id="206" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3751" st_id="206" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3752" st_id="206" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3753" st_id="206" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3754" st_id="207" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3755" st_id="207" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3756" st_id="207" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3757" st_id="207" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3758" st_id="207" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3759" st_id="207" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3760" st_id="207" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3761" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:443 %gmem_addr_23_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_23

]]></Node>
<StgValue><ssdm name="gmem_addr_23_read"/></StgValue>
</operation>

<operation id="3762" st_id="207" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3763" st_id="207" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3764" st_id="207" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3765" st_id="207" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3766" st_id="207" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3767" st_id="207" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3768" st_id="207" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3769" st_id="207" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3770" st_id="207" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3771" st_id="207" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3772" st_id="207" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3773" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:664 %add_ln19_67 = add i16 %phi_mul_load, i16 272

]]></Node>
<StgValue><ssdm name="add_ln19_67"/></StgValue>
</operation>

<operation id="3774" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:665 %zext_ln19_71 = zext i16 %add_ln19_67

]]></Node>
<StgValue><ssdm name="zext_ln19_71"/></StgValue>
</operation>

<operation id="3775" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:666 %add_ln19_68 = add i64 %zext_ln19_71, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_68"/></StgValue>
</operation>

<operation id="3776" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:667 %trunc_ln19_70 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_68, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_70"/></StgValue>
</operation>

<operation id="3777" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:672 %trunc_ln19_119 = trunc i64 %add_ln19_68

]]></Node>
<StgValue><ssdm name="trunc_ln19_119"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3778" st_id="208" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:321 %mul20_14 = dmul i64 %mul20_13, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="mul20_14"/></StgValue>
</operation>

<operation id="3779" st_id="208" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:339 %tmp_16 = dexp i64 @llvm.exp.f64, i64 %add17_15

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="3780" st_id="208" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3781" st_id="208" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3782" st_id="208" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:395 %add17_18 = dadd i64 %mul2_read, i64 %mul16_18

]]></Node>
<StgValue><ssdm name="add17_18"/></StgValue>
</operation>

<operation id="3783" st_id="208" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:413 %mul16_19 = dmul i64 %mul15_19, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_19"/></StgValue>
</operation>

<operation id="3784" st_id="208" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:431 %mul15_20 = dmul i64 %bitcast_ln19_22, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_20"/></StgValue>
</operation>

<operation id="3785" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:445 %shl_ln19_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_91, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_22"/></StgValue>
</operation>

<operation id="3786" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:446 %zext_ln19_46 = zext i8 %shl_ln19_22

]]></Node>
<StgValue><ssdm name="zext_ln19_46"/></StgValue>
</operation>

<operation id="3787" st_id="208" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:447 %lshr_ln19_23 = lshr i256 %gmem_addr_23_read, i256 %zext_ln19_46

]]></Node>
<StgValue><ssdm name="lshr_ln19_23"/></StgValue>
</operation>

<operation id="3788" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:448 %trunc_ln19_93 = trunc i256 %lshr_ln19_23

]]></Node>
<StgValue><ssdm name="trunc_ln19_93"/></StgValue>
</operation>

<operation id="3789" st_id="208" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3790" st_id="208" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3791" st_id="208" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3792" st_id="208" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3793" st_id="208" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3794" st_id="208" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3795" st_id="208" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3796" st_id="208" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3797" st_id="208" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3798" st_id="208" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3799" st_id="208" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3800" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:668 %sext_ln19_35 = sext i59 %trunc_ln19_70

]]></Node>
<StgValue><ssdm name="sext_ln19_35"/></StgValue>
</operation>

<operation id="3801" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:669 %gmem_addr_35 = getelementptr i256 %gmem, i64 %sext_ln19_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="3802" st_id="208" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3803" st_id="209" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3804" st_id="209" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3805" st_id="209" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3806" st_id="209" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3807" st_id="209" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3808" st_id="209" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3809" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:449 %bitcast_ln19_23 = bitcast i64 %trunc_ln19_93

]]></Node>
<StgValue><ssdm name="bitcast_ln19_23"/></StgValue>
</operation>

<operation id="3810" st_id="209" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3811" st_id="209" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3812" st_id="209" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3813" st_id="209" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3814" st_id="209" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3815" st_id="209" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3816" st_id="209" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3817" st_id="209" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3818" st_id="209" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3819" st_id="209" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3820" st_id="209" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3821" st_id="209" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3822" st_id="209" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3823" st_id="210" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3824" st_id="210" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3825" st_id="210" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3826" st_id="210" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3827" st_id="210" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3828" st_id="210" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3829" st_id="210" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3830" st_id="210" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3831" st_id="210" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3832" st_id="210" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3833" st_id="210" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3834" st_id="210" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3835" st_id="210" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3836" st_id="210" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3837" st_id="210" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3838" st_id="210" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3839" st_id="210" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3840" st_id="210" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3841" st_id="210" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3842" st_id="211" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3843" st_id="211" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3844" st_id="211" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3845" st_id="211" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3846" st_id="211" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3847" st_id="211" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3848" st_id="211" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3849" st_id="211" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3850" st_id="211" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3851" st_id="211" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3852" st_id="211" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3853" st_id="211" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3854" st_id="211" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3855" st_id="211" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3856" st_id="211" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3857" st_id="211" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3858" st_id="211" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3859" st_id="211" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3860" st_id="211" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3861" st_id="212" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3862" st_id="212" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3863" st_id="212" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3864" st_id="212" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3865" st_id="212" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3866" st_id="212" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3867" st_id="212" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3868" st_id="212" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:461 %gmem_load_24_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_24, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="3869" st_id="212" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3870" st_id="212" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3871" st_id="212" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3872" st_id="212" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3873" st_id="212" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3874" st_id="212" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3875" st_id="212" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3876" st_id="212" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3877" st_id="212" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3878" st_id="212" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3879" st_id="212" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3880" st_id="213" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3881" st_id="213" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3882" st_id="213" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3883" st_id="213" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3884" st_id="213" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3885" st_id="213" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3886" st_id="213" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3887" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:462 %gmem_addr_24_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_24

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="3888" st_id="213" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3889" st_id="213" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3890" st_id="213" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3891" st_id="213" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3892" st_id="213" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3893" st_id="213" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3894" st_id="213" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3895" st_id="213" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3896" st_id="213" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3897" st_id="213" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3898" st_id="213" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="3899" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:683 %add_ln19_69 = add i16 %phi_mul_load, i16 280

]]></Node>
<StgValue><ssdm name="add_ln19_69"/></StgValue>
</operation>

<operation id="3900" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:684 %zext_ln19_73 = zext i16 %add_ln19_69

]]></Node>
<StgValue><ssdm name="zext_ln19_73"/></StgValue>
</operation>

<operation id="3901" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:685 %add_ln19_70 = add i64 %zext_ln19_73, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_70"/></StgValue>
</operation>

<operation id="3902" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:686 %trunc_ln19_72 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_70, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_72"/></StgValue>
</operation>

<operation id="3903" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:691 %trunc_ln19_121 = trunc i64 %add_ln19_70

]]></Node>
<StgValue><ssdm name="trunc_ln19_121"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3904" st_id="214" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:340 %mul20_15 = dmul i64 %mul20_14, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="mul20_15"/></StgValue>
</operation>

<operation id="3905" st_id="214" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:358 %tmp_17 = dexp i64 @llvm.exp.f64, i64 %add17_16

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="3906" st_id="214" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3907" st_id="214" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3908" st_id="214" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:414 %add17_19 = dadd i64 %mul2_read, i64 %mul16_19

]]></Node>
<StgValue><ssdm name="add17_19"/></StgValue>
</operation>

<operation id="3909" st_id="214" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:432 %mul16_20 = dmul i64 %mul15_20, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_20"/></StgValue>
</operation>

<operation id="3910" st_id="214" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:450 %mul15_21 = dmul i64 %bitcast_ln19_23, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_21"/></StgValue>
</operation>

<operation id="3911" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:464 %shl_ln19_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_95, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_23"/></StgValue>
</operation>

<operation id="3912" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:465 %zext_ln19_48 = zext i8 %shl_ln19_23

]]></Node>
<StgValue><ssdm name="zext_ln19_48"/></StgValue>
</operation>

<operation id="3913" st_id="214" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:466 %lshr_ln19_24 = lshr i256 %gmem_addr_24_read, i256 %zext_ln19_48

]]></Node>
<StgValue><ssdm name="lshr_ln19_24"/></StgValue>
</operation>

<operation id="3914" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:467 %trunc_ln19_97 = trunc i256 %lshr_ln19_24

]]></Node>
<StgValue><ssdm name="trunc_ln19_97"/></StgValue>
</operation>

<operation id="3915" st_id="214" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3916" st_id="214" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3917" st_id="214" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3918" st_id="214" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3919" st_id="214" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3920" st_id="214" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3921" st_id="214" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3922" st_id="214" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3923" st_id="214" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3924" st_id="214" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3925" st_id="214" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="3926" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:687 %sext_ln19_36 = sext i59 %trunc_ln19_72

]]></Node>
<StgValue><ssdm name="sext_ln19_36"/></StgValue>
</operation>

<operation id="3927" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:688 %gmem_addr_36 = getelementptr i256 %gmem, i64 %sext_ln19_36

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="3928" st_id="214" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3929" st_id="215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="3930" st_id="215" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3931" st_id="215" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3932" st_id="215" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3933" st_id="215" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="3934" st_id="215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="3935" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:468 %bitcast_ln19_24 = bitcast i64 %trunc_ln19_97

]]></Node>
<StgValue><ssdm name="bitcast_ln19_24"/></StgValue>
</operation>

<operation id="3936" st_id="215" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="3937" st_id="215" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3938" st_id="215" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3939" st_id="215" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3940" st_id="215" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3941" st_id="215" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3942" st_id="215" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3943" st_id="215" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3944" st_id="215" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3945" st_id="215" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3946" st_id="215" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3947" st_id="215" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="3948" st_id="215" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3949" st_id="216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="3950" st_id="216" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3951" st_id="216" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3952" st_id="216" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3953" st_id="216" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="3954" st_id="216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="3955" st_id="216" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="3956" st_id="216" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3957" st_id="216" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3958" st_id="216" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3959" st_id="216" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3960" st_id="216" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3961" st_id="216" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3962" st_id="216" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3963" st_id="216" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3964" st_id="216" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3965" st_id="216" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3966" st_id="216" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="3967" st_id="216" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3968" st_id="217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="3969" st_id="217" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3970" st_id="217" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3971" st_id="217" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3972" st_id="217" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="3973" st_id="217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="3974" st_id="217" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="3975" st_id="217" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3976" st_id="217" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3977" st_id="217" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3978" st_id="217" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3979" st_id="217" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3980" st_id="217" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="3981" st_id="217" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="3982" st_id="217" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="3983" st_id="217" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="3984" st_id="217" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="3985" st_id="217" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="3986" st_id="217" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3987" st_id="218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="3988" st_id="218" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="3989" st_id="218" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="3990" st_id="218" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="3991" st_id="218" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="3992" st_id="218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="3993" st_id="218" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="3994" st_id="218" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:480 %gmem_load_25_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_25, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>

<operation id="3995" st_id="218" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="3996" st_id="218" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="3997" st_id="218" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="3998" st_id="218" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="3999" st_id="218" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4000" st_id="218" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4001" st_id="218" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4002" st_id="218" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4003" st_id="218" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4004" st_id="218" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4005" st_id="218" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="4006" st_id="219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="4007" st_id="219" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="4008" st_id="219" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4009" st_id="219" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4010" st_id="219" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="4011" st_id="219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="4012" st_id="219" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="4013" st_id="219" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:481 %gmem_addr_25_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_25

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>

<operation id="4014" st_id="219" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4015" st_id="219" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4016" st_id="219" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4017" st_id="219" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4018" st_id="219" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4019" st_id="219" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4020" st_id="219" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4021" st_id="219" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4022" st_id="219" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4023" st_id="219" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4024" st_id="219" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4025" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:702 %add_ln19_71 = add i16 %phi_mul_load, i16 288

]]></Node>
<StgValue><ssdm name="add_ln19_71"/></StgValue>
</operation>

<operation id="4026" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:703 %zext_ln19_75 = zext i16 %add_ln19_71

]]></Node>
<StgValue><ssdm name="zext_ln19_75"/></StgValue>
</operation>

<operation id="4027" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:704 %add_ln19_72 = add i64 %zext_ln19_75, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_72"/></StgValue>
</operation>

<operation id="4028" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:705 %trunc_ln19_74 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_72, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_74"/></StgValue>
</operation>

<operation id="4029" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:710 %trunc_ln19_123 = trunc i64 %add_ln19_72

]]></Node>
<StgValue><ssdm name="trunc_ln19_123"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="4030" st_id="220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:359 %mul20_16 = dmul i64 %mul20_15, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="mul20_16"/></StgValue>
</operation>

<operation id="4031" st_id="220" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:377 %tmp_18 = dexp i64 @llvm.exp.f64, i64 %add17_17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="4032" st_id="220" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4033" st_id="220" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4034" st_id="220" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:433 %add17_20 = dadd i64 %mul2_read, i64 %mul16_20

]]></Node>
<StgValue><ssdm name="add17_20"/></StgValue>
</operation>

<operation id="4035" st_id="220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:451 %mul16_21 = dmul i64 %mul15_21, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_21"/></StgValue>
</operation>

<operation id="4036" st_id="220" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:469 %mul15_22 = dmul i64 %bitcast_ln19_24, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_22"/></StgValue>
</operation>

<operation id="4037" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:483 %shl_ln19_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_99, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_24"/></StgValue>
</operation>

<operation id="4038" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:484 %zext_ln19_52 = zext i8 %shl_ln19_24

]]></Node>
<StgValue><ssdm name="zext_ln19_52"/></StgValue>
</operation>

<operation id="4039" st_id="220" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:485 %lshr_ln19_25 = lshr i256 %gmem_addr_25_read, i256 %zext_ln19_52

]]></Node>
<StgValue><ssdm name="lshr_ln19_25"/></StgValue>
</operation>

<operation id="4040" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:486 %trunc_ln19_100 = trunc i256 %lshr_ln19_25

]]></Node>
<StgValue><ssdm name="trunc_ln19_100"/></StgValue>
</operation>

<operation id="4041" st_id="220" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4042" st_id="220" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4043" st_id="220" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4044" st_id="220" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4045" st_id="220" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4046" st_id="220" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4047" st_id="220" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4048" st_id="220" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4049" st_id="220" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4050" st_id="220" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4051" st_id="220" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4052" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:706 %sext_ln19_37 = sext i59 %trunc_ln19_74

]]></Node>
<StgValue><ssdm name="sext_ln19_37"/></StgValue>
</operation>

<operation id="4053" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:707 %gmem_addr_37 = getelementptr i256 %gmem, i64 %sext_ln19_37

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="4054" st_id="220" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="4055" st_id="221" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4056" st_id="221" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4057" st_id="221" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4058" st_id="221" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4059" st_id="221" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4060" st_id="221" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4061" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:487 %bitcast_ln19_25 = bitcast i64 %trunc_ln19_100

]]></Node>
<StgValue><ssdm name="bitcast_ln19_25"/></StgValue>
</operation>

<operation id="4062" st_id="221" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4063" st_id="221" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4064" st_id="221" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4065" st_id="221" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4066" st_id="221" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4067" st_id="221" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4068" st_id="221" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4069" st_id="221" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4070" st_id="221" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4071" st_id="221" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4072" st_id="221" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4073" st_id="221" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4074" st_id="221" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="4075" st_id="222" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4076" st_id="222" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4077" st_id="222" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4078" st_id="222" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4079" st_id="222" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4080" st_id="222" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4081" st_id="222" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4082" st_id="222" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4083" st_id="222" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4084" st_id="222" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4085" st_id="222" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4086" st_id="222" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4087" st_id="222" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4088" st_id="222" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4089" st_id="222" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4090" st_id="222" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4091" st_id="222" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4092" st_id="222" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4093" st_id="222" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="4094" st_id="223" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4095" st_id="223" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4096" st_id="223" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4097" st_id="223" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4098" st_id="223" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4099" st_id="223" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4100" st_id="223" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4101" st_id="223" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4102" st_id="223" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4103" st_id="223" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4104" st_id="223" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4105" st_id="223" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4106" st_id="223" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4107" st_id="223" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4108" st_id="223" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4109" st_id="223" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4110" st_id="223" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4111" st_id="223" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4112" st_id="223" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="4113" st_id="224" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4114" st_id="224" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4115" st_id="224" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4116" st_id="224" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4117" st_id="224" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4118" st_id="224" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4119" st_id="224" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4120" st_id="224" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:499 %gmem_load_26_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_26, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="4121" st_id="224" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4122" st_id="224" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4123" st_id="224" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4124" st_id="224" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4125" st_id="224" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4126" st_id="224" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4127" st_id="224" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4128" st_id="224" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4129" st_id="224" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4130" st_id="224" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4131" st_id="224" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="4132" st_id="225" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4133" st_id="225" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4134" st_id="225" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4135" st_id="225" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4136" st_id="225" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4137" st_id="225" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4138" st_id="225" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4139" st_id="225" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:500 %gmem_addr_26_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_26

]]></Node>
<StgValue><ssdm name="gmem_addr_26_read"/></StgValue>
</operation>

<operation id="4140" st_id="225" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4141" st_id="225" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4142" st_id="225" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4143" st_id="225" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4144" st_id="225" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4145" st_id="225" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4146" st_id="225" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4147" st_id="225" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4148" st_id="225" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4149" st_id="225" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4150" st_id="225" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4151" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:721 %add_ln19_73 = add i16 %phi_mul_load, i16 296

]]></Node>
<StgValue><ssdm name="add_ln19_73"/></StgValue>
</operation>

<operation id="4152" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:722 %zext_ln19_77 = zext i16 %add_ln19_73

]]></Node>
<StgValue><ssdm name="zext_ln19_77"/></StgValue>
</operation>

<operation id="4153" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:723 %add_ln19_74 = add i64 %zext_ln19_77, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_74"/></StgValue>
</operation>

<operation id="4154" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:724 %trunc_ln19_76 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_74, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_76"/></StgValue>
</operation>

<operation id="4155" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:729 %trunc_ln19_125 = trunc i64 %add_ln19_74

]]></Node>
<StgValue><ssdm name="trunc_ln19_125"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="4156" st_id="226" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:378 %mul20_17 = dmul i64 %mul20_16, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="mul20_17"/></StgValue>
</operation>

<operation id="4157" st_id="226" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:396 %tmp_19 = dexp i64 @llvm.exp.f64, i64 %add17_18

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="4158" st_id="226" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4159" st_id="226" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4160" st_id="226" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:452 %add17_21 = dadd i64 %mul2_read, i64 %mul16_21

]]></Node>
<StgValue><ssdm name="add17_21"/></StgValue>
</operation>

<operation id="4161" st_id="226" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:470 %mul16_22 = dmul i64 %mul15_22, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_22"/></StgValue>
</operation>

<operation id="4162" st_id="226" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:488 %mul15_23 = dmul i64 %bitcast_ln19_25, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_23"/></StgValue>
</operation>

<operation id="4163" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:502 %shl_ln19_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_101, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_25"/></StgValue>
</operation>

<operation id="4164" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:503 %zext_ln19_54 = zext i8 %shl_ln19_25

]]></Node>
<StgValue><ssdm name="zext_ln19_54"/></StgValue>
</operation>

<operation id="4165" st_id="226" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:504 %lshr_ln19_26 = lshr i256 %gmem_addr_26_read, i256 %zext_ln19_54

]]></Node>
<StgValue><ssdm name="lshr_ln19_26"/></StgValue>
</operation>

<operation id="4166" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:505 %trunc_ln19_102 = trunc i256 %lshr_ln19_26

]]></Node>
<StgValue><ssdm name="trunc_ln19_102"/></StgValue>
</operation>

<operation id="4167" st_id="226" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4168" st_id="226" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4169" st_id="226" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4170" st_id="226" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4171" st_id="226" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4172" st_id="226" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4173" st_id="226" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4174" st_id="226" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4175" st_id="226" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4176" st_id="226" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4177" st_id="226" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4178" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:725 %sext_ln19_38 = sext i59 %trunc_ln19_76

]]></Node>
<StgValue><ssdm name="sext_ln19_38"/></StgValue>
</operation>

<operation id="4179" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:726 %gmem_addr_38 = getelementptr i256 %gmem, i64 %sext_ln19_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="4180" st_id="226" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="4181" st_id="227" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4182" st_id="227" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4183" st_id="227" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4184" st_id="227" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4185" st_id="227" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4186" st_id="227" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4187" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:506 %bitcast_ln19_26 = bitcast i64 %trunc_ln19_102

]]></Node>
<StgValue><ssdm name="bitcast_ln19_26"/></StgValue>
</operation>

<operation id="4188" st_id="227" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4189" st_id="227" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4190" st_id="227" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4191" st_id="227" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4192" st_id="227" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4193" st_id="227" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4194" st_id="227" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4195" st_id="227" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4196" st_id="227" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4197" st_id="227" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4198" st_id="227" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4199" st_id="227" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4200" st_id="227" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="4201" st_id="228" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4202" st_id="228" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4203" st_id="228" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4204" st_id="228" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4205" st_id="228" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4206" st_id="228" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4207" st_id="228" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4208" st_id="228" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4209" st_id="228" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4210" st_id="228" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4211" st_id="228" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4212" st_id="228" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4213" st_id="228" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4214" st_id="228" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4215" st_id="228" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4216" st_id="228" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4217" st_id="228" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4218" st_id="228" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4219" st_id="228" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="4220" st_id="229" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4221" st_id="229" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4222" st_id="229" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4223" st_id="229" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4224" st_id="229" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4225" st_id="229" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4226" st_id="229" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4227" st_id="229" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4228" st_id="229" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4229" st_id="229" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4230" st_id="229" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4231" st_id="229" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4232" st_id="229" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4233" st_id="229" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4234" st_id="229" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4235" st_id="229" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4236" st_id="229" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4237" st_id="229" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4238" st_id="229" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="4239" st_id="230" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4240" st_id="230" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4241" st_id="230" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4242" st_id="230" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4243" st_id="230" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4244" st_id="230" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4245" st_id="230" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4246" st_id="230" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:518 %gmem_load_27_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_27, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>

<operation id="4247" st_id="230" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4248" st_id="230" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4249" st_id="230" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4250" st_id="230" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4251" st_id="230" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4252" st_id="230" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4253" st_id="230" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4254" st_id="230" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4255" st_id="230" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4256" st_id="230" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4257" st_id="230" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="4258" st_id="231" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4259" st_id="231" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4260" st_id="231" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4261" st_id="231" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4262" st_id="231" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4263" st_id="231" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4264" st_id="231" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4265" st_id="231" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:519 %gmem_addr_27_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_27

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="4266" st_id="231" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4267" st_id="231" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4268" st_id="231" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4269" st_id="231" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4270" st_id="231" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4271" st_id="231" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4272" st_id="231" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4273" st_id="231" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4274" st_id="231" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4275" st_id="231" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4276" st_id="231" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4277" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:740 %add_ln19_75 = add i16 %phi_mul_load, i16 304

]]></Node>
<StgValue><ssdm name="add_ln19_75"/></StgValue>
</operation>

<operation id="4278" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:741 %zext_ln19_79 = zext i16 %add_ln19_75

]]></Node>
<StgValue><ssdm name="zext_ln19_79"/></StgValue>
</operation>

<operation id="4279" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:742 %add_ln19_76 = add i64 %zext_ln19_79, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_76"/></StgValue>
</operation>

<operation id="4280" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:743 %trunc_ln19_78 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_76, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_78"/></StgValue>
</operation>

<operation id="4281" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:748 %trunc_ln19_127 = trunc i64 %add_ln19_76

]]></Node>
<StgValue><ssdm name="trunc_ln19_127"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="4282" st_id="232" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:397 %mul20_18 = dmul i64 %mul20_17, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="mul20_18"/></StgValue>
</operation>

<operation id="4283" st_id="232" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:415 %tmp_20 = dexp i64 @llvm.exp.f64, i64 %add17_19

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="4284" st_id="232" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4285" st_id="232" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4286" st_id="232" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:471 %add17_22 = dadd i64 %mul2_read, i64 %mul16_22

]]></Node>
<StgValue><ssdm name="add17_22"/></StgValue>
</operation>

<operation id="4287" st_id="232" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:489 %mul16_23 = dmul i64 %mul15_23, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_23"/></StgValue>
</operation>

<operation id="4288" st_id="232" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:507 %mul15_24 = dmul i64 %bitcast_ln19_26, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_24"/></StgValue>
</operation>

<operation id="4289" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:521 %shl_ln19_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_103, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_26"/></StgValue>
</operation>

<operation id="4290" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:522 %zext_ln19_56 = zext i8 %shl_ln19_26

]]></Node>
<StgValue><ssdm name="zext_ln19_56"/></StgValue>
</operation>

<operation id="4291" st_id="232" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:523 %lshr_ln19_27 = lshr i256 %gmem_addr_27_read, i256 %zext_ln19_56

]]></Node>
<StgValue><ssdm name="lshr_ln19_27"/></StgValue>
</operation>

<operation id="4292" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:524 %trunc_ln19_104 = trunc i256 %lshr_ln19_27

]]></Node>
<StgValue><ssdm name="trunc_ln19_104"/></StgValue>
</operation>

<operation id="4293" st_id="232" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4294" st_id="232" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4295" st_id="232" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4296" st_id="232" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4297" st_id="232" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4298" st_id="232" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4299" st_id="232" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4300" st_id="232" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4301" st_id="232" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4302" st_id="232" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4303" st_id="232" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4304" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:744 %sext_ln19_39 = sext i59 %trunc_ln19_78

]]></Node>
<StgValue><ssdm name="sext_ln19_39"/></StgValue>
</operation>

<operation id="4305" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:745 %gmem_addr_39 = getelementptr i256 %gmem, i64 %sext_ln19_39

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="4306" st_id="232" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="4307" st_id="233" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4308" st_id="233" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4309" st_id="233" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4310" st_id="233" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4311" st_id="233" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4312" st_id="233" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4313" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:525 %bitcast_ln19_27 = bitcast i64 %trunc_ln19_104

]]></Node>
<StgValue><ssdm name="bitcast_ln19_27"/></StgValue>
</operation>

<operation id="4314" st_id="233" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4315" st_id="233" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4316" st_id="233" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4317" st_id="233" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4318" st_id="233" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4319" st_id="233" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4320" st_id="233" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4321" st_id="233" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4322" st_id="233" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4323" st_id="233" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4324" st_id="233" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4325" st_id="233" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4326" st_id="233" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="4327" st_id="234" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4328" st_id="234" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4329" st_id="234" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4330" st_id="234" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4331" st_id="234" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4332" st_id="234" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4333" st_id="234" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4334" st_id="234" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4335" st_id="234" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4336" st_id="234" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4337" st_id="234" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4338" st_id="234" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4339" st_id="234" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4340" st_id="234" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4341" st_id="234" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4342" st_id="234" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4343" st_id="234" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4344" st_id="234" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4345" st_id="234" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4346" st_id="235" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4347" st_id="235" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4348" st_id="235" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4349" st_id="235" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4350" st_id="235" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4351" st_id="235" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4352" st_id="235" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4353" st_id="235" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4354" st_id="235" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4355" st_id="235" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4356" st_id="235" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4357" st_id="235" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4358" st_id="235" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4359" st_id="235" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4360" st_id="235" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4361" st_id="235" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4362" st_id="235" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4363" st_id="235" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4364" st_id="235" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4365" st_id="236" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4366" st_id="236" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4367" st_id="236" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4368" st_id="236" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4369" st_id="236" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4370" st_id="236" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4371" st_id="236" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4372" st_id="236" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:537 %gmem_load_28_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_28, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="4373" st_id="236" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4374" st_id="236" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4375" st_id="236" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4376" st_id="236" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4377" st_id="236" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4378" st_id="236" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4379" st_id="236" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4380" st_id="236" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4381" st_id="236" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4382" st_id="236" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4383" st_id="236" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4384" st_id="237" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4385" st_id="237" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4386" st_id="237" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4387" st_id="237" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4388" st_id="237" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4389" st_id="237" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4390" st_id="237" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4391" st_id="237" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:538 %gmem_addr_28_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_28

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>

<operation id="4392" st_id="237" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4393" st_id="237" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4394" st_id="237" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4395" st_id="237" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4396" st_id="237" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4397" st_id="237" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4398" st_id="237" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4399" st_id="237" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4400" st_id="237" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4401" st_id="237" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4402" st_id="237" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4403" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:759 %add_ln19_77 = add i16 %phi_mul_load, i16 312

]]></Node>
<StgValue><ssdm name="add_ln19_77"/></StgValue>
</operation>

<operation id="4404" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:760 %zext_ln19_81 = zext i16 %add_ln19_77

]]></Node>
<StgValue><ssdm name="zext_ln19_81"/></StgValue>
</operation>

<operation id="4405" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:761 %add_ln19_78 = add i64 %zext_ln19_81, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_78"/></StgValue>
</operation>

<operation id="4406" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:762 %trunc_ln19_80 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_78, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_80"/></StgValue>
</operation>

<operation id="4407" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:767 %trunc_ln19_129 = trunc i64 %add_ln19_78

]]></Node>
<StgValue><ssdm name="trunc_ln19_129"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4408" st_id="238" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:416 %mul20_19 = dmul i64 %mul20_18, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="mul20_19"/></StgValue>
</operation>

<operation id="4409" st_id="238" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:434 %tmp_21 = dexp i64 @llvm.exp.f64, i64 %add17_20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="4410" st_id="238" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4411" st_id="238" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4412" st_id="238" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:490 %add17_23 = dadd i64 %mul2_read, i64 %mul16_23

]]></Node>
<StgValue><ssdm name="add17_23"/></StgValue>
</operation>

<operation id="4413" st_id="238" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:508 %mul16_24 = dmul i64 %mul15_24, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_24"/></StgValue>
</operation>

<operation id="4414" st_id="238" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:526 %mul15_25 = dmul i64 %bitcast_ln19_27, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_25"/></StgValue>
</operation>

<operation id="4415" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:540 %shl_ln19_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_105, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_27"/></StgValue>
</operation>

<operation id="4416" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:541 %zext_ln19_58 = zext i8 %shl_ln19_27

]]></Node>
<StgValue><ssdm name="zext_ln19_58"/></StgValue>
</operation>

<operation id="4417" st_id="238" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:542 %lshr_ln19_28 = lshr i256 %gmem_addr_28_read, i256 %zext_ln19_58

]]></Node>
<StgValue><ssdm name="lshr_ln19_28"/></StgValue>
</operation>

<operation id="4418" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:543 %trunc_ln19_106 = trunc i256 %lshr_ln19_28

]]></Node>
<StgValue><ssdm name="trunc_ln19_106"/></StgValue>
</operation>

<operation id="4419" st_id="238" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4420" st_id="238" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4421" st_id="238" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4422" st_id="238" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4423" st_id="238" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4424" st_id="238" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4425" st_id="238" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4426" st_id="238" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4427" st_id="238" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4428" st_id="238" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4429" st_id="238" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4430" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:763 %sext_ln19_40 = sext i59 %trunc_ln19_80

]]></Node>
<StgValue><ssdm name="sext_ln19_40"/></StgValue>
</operation>

<operation id="4431" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:764 %gmem_addr_40 = getelementptr i256 %gmem, i64 %sext_ln19_40

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="4432" st_id="238" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="4433" st_id="239" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4434" st_id="239" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4435" st_id="239" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4436" st_id="239" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4437" st_id="239" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4438" st_id="239" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4439" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:544 %bitcast_ln19_28 = bitcast i64 %trunc_ln19_106

]]></Node>
<StgValue><ssdm name="bitcast_ln19_28"/></StgValue>
</operation>

<operation id="4440" st_id="239" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4441" st_id="239" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4442" st_id="239" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4443" st_id="239" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4444" st_id="239" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4445" st_id="239" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4446" st_id="239" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4447" st_id="239" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4448" st_id="239" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4449" st_id="239" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4450" st_id="239" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4451" st_id="239" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4452" st_id="239" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="4453" st_id="240" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4454" st_id="240" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4455" st_id="240" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4456" st_id="240" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4457" st_id="240" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4458" st_id="240" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4459" st_id="240" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4460" st_id="240" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4461" st_id="240" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4462" st_id="240" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4463" st_id="240" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4464" st_id="240" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4465" st_id="240" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4466" st_id="240" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4467" st_id="240" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4468" st_id="240" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4469" st_id="240" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4470" st_id="240" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4471" st_id="240" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="4472" st_id="241" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4473" st_id="241" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4474" st_id="241" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4475" st_id="241" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4476" st_id="241" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4477" st_id="241" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4478" st_id="241" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4479" st_id="241" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4480" st_id="241" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4481" st_id="241" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4482" st_id="241" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4483" st_id="241" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4484" st_id="241" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4485" st_id="241" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4486" st_id="241" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4487" st_id="241" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4488" st_id="241" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4489" st_id="241" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4490" st_id="241" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="4491" st_id="242" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4492" st_id="242" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4493" st_id="242" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4494" st_id="242" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4495" st_id="242" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4496" st_id="242" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4497" st_id="242" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4498" st_id="242" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:556 %gmem_load_29_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_29, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>

<operation id="4499" st_id="242" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4500" st_id="242" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4501" st_id="242" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4502" st_id="242" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4503" st_id="242" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4504" st_id="242" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4505" st_id="242" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4506" st_id="242" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4507" st_id="242" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4508" st_id="242" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4509" st_id="242" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4510" st_id="243" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4511" st_id="243" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4512" st_id="243" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4513" st_id="243" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4514" st_id="243" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4515" st_id="243" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4516" st_id="243" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4517" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:557 %gmem_addr_29_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_29

]]></Node>
<StgValue><ssdm name="gmem_addr_29_read"/></StgValue>
</operation>

<operation id="4518" st_id="243" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4519" st_id="243" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4520" st_id="243" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4521" st_id="243" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4522" st_id="243" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4523" st_id="243" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4524" st_id="243" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4525" st_id="243" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4526" st_id="243" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4527" st_id="243" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4528" st_id="243" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4529" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:778 %add_ln19_79 = add i16 %phi_mul_load, i16 320

]]></Node>
<StgValue><ssdm name="add_ln19_79"/></StgValue>
</operation>

<operation id="4530" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:779 %zext_ln19_83 = zext i16 %add_ln19_79

]]></Node>
<StgValue><ssdm name="zext_ln19_83"/></StgValue>
</operation>

<operation id="4531" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:780 %add_ln19_80 = add i64 %zext_ln19_83, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_80"/></StgValue>
</operation>

<operation id="4532" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:781 %trunc_ln19_82 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_80, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_82"/></StgValue>
</operation>

<operation id="4533" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:786 %trunc_ln19_131 = trunc i64 %add_ln19_80

]]></Node>
<StgValue><ssdm name="trunc_ln19_131"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4534" st_id="244" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:435 %mul20_20 = dmul i64 %mul20_19, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="mul20_20"/></StgValue>
</operation>

<operation id="4535" st_id="244" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:453 %tmp_22 = dexp i64 @llvm.exp.f64, i64 %add17_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="4536" st_id="244" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4537" st_id="244" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4538" st_id="244" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:509 %add17_24 = dadd i64 %mul2_read, i64 %mul16_24

]]></Node>
<StgValue><ssdm name="add17_24"/></StgValue>
</operation>

<operation id="4539" st_id="244" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:527 %mul16_25 = dmul i64 %mul15_25, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_25"/></StgValue>
</operation>

<operation id="4540" st_id="244" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:545 %mul15_26 = dmul i64 %bitcast_ln19_28, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_26"/></StgValue>
</operation>

<operation id="4541" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:559 %shl_ln19_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_107, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_28"/></StgValue>
</operation>

<operation id="4542" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:560 %zext_ln19_60 = zext i8 %shl_ln19_28

]]></Node>
<StgValue><ssdm name="zext_ln19_60"/></StgValue>
</operation>

<operation id="4543" st_id="244" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:561 %lshr_ln19_29 = lshr i256 %gmem_addr_29_read, i256 %zext_ln19_60

]]></Node>
<StgValue><ssdm name="lshr_ln19_29"/></StgValue>
</operation>

<operation id="4544" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:562 %trunc_ln19_108 = trunc i256 %lshr_ln19_29

]]></Node>
<StgValue><ssdm name="trunc_ln19_108"/></StgValue>
</operation>

<operation id="4545" st_id="244" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4546" st_id="244" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4547" st_id="244" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4548" st_id="244" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4549" st_id="244" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4550" st_id="244" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4551" st_id="244" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4552" st_id="244" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4553" st_id="244" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4554" st_id="244" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4555" st_id="244" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4556" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:782 %sext_ln19_41 = sext i59 %trunc_ln19_82

]]></Node>
<StgValue><ssdm name="sext_ln19_41"/></StgValue>
</operation>

<operation id="4557" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:783 %gmem_addr_41 = getelementptr i256 %gmem, i64 %sext_ln19_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="4558" st_id="244" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4559" st_id="245" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4560" st_id="245" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4561" st_id="245" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4562" st_id="245" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4563" st_id="245" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4564" st_id="245" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4565" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:563 %bitcast_ln19_29 = bitcast i64 %trunc_ln19_108

]]></Node>
<StgValue><ssdm name="bitcast_ln19_29"/></StgValue>
</operation>

<operation id="4566" st_id="245" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4567" st_id="245" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4568" st_id="245" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4569" st_id="245" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4570" st_id="245" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4571" st_id="245" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4572" st_id="245" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4573" st_id="245" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4574" st_id="245" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4575" st_id="245" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4576" st_id="245" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4577" st_id="245" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4578" st_id="245" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4579" st_id="246" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4580" st_id="246" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4581" st_id="246" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4582" st_id="246" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4583" st_id="246" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4584" st_id="246" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4585" st_id="246" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4586" st_id="246" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4587" st_id="246" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4588" st_id="246" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4589" st_id="246" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4590" st_id="246" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4591" st_id="246" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4592" st_id="246" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4593" st_id="246" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4594" st_id="246" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4595" st_id="246" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4596" st_id="246" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4597" st_id="246" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4598" st_id="247" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4599" st_id="247" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4600" st_id="247" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4601" st_id="247" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4602" st_id="247" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4603" st_id="247" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4604" st_id="247" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4605" st_id="247" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4606" st_id="247" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4607" st_id="247" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4608" st_id="247" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4609" st_id="247" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4610" st_id="247" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4611" st_id="247" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4612" st_id="247" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4613" st_id="247" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4614" st_id="247" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4615" st_id="247" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4616" st_id="247" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4617" st_id="248" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4618" st_id="248" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4619" st_id="248" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4620" st_id="248" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4621" st_id="248" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4622" st_id="248" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4623" st_id="248" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4624" st_id="248" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:575 %gmem_load_30_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_30, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="4625" st_id="248" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4626" st_id="248" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4627" st_id="248" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4628" st_id="248" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4629" st_id="248" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4630" st_id="248" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4631" st_id="248" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4632" st_id="248" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4633" st_id="248" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4634" st_id="248" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4635" st_id="248" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4636" st_id="249" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4637" st_id="249" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4638" st_id="249" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4639" st_id="249" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4640" st_id="249" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4641" st_id="249" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4642" st_id="249" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4643" st_id="249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:576 %gmem_addr_30_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_30

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="4644" st_id="249" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4645" st_id="249" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4646" st_id="249" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4647" st_id="249" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4648" st_id="249" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4649" st_id="249" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4650" st_id="249" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4651" st_id="249" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4652" st_id="249" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4653" st_id="249" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4654" st_id="249" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4655" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:797 %add_ln19_81 = add i16 %phi_mul_load, i16 328

]]></Node>
<StgValue><ssdm name="add_ln19_81"/></StgValue>
</operation>

<operation id="4656" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:798 %zext_ln19_85 = zext i16 %add_ln19_81

]]></Node>
<StgValue><ssdm name="zext_ln19_85"/></StgValue>
</operation>

<operation id="4657" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:799 %add_ln19_82 = add i64 %zext_ln19_85, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_82"/></StgValue>
</operation>

<operation id="4658" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:800 %trunc_ln19_84 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_82, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_84"/></StgValue>
</operation>

<operation id="4659" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:805 %trunc_ln19_133 = trunc i64 %add_ln19_82

]]></Node>
<StgValue><ssdm name="trunc_ln19_133"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4660" st_id="250" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:454 %mul20_21 = dmul i64 %mul20_20, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="mul20_21"/></StgValue>
</operation>

<operation id="4661" st_id="250" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:472 %tmp_23 = dexp i64 @llvm.exp.f64, i64 %add17_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4662" st_id="250" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4663" st_id="250" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4664" st_id="250" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:528 %add17_25 = dadd i64 %mul2_read, i64 %mul16_25

]]></Node>
<StgValue><ssdm name="add17_25"/></StgValue>
</operation>

<operation id="4665" st_id="250" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:546 %mul16_26 = dmul i64 %mul15_26, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_26"/></StgValue>
</operation>

<operation id="4666" st_id="250" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:564 %mul15_27 = dmul i64 %bitcast_ln19_29, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_27"/></StgValue>
</operation>

<operation id="4667" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:578 %shl_ln19_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_109, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_29"/></StgValue>
</operation>

<operation id="4668" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:579 %zext_ln19_62 = zext i8 %shl_ln19_29

]]></Node>
<StgValue><ssdm name="zext_ln19_62"/></StgValue>
</operation>

<operation id="4669" st_id="250" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:580 %lshr_ln19_30 = lshr i256 %gmem_addr_30_read, i256 %zext_ln19_62

]]></Node>
<StgValue><ssdm name="lshr_ln19_30"/></StgValue>
</operation>

<operation id="4670" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:581 %trunc_ln19_110 = trunc i256 %lshr_ln19_30

]]></Node>
<StgValue><ssdm name="trunc_ln19_110"/></StgValue>
</operation>

<operation id="4671" st_id="250" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4672" st_id="250" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4673" st_id="250" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4674" st_id="250" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4675" st_id="250" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4676" st_id="250" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4677" st_id="250" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4678" st_id="250" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4679" st_id="250" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4680" st_id="250" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4681" st_id="250" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4682" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:801 %sext_ln19_42 = sext i59 %trunc_ln19_84

]]></Node>
<StgValue><ssdm name="sext_ln19_42"/></StgValue>
</operation>

<operation id="4683" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:802 %gmem_addr_42 = getelementptr i256 %gmem, i64 %sext_ln19_42

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="4684" st_id="250" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4685" st_id="251" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4686" st_id="251" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4687" st_id="251" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4688" st_id="251" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4689" st_id="251" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4690" st_id="251" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4691" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:582 %bitcast_ln19_30 = bitcast i64 %trunc_ln19_110

]]></Node>
<StgValue><ssdm name="bitcast_ln19_30"/></StgValue>
</operation>

<operation id="4692" st_id="251" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4693" st_id="251" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4694" st_id="251" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4695" st_id="251" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4696" st_id="251" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4697" st_id="251" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4698" st_id="251" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4699" st_id="251" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4700" st_id="251" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4701" st_id="251" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4702" st_id="251" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4703" st_id="251" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4704" st_id="251" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4705" st_id="252" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4706" st_id="252" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4707" st_id="252" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4708" st_id="252" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4709" st_id="252" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4710" st_id="252" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4711" st_id="252" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4712" st_id="252" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4713" st_id="252" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4714" st_id="252" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4715" st_id="252" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4716" st_id="252" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4717" st_id="252" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4718" st_id="252" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4719" st_id="252" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4720" st_id="252" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4721" st_id="252" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4722" st_id="252" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4723" st_id="252" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4724" st_id="253" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4725" st_id="253" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4726" st_id="253" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4727" st_id="253" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4728" st_id="253" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4729" st_id="253" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4730" st_id="253" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4731" st_id="253" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4732" st_id="253" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4733" st_id="253" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4734" st_id="253" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4735" st_id="253" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4736" st_id="253" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4737" st_id="253" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4738" st_id="253" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4739" st_id="253" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4740" st_id="253" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4741" st_id="253" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4742" st_id="253" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="4743" st_id="254" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4744" st_id="254" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4745" st_id="254" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4746" st_id="254" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4747" st_id="254" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4748" st_id="254" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4749" st_id="254" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4750" st_id="254" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:594 %gmem_load_31_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_31, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>

<operation id="4751" st_id="254" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4752" st_id="254" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4753" st_id="254" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4754" st_id="254" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4755" st_id="254" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4756" st_id="254" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4757" st_id="254" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4758" st_id="254" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4759" st_id="254" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4760" st_id="254" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4761" st_id="254" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="4762" st_id="255" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4763" st_id="255" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4764" st_id="255" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4765" st_id="255" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4766" st_id="255" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4767" st_id="255" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4768" st_id="255" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4769" st_id="255" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:595 %gmem_addr_31_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_31

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>

<operation id="4770" st_id="255" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4771" st_id="255" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4772" st_id="255" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4773" st_id="255" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4774" st_id="255" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4775" st_id="255" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4776" st_id="255" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4777" st_id="255" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4778" st_id="255" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4779" st_id="255" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4780" st_id="255" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4781" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:816 %add_ln19_83 = add i16 %phi_mul_load, i16 336

]]></Node>
<StgValue><ssdm name="add_ln19_83"/></StgValue>
</operation>

<operation id="4782" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:817 %zext_ln19_87 = zext i16 %add_ln19_83

]]></Node>
<StgValue><ssdm name="zext_ln19_87"/></StgValue>
</operation>

<operation id="4783" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:818 %add_ln19_84 = add i64 %zext_ln19_87, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_84"/></StgValue>
</operation>

<operation id="4784" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:819 %trunc_ln19_86 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_84, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_86"/></StgValue>
</operation>

<operation id="4785" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:824 %trunc_ln19_135 = trunc i64 %add_ln19_84

]]></Node>
<StgValue><ssdm name="trunc_ln19_135"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="4786" st_id="256" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:473 %mul20_22 = dmul i64 %mul20_21, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="mul20_22"/></StgValue>
</operation>

<operation id="4787" st_id="256" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:491 %tmp_24 = dexp i64 @llvm.exp.f64, i64 %add17_23

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4788" st_id="256" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4789" st_id="256" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4790" st_id="256" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:547 %add17_26 = dadd i64 %mul2_read, i64 %mul16_26

]]></Node>
<StgValue><ssdm name="add17_26"/></StgValue>
</operation>

<operation id="4791" st_id="256" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:565 %mul16_27 = dmul i64 %mul15_27, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_27"/></StgValue>
</operation>

<operation id="4792" st_id="256" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:583 %mul15_28 = dmul i64 %bitcast_ln19_30, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_28"/></StgValue>
</operation>

<operation id="4793" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:597 %shl_ln19_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_111, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_30"/></StgValue>
</operation>

<operation id="4794" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:598 %zext_ln19_64 = zext i8 %shl_ln19_30

]]></Node>
<StgValue><ssdm name="zext_ln19_64"/></StgValue>
</operation>

<operation id="4795" st_id="256" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:599 %lshr_ln19_31 = lshr i256 %gmem_addr_31_read, i256 %zext_ln19_64

]]></Node>
<StgValue><ssdm name="lshr_ln19_31"/></StgValue>
</operation>

<operation id="4796" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:600 %trunc_ln19_112 = trunc i256 %lshr_ln19_31

]]></Node>
<StgValue><ssdm name="trunc_ln19_112"/></StgValue>
</operation>

<operation id="4797" st_id="256" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4798" st_id="256" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4799" st_id="256" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4800" st_id="256" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4801" st_id="256" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4802" st_id="256" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4803" st_id="256" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4804" st_id="256" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4805" st_id="256" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4806" st_id="256" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4807" st_id="256" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4808" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:820 %sext_ln19_43 = sext i59 %trunc_ln19_86

]]></Node>
<StgValue><ssdm name="sext_ln19_43"/></StgValue>
</operation>

<operation id="4809" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:821 %gmem_addr_43 = getelementptr i256 %gmem, i64 %sext_ln19_43

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="4810" st_id="256" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="4811" st_id="257" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4812" st_id="257" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4813" st_id="257" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4814" st_id="257" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4815" st_id="257" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4816" st_id="257" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4817" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:601 %bitcast_ln19_31 = bitcast i64 %trunc_ln19_112

]]></Node>
<StgValue><ssdm name="bitcast_ln19_31"/></StgValue>
</operation>

<operation id="4818" st_id="257" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4819" st_id="257" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4820" st_id="257" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4821" st_id="257" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4822" st_id="257" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4823" st_id="257" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4824" st_id="257" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4825" st_id="257" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4826" st_id="257" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4827" st_id="257" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4828" st_id="257" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4829" st_id="257" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4830" st_id="257" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="4831" st_id="258" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4832" st_id="258" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4833" st_id="258" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4834" st_id="258" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4835" st_id="258" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4836" st_id="258" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4837" st_id="258" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4838" st_id="258" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4839" st_id="258" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4840" st_id="258" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4841" st_id="258" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4842" st_id="258" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4843" st_id="258" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4844" st_id="258" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4845" st_id="258" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4846" st_id="258" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4847" st_id="258" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4848" st_id="258" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4849" st_id="258" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="4850" st_id="259" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4851" st_id="259" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4852" st_id="259" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4853" st_id="259" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4854" st_id="259" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4855" st_id="259" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4856" st_id="259" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4857" st_id="259" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4858" st_id="259" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4859" st_id="259" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4860" st_id="259" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4861" st_id="259" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4862" st_id="259" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4863" st_id="259" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4864" st_id="259" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4865" st_id="259" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4866" st_id="259" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4867" st_id="259" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4868" st_id="259" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="4869" st_id="260" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4870" st_id="260" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4871" st_id="260" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4872" st_id="260" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4873" st_id="260" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4874" st_id="260" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4875" st_id="260" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4876" st_id="260" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:613 %gmem_load_32_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_32, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="4877" st_id="260" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4878" st_id="260" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4879" st_id="260" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4880" st_id="260" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4881" st_id="260" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4882" st_id="260" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4883" st_id="260" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4884" st_id="260" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4885" st_id="260" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4886" st_id="260" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4887" st_id="260" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="4888" st_id="261" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4889" st_id="261" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4890" st_id="261" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4891" st_id="261" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4892" st_id="261" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4893" st_id="261" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4894" st_id="261" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4895" st_id="261" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:614 %gmem_addr_32_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_32

]]></Node>
<StgValue><ssdm name="gmem_addr_32_read"/></StgValue>
</operation>

<operation id="4896" st_id="261" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4897" st_id="261" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4898" st_id="261" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4899" st_id="261" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4900" st_id="261" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4901" st_id="261" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4902" st_id="261" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4903" st_id="261" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4904" st_id="261" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4905" st_id="261" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4906" st_id="261" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="4907" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:835 %add_ln19_85 = add i16 %phi_mul_load, i16 344

]]></Node>
<StgValue><ssdm name="add_ln19_85"/></StgValue>
</operation>

<operation id="4908" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:836 %zext_ln19_89 = zext i16 %add_ln19_85

]]></Node>
<StgValue><ssdm name="zext_ln19_89"/></StgValue>
</operation>

<operation id="4909" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:837 %add_ln19_86 = add i64 %zext_ln19_89, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_86"/></StgValue>
</operation>

<operation id="4910" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:838 %trunc_ln19_88 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_86, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_88"/></StgValue>
</operation>

<operation id="4911" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:843 %trunc_ln19_137 = trunc i64 %add_ln19_86

]]></Node>
<StgValue><ssdm name="trunc_ln19_137"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="4912" st_id="262" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:492 %mul20_23 = dmul i64 %mul20_22, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="mul20_23"/></StgValue>
</operation>

<operation id="4913" st_id="262" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:510 %tmp_25 = dexp i64 @llvm.exp.f64, i64 %add17_24

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4914" st_id="262" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4915" st_id="262" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4916" st_id="262" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:566 %add17_27 = dadd i64 %mul2_read, i64 %mul16_27

]]></Node>
<StgValue><ssdm name="add17_27"/></StgValue>
</operation>

<operation id="4917" st_id="262" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:584 %mul16_28 = dmul i64 %mul15_28, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_28"/></StgValue>
</operation>

<operation id="4918" st_id="262" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:602 %mul15_29 = dmul i64 %bitcast_ln19_31, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_29"/></StgValue>
</operation>

<operation id="4919" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:616 %shl_ln19_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_113, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_31"/></StgValue>
</operation>

<operation id="4920" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:617 %zext_ln19_66 = zext i8 %shl_ln19_31

]]></Node>
<StgValue><ssdm name="zext_ln19_66"/></StgValue>
</operation>

<operation id="4921" st_id="262" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:618 %lshr_ln19_32 = lshr i256 %gmem_addr_32_read, i256 %zext_ln19_66

]]></Node>
<StgValue><ssdm name="lshr_ln19_32"/></StgValue>
</operation>

<operation id="4922" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:619 %trunc_ln19_114 = trunc i256 %lshr_ln19_32

]]></Node>
<StgValue><ssdm name="trunc_ln19_114"/></StgValue>
</operation>

<operation id="4923" st_id="262" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4924" st_id="262" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4925" st_id="262" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4926" st_id="262" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4927" st_id="262" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4928" st_id="262" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4929" st_id="262" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4930" st_id="262" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4931" st_id="262" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4932" st_id="262" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4933" st_id="262" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="4934" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:839 %sext_ln19_44 = sext i59 %trunc_ln19_88

]]></Node>
<StgValue><ssdm name="sext_ln19_44"/></StgValue>
</operation>

<operation id="4935" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:840 %gmem_addr_44 = getelementptr i256 %gmem, i64 %sext_ln19_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="4936" st_id="262" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="4937" st_id="263" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="4938" st_id="263" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4939" st_id="263" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4940" st_id="263" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="4941" st_id="263" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="4942" st_id="263" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="4943" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:620 %bitcast_ln19_32 = bitcast i64 %trunc_ln19_114

]]></Node>
<StgValue><ssdm name="bitcast_ln19_32"/></StgValue>
</operation>

<operation id="4944" st_id="263" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="4945" st_id="263" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4946" st_id="263" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4947" st_id="263" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4948" st_id="263" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4949" st_id="263" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4950" st_id="263" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4951" st_id="263" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4952" st_id="263" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4953" st_id="263" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4954" st_id="263" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4955" st_id="263" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="4956" st_id="263" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="4957" st_id="264" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="4958" st_id="264" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4959" st_id="264" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4960" st_id="264" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="4961" st_id="264" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="4962" st_id="264" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="4963" st_id="264" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="4964" st_id="264" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4965" st_id="264" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4966" st_id="264" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4967" st_id="264" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4968" st_id="264" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4969" st_id="264" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4970" st_id="264" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4971" st_id="264" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4972" st_id="264" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4973" st_id="264" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4974" st_id="264" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="4975" st_id="264" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4976" st_id="265" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="4977" st_id="265" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4978" st_id="265" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4979" st_id="265" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="4980" st_id="265" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="4981" st_id="265" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="4982" st_id="265" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="4983" st_id="265" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="4984" st_id="265" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="4985" st_id="265" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="4986" st_id="265" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="4987" st_id="265" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="4988" st_id="265" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="4989" st_id="265" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="4990" st_id="265" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="4991" st_id="265" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="4992" st_id="265" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="4993" st_id="265" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="4994" st_id="265" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4995" st_id="266" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="4996" st_id="266" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="4997" st_id="266" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="4998" st_id="266" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="4999" st_id="266" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="5000" st_id="266" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="5001" st_id="266" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="5002" st_id="266" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:632 %gmem_load_33_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_33, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>

<operation id="5003" st_id="266" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5004" st_id="266" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5005" st_id="266" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5006" st_id="266" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5007" st_id="266" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5008" st_id="266" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5009" st_id="266" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5010" st_id="266" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5011" st_id="266" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5012" st_id="266" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5013" st_id="266" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="5014" st_id="267" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="5015" st_id="267" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="5016" st_id="267" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5017" st_id="267" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5018" st_id="267" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="5019" st_id="267" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="5020" st_id="267" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="5021" st_id="267" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:633 %gmem_addr_33_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_33

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="5022" st_id="267" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5023" st_id="267" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5024" st_id="267" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5025" st_id="267" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5026" st_id="267" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5027" st_id="267" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5028" st_id="267" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5029" st_id="267" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5030" st_id="267" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5031" st_id="267" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5032" st_id="267" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5033" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:854 %add_ln19_87 = add i16 %phi_mul_load, i16 352

]]></Node>
<StgValue><ssdm name="add_ln19_87"/></StgValue>
</operation>

<operation id="5034" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:855 %zext_ln19_91 = zext i16 %add_ln19_87

]]></Node>
<StgValue><ssdm name="zext_ln19_91"/></StgValue>
</operation>

<operation id="5035" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:856 %add_ln19_88 = add i64 %zext_ln19_91, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_88"/></StgValue>
</operation>

<operation id="5036" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:857 %trunc_ln19_90 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_88, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_90"/></StgValue>
</operation>

<operation id="5037" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:862 %trunc_ln19_139 = trunc i64 %add_ln19_88

]]></Node>
<StgValue><ssdm name="trunc_ln19_139"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="5038" st_id="268" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:511 %mul20_24 = dmul i64 %mul20_23, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="mul20_24"/></StgValue>
</operation>

<operation id="5039" st_id="268" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:529 %tmp_26 = dexp i64 @llvm.exp.f64, i64 %add17_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="5040" st_id="268" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5041" st_id="268" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5042" st_id="268" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:585 %add17_28 = dadd i64 %mul2_read, i64 %mul16_28

]]></Node>
<StgValue><ssdm name="add17_28"/></StgValue>
</operation>

<operation id="5043" st_id="268" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:603 %mul16_29 = dmul i64 %mul15_29, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_29"/></StgValue>
</operation>

<operation id="5044" st_id="268" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:621 %mul15_30 = dmul i64 %bitcast_ln19_32, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_30"/></StgValue>
</operation>

<operation id="5045" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:635 %shl_ln19_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_115, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_32"/></StgValue>
</operation>

<operation id="5046" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:636 %zext_ln19_68 = zext i8 %shl_ln19_32

]]></Node>
<StgValue><ssdm name="zext_ln19_68"/></StgValue>
</operation>

<operation id="5047" st_id="268" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:637 %lshr_ln19_33 = lshr i256 %gmem_addr_33_read, i256 %zext_ln19_68

]]></Node>
<StgValue><ssdm name="lshr_ln19_33"/></StgValue>
</operation>

<operation id="5048" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:638 %trunc_ln19_116 = trunc i256 %lshr_ln19_33

]]></Node>
<StgValue><ssdm name="trunc_ln19_116"/></StgValue>
</operation>

<operation id="5049" st_id="268" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5050" st_id="268" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5051" st_id="268" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5052" st_id="268" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5053" st_id="268" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5054" st_id="268" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5055" st_id="268" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5056" st_id="268" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5057" st_id="268" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5058" st_id="268" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5059" st_id="268" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5060" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:858 %sext_ln19_45 = sext i59 %trunc_ln19_90

]]></Node>
<StgValue><ssdm name="sext_ln19_45"/></StgValue>
</operation>

<operation id="5061" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:859 %gmem_addr_45 = getelementptr i256 %gmem, i64 %sext_ln19_45

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="5062" st_id="268" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5063" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:873 %add_ln19_89 = add i16 %phi_mul_load, i16 360

]]></Node>
<StgValue><ssdm name="add_ln19_89"/></StgValue>
</operation>

<operation id="5064" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:874 %zext_ln19_93 = zext i16 %add_ln19_89

]]></Node>
<StgValue><ssdm name="zext_ln19_93"/></StgValue>
</operation>

<operation id="5065" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:875 %add_ln19_90 = add i64 %zext_ln19_93, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_90"/></StgValue>
</operation>

<operation id="5066" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:876 %trunc_ln19_92 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_90, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_92"/></StgValue>
</operation>

<operation id="5067" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:881 %trunc_ln19_141 = trunc i64 %add_ln19_90

]]></Node>
<StgValue><ssdm name="trunc_ln19_141"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="5068" st_id="269" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5069" st_id="269" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5070" st_id="269" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5071" st_id="269" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5072" st_id="269" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5073" st_id="269" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5074" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:639 %bitcast_ln19_33 = bitcast i64 %trunc_ln19_116

]]></Node>
<StgValue><ssdm name="bitcast_ln19_33"/></StgValue>
</operation>

<operation id="5075" st_id="269" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5076" st_id="269" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5077" st_id="269" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5078" st_id="269" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5079" st_id="269" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5080" st_id="269" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5081" st_id="269" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5082" st_id="269" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5083" st_id="269" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5084" st_id="269" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5085" st_id="269" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5086" st_id="269" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5087" st_id="269" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5088" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:877 %sext_ln19_46 = sext i59 %trunc_ln19_92

]]></Node>
<StgValue><ssdm name="sext_ln19_46"/></StgValue>
</operation>

<operation id="5089" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:878 %gmem_addr_46 = getelementptr i256 %gmem, i64 %sext_ln19_46

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="5090" st_id="269" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5091" st_id="269" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:892 %add_ln19_91 = add i16 %phi_mul_load, i16 368

]]></Node>
<StgValue><ssdm name="add_ln19_91"/></StgValue>
</operation>

<operation id="5092" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:893 %zext_ln19_95 = zext i16 %add_ln19_91

]]></Node>
<StgValue><ssdm name="zext_ln19_95"/></StgValue>
</operation>

<operation id="5093" st_id="269" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:894 %add_ln19_92 = add i64 %zext_ln19_95, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_92"/></StgValue>
</operation>

<operation id="5094" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:895 %trunc_ln19_94 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_92, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_94"/></StgValue>
</operation>

<operation id="5095" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:900 %trunc_ln19_143 = trunc i64 %add_ln19_92

]]></Node>
<StgValue><ssdm name="trunc_ln19_143"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="5096" st_id="270" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5097" st_id="270" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5098" st_id="270" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5099" st_id="270" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5100" st_id="270" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5101" st_id="270" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5102" st_id="270" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5103" st_id="270" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5104" st_id="270" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5105" st_id="270" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5106" st_id="270" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5107" st_id="270" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5108" st_id="270" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5109" st_id="270" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5110" st_id="270" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5111" st_id="270" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5112" st_id="270" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5113" st_id="270" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5114" st_id="270" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5115" st_id="270" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5116" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:896 %sext_ln19_47 = sext i59 %trunc_ln19_94

]]></Node>
<StgValue><ssdm name="sext_ln19_47"/></StgValue>
</operation>

<operation id="5117" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:897 %gmem_addr_47 = getelementptr i256 %gmem, i64 %sext_ln19_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="5118" st_id="270" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5119" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:911 %add_ln19_93 = add i16 %phi_mul_load, i16 376

]]></Node>
<StgValue><ssdm name="add_ln19_93"/></StgValue>
</operation>

<operation id="5120" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:912 %zext_ln19_97 = zext i16 %add_ln19_93

]]></Node>
<StgValue><ssdm name="zext_ln19_97"/></StgValue>
</operation>

<operation id="5121" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:913 %add_ln19_94 = add i64 %zext_ln19_97, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_94"/></StgValue>
</operation>

<operation id="5122" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:914 %trunc_ln19_96 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_94, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_96"/></StgValue>
</operation>

<operation id="5123" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:919 %trunc_ln19_145 = trunc i64 %add_ln19_94

]]></Node>
<StgValue><ssdm name="trunc_ln19_145"/></StgValue>
</operation>

<operation id="5124" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:930 %add_ln19_95 = add i16 %phi_mul_load, i16 384

]]></Node>
<StgValue><ssdm name="add_ln19_95"/></StgValue>
</operation>

<operation id="5125" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="16">
<![CDATA[
VITIS_LOOP_17_3.split:931 %zext_ln19_99 = zext i16 %add_ln19_95

]]></Node>
<StgValue><ssdm name="zext_ln19_99"/></StgValue>
</operation>

<operation id="5126" st_id="270" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:932 %add_ln19_96 = add i64 %zext_ln19_99, i64 %random_increments_read

]]></Node>
<StgValue><ssdm name="add_ln19_96"/></StgValue>
</operation>

<operation id="5127" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="59" op_0_bw="59" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:933 %trunc_ln19_98 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln19_96, i32 5, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln19_98"/></StgValue>
</operation>

<operation id="5128" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:938 %trunc_ln19_147 = trunc i64 %add_ln19_96

]]></Node>
<StgValue><ssdm name="trunc_ln19_147"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="5129" st_id="271" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5130" st_id="271" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5131" st_id="271" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5132" st_id="271" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5133" st_id="271" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5134" st_id="271" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5135" st_id="271" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5136" st_id="271" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5137" st_id="271" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5138" st_id="271" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5139" st_id="271" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5140" st_id="271" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5141" st_id="271" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5142" st_id="271" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5143" st_id="271" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5144" st_id="271" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5145" st_id="271" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5146" st_id="271" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5147" st_id="271" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5148" st_id="271" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5149" st_id="271" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5150" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:915 %sext_ln19_48 = sext i59 %trunc_ln19_96

]]></Node>
<StgValue><ssdm name="sext_ln19_48"/></StgValue>
</operation>

<operation id="5151" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:916 %gmem_addr_48 = getelementptr i256 %gmem, i64 %sext_ln19_48

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="5152" st_id="271" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="5153" st_id="272" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5154" st_id="272" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5155" st_id="272" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5156" st_id="272" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5157" st_id="272" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5158" st_id="272" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5159" st_id="272" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5160" st_id="272" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:651 %gmem_load_34_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_34, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="5161" st_id="272" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5162" st_id="272" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5163" st_id="272" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5164" st_id="272" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5165" st_id="272" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5166" st_id="272" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5167" st_id="272" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5168" st_id="272" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5169" st_id="272" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5170" st_id="272" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5171" st_id="272" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5172" st_id="272" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5173" st_id="272" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5174" st_id="272" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5175" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="59">
<![CDATA[
VITIS_LOOP_17_3.split:934 %sext_ln19_49 = sext i59 %trunc_ln19_98

]]></Node>
<StgValue><ssdm name="sext_ln19_49"/></StgValue>
</operation>

<operation id="5176" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:935 %gmem_addr_49 = getelementptr i256 %gmem, i64 %sext_ln19_49

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="5177" st_id="272" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="5178" st_id="273" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5179" st_id="273" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5180" st_id="273" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5181" st_id="273" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5182" st_id="273" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5183" st_id="273" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5184" st_id="273" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5185" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:652 %gmem_addr_34_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_34

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>

<operation id="5186" st_id="273" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5187" st_id="273" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5188" st_id="273" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5189" st_id="273" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5190" st_id="273" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5191" st_id="273" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5192" st_id="273" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5193" st_id="273" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5194" st_id="273" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5195" st_id="273" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5196" st_id="273" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5197" st_id="273" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5198" st_id="273" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5199" st_id="273" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5200" st_id="273" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="5201" st_id="274" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:530 %mul20_25 = dmul i64 %mul20_24, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="mul20_25"/></StgValue>
</operation>

<operation id="5202" st_id="274" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:548 %tmp_27 = dexp i64 @llvm.exp.f64, i64 %add17_26

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="5203" st_id="274" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5204" st_id="274" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5205" st_id="274" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:604 %add17_29 = dadd i64 %mul2_read, i64 %mul16_29

]]></Node>
<StgValue><ssdm name="add17_29"/></StgValue>
</operation>

<operation id="5206" st_id="274" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:622 %mul16_30 = dmul i64 %mul15_30, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_30"/></StgValue>
</operation>

<operation id="5207" st_id="274" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:640 %mul15_31 = dmul i64 %bitcast_ln19_33, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_31"/></StgValue>
</operation>

<operation id="5208" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:654 %shl_ln19_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_117, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_33"/></StgValue>
</operation>

<operation id="5209" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:655 %zext_ln19_70 = zext i8 %shl_ln19_33

]]></Node>
<StgValue><ssdm name="zext_ln19_70"/></StgValue>
</operation>

<operation id="5210" st_id="274" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:656 %lshr_ln19_34 = lshr i256 %gmem_addr_34_read, i256 %zext_ln19_70

]]></Node>
<StgValue><ssdm name="lshr_ln19_34"/></StgValue>
</operation>

<operation id="5211" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:657 %trunc_ln19_118 = trunc i256 %lshr_ln19_34

]]></Node>
<StgValue><ssdm name="trunc_ln19_118"/></StgValue>
</operation>

<operation id="5212" st_id="274" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5213" st_id="274" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5214" st_id="274" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5215" st_id="274" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5216" st_id="274" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5217" st_id="274" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5218" st_id="274" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5219" st_id="274" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5220" st_id="274" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5221" st_id="274" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5222" st_id="274" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5223" st_id="274" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5224" st_id="274" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5225" st_id="274" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5226" st_id="274" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="5227" st_id="275" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5228" st_id="275" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5229" st_id="275" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5230" st_id="275" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5231" st_id="275" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5232" st_id="275" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5233" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:658 %bitcast_ln19_34 = bitcast i64 %trunc_ln19_118

]]></Node>
<StgValue><ssdm name="bitcast_ln19_34"/></StgValue>
</operation>

<operation id="5234" st_id="275" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5235" st_id="275" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5236" st_id="275" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5237" st_id="275" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5238" st_id="275" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5239" st_id="275" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5240" st_id="275" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5241" st_id="275" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5242" st_id="275" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5243" st_id="275" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5244" st_id="275" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5245" st_id="275" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5246" st_id="275" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5247" st_id="275" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5248" st_id="275" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5249" st_id="275" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="5250" st_id="276" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5251" st_id="276" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5252" st_id="276" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5253" st_id="276" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5254" st_id="276" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5255" st_id="276" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5256" st_id="276" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5257" st_id="276" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5258" st_id="276" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5259" st_id="276" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5260" st_id="276" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5261" st_id="276" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5262" st_id="276" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5263" st_id="276" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5264" st_id="276" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5265" st_id="276" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5266" st_id="276" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5267" st_id="276" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5268" st_id="276" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5269" st_id="276" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5270" st_id="276" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5271" st_id="276" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="5272" st_id="277" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5273" st_id="277" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5274" st_id="277" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5275" st_id="277" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5276" st_id="277" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5277" st_id="277" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5278" st_id="277" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5279" st_id="277" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5280" st_id="277" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5281" st_id="277" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5282" st_id="277" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5283" st_id="277" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5284" st_id="277" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5285" st_id="277" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5286" st_id="277" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5287" st_id="277" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5288" st_id="277" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5289" st_id="277" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5290" st_id="277" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5291" st_id="277" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5292" st_id="277" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5293" st_id="277" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="5294" st_id="278" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5295" st_id="278" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5296" st_id="278" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5297" st_id="278" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5298" st_id="278" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5299" st_id="278" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5300" st_id="278" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5301" st_id="278" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:670 %gmem_load_35_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_35, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>

<operation id="5302" st_id="278" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5303" st_id="278" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5304" st_id="278" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5305" st_id="278" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5306" st_id="278" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5307" st_id="278" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5308" st_id="278" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5309" st_id="278" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5310" st_id="278" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5311" st_id="278" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5312" st_id="278" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5313" st_id="278" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5314" st_id="278" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5315" st_id="278" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="5316" st_id="279" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5317" st_id="279" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5318" st_id="279" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5319" st_id="279" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5320" st_id="279" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5321" st_id="279" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5322" st_id="279" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5323" st_id="279" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:671 %gmem_addr_35_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_35

]]></Node>
<StgValue><ssdm name="gmem_addr_35_read"/></StgValue>
</operation>

<operation id="5324" st_id="279" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5325" st_id="279" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5326" st_id="279" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5327" st_id="279" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5328" st_id="279" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5329" st_id="279" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5330" st_id="279" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5331" st_id="279" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5332" st_id="279" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5333" st_id="279" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5334" st_id="279" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5335" st_id="279" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5336" st_id="279" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5337" st_id="279" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="5338" st_id="280" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:549 %mul20_26 = dmul i64 %mul20_25, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="mul20_26"/></StgValue>
</operation>

<operation id="5339" st_id="280" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:567 %tmp_28 = dexp i64 @llvm.exp.f64, i64 %add17_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="5340" st_id="280" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5341" st_id="280" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5342" st_id="280" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:623 %add17_30 = dadd i64 %mul2_read, i64 %mul16_30

]]></Node>
<StgValue><ssdm name="add17_30"/></StgValue>
</operation>

<operation id="5343" st_id="280" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:641 %mul16_31 = dmul i64 %mul15_31, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_31"/></StgValue>
</operation>

<operation id="5344" st_id="280" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:659 %mul15_32 = dmul i64 %bitcast_ln19_34, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_32"/></StgValue>
</operation>

<operation id="5345" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:673 %shl_ln19_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_119, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_34"/></StgValue>
</operation>

<operation id="5346" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:674 %zext_ln19_72 = zext i8 %shl_ln19_34

]]></Node>
<StgValue><ssdm name="zext_ln19_72"/></StgValue>
</operation>

<operation id="5347" st_id="280" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:675 %lshr_ln19_35 = lshr i256 %gmem_addr_35_read, i256 %zext_ln19_72

]]></Node>
<StgValue><ssdm name="lshr_ln19_35"/></StgValue>
</operation>

<operation id="5348" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:676 %trunc_ln19_120 = trunc i256 %lshr_ln19_35

]]></Node>
<StgValue><ssdm name="trunc_ln19_120"/></StgValue>
</operation>

<operation id="5349" st_id="280" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5350" st_id="280" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5351" st_id="280" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5352" st_id="280" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5353" st_id="280" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5354" st_id="280" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5355" st_id="280" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5356" st_id="280" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5357" st_id="280" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5358" st_id="280" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5359" st_id="280" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5360" st_id="280" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5361" st_id="280" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5362" st_id="280" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="5363" st_id="281" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5364" st_id="281" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5365" st_id="281" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5366" st_id="281" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5367" st_id="281" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5368" st_id="281" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5369" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:677 %bitcast_ln19_35 = bitcast i64 %trunc_ln19_120

]]></Node>
<StgValue><ssdm name="bitcast_ln19_35"/></StgValue>
</operation>

<operation id="5370" st_id="281" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5371" st_id="281" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5372" st_id="281" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5373" st_id="281" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5374" st_id="281" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5375" st_id="281" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5376" st_id="281" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5377" st_id="281" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5378" st_id="281" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5379" st_id="281" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5380" st_id="281" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5381" st_id="281" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5382" st_id="281" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5383" st_id="281" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5384" st_id="281" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="5385" st_id="282" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5386" st_id="282" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5387" st_id="282" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5388" st_id="282" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5389" st_id="282" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5390" st_id="282" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5391" st_id="282" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5392" st_id="282" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5393" st_id="282" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5394" st_id="282" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5395" st_id="282" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5396" st_id="282" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5397" st_id="282" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5398" st_id="282" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5399" st_id="282" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5400" st_id="282" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5401" st_id="282" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5402" st_id="282" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5403" st_id="282" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5404" st_id="282" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5405" st_id="282" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="5406" st_id="283" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5407" st_id="283" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5408" st_id="283" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5409" st_id="283" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5410" st_id="283" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5411" st_id="283" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5412" st_id="283" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5413" st_id="283" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5414" st_id="283" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5415" st_id="283" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5416" st_id="283" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5417" st_id="283" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5418" st_id="283" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5419" st_id="283" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5420" st_id="283" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5421" st_id="283" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5422" st_id="283" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5423" st_id="283" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5424" st_id="283" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5425" st_id="283" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5426" st_id="283" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="5427" st_id="284" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5428" st_id="284" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5429" st_id="284" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5430" st_id="284" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5431" st_id="284" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5432" st_id="284" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5433" st_id="284" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5434" st_id="284" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:689 %gmem_load_36_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_36, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="5435" st_id="284" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5436" st_id="284" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5437" st_id="284" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5438" st_id="284" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5439" st_id="284" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5440" st_id="284" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5441" st_id="284" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5442" st_id="284" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5443" st_id="284" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5444" st_id="284" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5445" st_id="284" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5446" st_id="284" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5447" st_id="284" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="5448" st_id="285" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5449" st_id="285" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5450" st_id="285" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5451" st_id="285" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5452" st_id="285" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5453" st_id="285" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5454" st_id="285" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5455" st_id="285" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:690 %gmem_addr_36_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_36

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="5456" st_id="285" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5457" st_id="285" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5458" st_id="285" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5459" st_id="285" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5460" st_id="285" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5461" st_id="285" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5462" st_id="285" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5463" st_id="285" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5464" st_id="285" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5465" st_id="285" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5466" st_id="285" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5467" st_id="285" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5468" st_id="285" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="5469" st_id="286" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:568 %mul20_27 = dmul i64 %mul20_26, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="mul20_27"/></StgValue>
</operation>

<operation id="5470" st_id="286" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:586 %tmp_29 = dexp i64 @llvm.exp.f64, i64 %add17_28

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="5471" st_id="286" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5472" st_id="286" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5473" st_id="286" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:642 %add17_31 = dadd i64 %mul2_read, i64 %mul16_31

]]></Node>
<StgValue><ssdm name="add17_31"/></StgValue>
</operation>

<operation id="5474" st_id="286" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:660 %mul16_32 = dmul i64 %mul15_32, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_32"/></StgValue>
</operation>

<operation id="5475" st_id="286" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:678 %mul15_33 = dmul i64 %bitcast_ln19_35, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_33"/></StgValue>
</operation>

<operation id="5476" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:692 %shl_ln19_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_121, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_35"/></StgValue>
</operation>

<operation id="5477" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:693 %zext_ln19_74 = zext i8 %shl_ln19_35

]]></Node>
<StgValue><ssdm name="zext_ln19_74"/></StgValue>
</operation>

<operation id="5478" st_id="286" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:694 %lshr_ln19_36 = lshr i256 %gmem_addr_36_read, i256 %zext_ln19_74

]]></Node>
<StgValue><ssdm name="lshr_ln19_36"/></StgValue>
</operation>

<operation id="5479" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:695 %trunc_ln19_122 = trunc i256 %lshr_ln19_36

]]></Node>
<StgValue><ssdm name="trunc_ln19_122"/></StgValue>
</operation>

<operation id="5480" st_id="286" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5481" st_id="286" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5482" st_id="286" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5483" st_id="286" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5484" st_id="286" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5485" st_id="286" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5486" st_id="286" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5487" st_id="286" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5488" st_id="286" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5489" st_id="286" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5490" st_id="286" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5491" st_id="286" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5492" st_id="286" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="5493" st_id="287" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5494" st_id="287" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5495" st_id="287" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5496" st_id="287" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5497" st_id="287" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5498" st_id="287" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5499" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:696 %bitcast_ln19_36 = bitcast i64 %trunc_ln19_122

]]></Node>
<StgValue><ssdm name="bitcast_ln19_36"/></StgValue>
</operation>

<operation id="5500" st_id="287" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5501" st_id="287" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5502" st_id="287" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5503" st_id="287" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5504" st_id="287" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5505" st_id="287" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5506" st_id="287" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5507" st_id="287" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5508" st_id="287" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5509" st_id="287" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5510" st_id="287" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5511" st_id="287" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5512" st_id="287" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5513" st_id="287" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="5514" st_id="288" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5515" st_id="288" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5516" st_id="288" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5517" st_id="288" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5518" st_id="288" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5519" st_id="288" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5520" st_id="288" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5521" st_id="288" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5522" st_id="288" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5523" st_id="288" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5524" st_id="288" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5525" st_id="288" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5526" st_id="288" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5527" st_id="288" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5528" st_id="288" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5529" st_id="288" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5530" st_id="288" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5531" st_id="288" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5532" st_id="288" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5533" st_id="288" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="5534" st_id="289" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5535" st_id="289" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5536" st_id="289" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5537" st_id="289" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5538" st_id="289" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5539" st_id="289" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5540" st_id="289" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5541" st_id="289" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5542" st_id="289" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5543" st_id="289" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5544" st_id="289" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5545" st_id="289" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5546" st_id="289" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5547" st_id="289" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5548" st_id="289" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5549" st_id="289" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5550" st_id="289" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5551" st_id="289" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5552" st_id="289" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5553" st_id="289" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="5554" st_id="290" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5555" st_id="290" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5556" st_id="290" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5557" st_id="290" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5558" st_id="290" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5559" st_id="290" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5560" st_id="290" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5561" st_id="290" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:708 %gmem_load_37_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_37, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>

<operation id="5562" st_id="290" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5563" st_id="290" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5564" st_id="290" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5565" st_id="290" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5566" st_id="290" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5567" st_id="290" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5568" st_id="290" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5569" st_id="290" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5570" st_id="290" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5571" st_id="290" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5572" st_id="290" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5573" st_id="290" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="5574" st_id="291" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5575" st_id="291" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5576" st_id="291" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5577" st_id="291" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5578" st_id="291" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5579" st_id="291" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5580" st_id="291" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5581" st_id="291" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:709 %gmem_addr_37_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_37

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>

<operation id="5582" st_id="291" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5583" st_id="291" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5584" st_id="291" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5585" st_id="291" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5586" st_id="291" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5587" st_id="291" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5588" st_id="291" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5589" st_id="291" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5590" st_id="291" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5591" st_id="291" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5592" st_id="291" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5593" st_id="291" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="5594" st_id="292" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:587 %mul20_28 = dmul i64 %mul20_27, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="mul20_28"/></StgValue>
</operation>

<operation id="5595" st_id="292" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:605 %tmp_30 = dexp i64 @llvm.exp.f64, i64 %add17_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="5596" st_id="292" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5597" st_id="292" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5598" st_id="292" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:661 %add17_32 = dadd i64 %mul2_read, i64 %mul16_32

]]></Node>
<StgValue><ssdm name="add17_32"/></StgValue>
</operation>

<operation id="5599" st_id="292" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:679 %mul16_33 = dmul i64 %mul15_33, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_33"/></StgValue>
</operation>

<operation id="5600" st_id="292" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:697 %mul15_34 = dmul i64 %bitcast_ln19_36, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_34"/></StgValue>
</operation>

<operation id="5601" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:711 %shl_ln19_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_123, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_36"/></StgValue>
</operation>

<operation id="5602" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:712 %zext_ln19_76 = zext i8 %shl_ln19_36

]]></Node>
<StgValue><ssdm name="zext_ln19_76"/></StgValue>
</operation>

<operation id="5603" st_id="292" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:713 %lshr_ln19_37 = lshr i256 %gmem_addr_37_read, i256 %zext_ln19_76

]]></Node>
<StgValue><ssdm name="lshr_ln19_37"/></StgValue>
</operation>

<operation id="5604" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:714 %trunc_ln19_124 = trunc i256 %lshr_ln19_37

]]></Node>
<StgValue><ssdm name="trunc_ln19_124"/></StgValue>
</operation>

<operation id="5605" st_id="292" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5606" st_id="292" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5607" st_id="292" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5608" st_id="292" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5609" st_id="292" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5610" st_id="292" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5611" st_id="292" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5612" st_id="292" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5613" st_id="292" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5614" st_id="292" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5615" st_id="292" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5616" st_id="292" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="5617" st_id="293" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5618" st_id="293" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5619" st_id="293" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5620" st_id="293" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5621" st_id="293" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5622" st_id="293" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5623" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:715 %bitcast_ln19_37 = bitcast i64 %trunc_ln19_124

]]></Node>
<StgValue><ssdm name="bitcast_ln19_37"/></StgValue>
</operation>

<operation id="5624" st_id="293" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5625" st_id="293" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5626" st_id="293" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5627" st_id="293" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5628" st_id="293" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5629" st_id="293" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5630" st_id="293" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5631" st_id="293" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5632" st_id="293" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5633" st_id="293" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5634" st_id="293" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5635" st_id="293" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5636" st_id="293" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="5637" st_id="294" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5638" st_id="294" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5639" st_id="294" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5640" st_id="294" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5641" st_id="294" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5642" st_id="294" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5643" st_id="294" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5644" st_id="294" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5645" st_id="294" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5646" st_id="294" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5647" st_id="294" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5648" st_id="294" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5649" st_id="294" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5650" st_id="294" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5651" st_id="294" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5652" st_id="294" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5653" st_id="294" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5654" st_id="294" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5655" st_id="294" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="5656" st_id="295" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5657" st_id="295" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5658" st_id="295" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5659" st_id="295" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5660" st_id="295" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5661" st_id="295" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5662" st_id="295" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5663" st_id="295" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5664" st_id="295" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5665" st_id="295" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5666" st_id="295" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5667" st_id="295" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5668" st_id="295" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5669" st_id="295" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5670" st_id="295" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5671" st_id="295" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5672" st_id="295" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5673" st_id="295" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5674" st_id="295" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="5675" st_id="296" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5676" st_id="296" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5677" st_id="296" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5678" st_id="296" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5679" st_id="296" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5680" st_id="296" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5681" st_id="296" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5682" st_id="296" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:727 %gmem_load_38_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_38, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="5683" st_id="296" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5684" st_id="296" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5685" st_id="296" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5686" st_id="296" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5687" st_id="296" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5688" st_id="296" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5689" st_id="296" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5690" st_id="296" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5691" st_id="296" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5692" st_id="296" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5693" st_id="296" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="5694" st_id="297" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5695" st_id="297" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5696" st_id="297" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5697" st_id="297" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5698" st_id="297" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5699" st_id="297" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5700" st_id="297" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5701" st_id="297" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:728 %gmem_addr_38_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_38

]]></Node>
<StgValue><ssdm name="gmem_addr_38_read"/></StgValue>
</operation>

<operation id="5702" st_id="297" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5703" st_id="297" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5704" st_id="297" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5705" st_id="297" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5706" st_id="297" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5707" st_id="297" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5708" st_id="297" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5709" st_id="297" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5710" st_id="297" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5711" st_id="297" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5712" st_id="297" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="5713" st_id="298" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:606 %mul20_29 = dmul i64 %mul20_28, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="mul20_29"/></StgValue>
</operation>

<operation id="5714" st_id="298" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:624 %tmp_31 = dexp i64 @llvm.exp.f64, i64 %add17_30

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="5715" st_id="298" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5716" st_id="298" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5717" st_id="298" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:680 %add17_33 = dadd i64 %mul2_read, i64 %mul16_33

]]></Node>
<StgValue><ssdm name="add17_33"/></StgValue>
</operation>

<operation id="5718" st_id="298" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:698 %mul16_34 = dmul i64 %mul15_34, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_34"/></StgValue>
</operation>

<operation id="5719" st_id="298" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:716 %mul15_35 = dmul i64 %bitcast_ln19_37, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_35"/></StgValue>
</operation>

<operation id="5720" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:730 %shl_ln19_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_125, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_37"/></StgValue>
</operation>

<operation id="5721" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:731 %zext_ln19_78 = zext i8 %shl_ln19_37

]]></Node>
<StgValue><ssdm name="zext_ln19_78"/></StgValue>
</operation>

<operation id="5722" st_id="298" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:732 %lshr_ln19_38 = lshr i256 %gmem_addr_38_read, i256 %zext_ln19_78

]]></Node>
<StgValue><ssdm name="lshr_ln19_38"/></StgValue>
</operation>

<operation id="5723" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:733 %trunc_ln19_126 = trunc i256 %lshr_ln19_38

]]></Node>
<StgValue><ssdm name="trunc_ln19_126"/></StgValue>
</operation>

<operation id="5724" st_id="298" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5725" st_id="298" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5726" st_id="298" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5727" st_id="298" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5728" st_id="298" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5729" st_id="298" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5730" st_id="298" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5731" st_id="298" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5732" st_id="298" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5733" st_id="298" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5734" st_id="298" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="5735" st_id="299" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5736" st_id="299" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5737" st_id="299" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5738" st_id="299" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5739" st_id="299" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5740" st_id="299" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5741" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:734 %bitcast_ln19_38 = bitcast i64 %trunc_ln19_126

]]></Node>
<StgValue><ssdm name="bitcast_ln19_38"/></StgValue>
</operation>

<operation id="5742" st_id="299" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5743" st_id="299" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5744" st_id="299" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5745" st_id="299" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5746" st_id="299" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5747" st_id="299" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5748" st_id="299" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5749" st_id="299" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5750" st_id="299" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5751" st_id="299" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5752" st_id="299" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5753" st_id="299" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="5754" st_id="300" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5755" st_id="300" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5756" st_id="300" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5757" st_id="300" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5758" st_id="300" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5759" st_id="300" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5760" st_id="300" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5761" st_id="300" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5762" st_id="300" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5763" st_id="300" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5764" st_id="300" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5765" st_id="300" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5766" st_id="300" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5767" st_id="300" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5768" st_id="300" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5769" st_id="300" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5770" st_id="300" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5771" st_id="300" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="5772" st_id="301" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5773" st_id="301" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5774" st_id="301" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5775" st_id="301" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5776" st_id="301" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5777" st_id="301" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5778" st_id="301" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5779" st_id="301" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5780" st_id="301" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5781" st_id="301" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5782" st_id="301" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5783" st_id="301" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5784" st_id="301" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5785" st_id="301" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5786" st_id="301" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5787" st_id="301" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5788" st_id="301" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5789" st_id="301" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="5790" st_id="302" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5791" st_id="302" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5792" st_id="302" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5793" st_id="302" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5794" st_id="302" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5795" st_id="302" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5796" st_id="302" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5797" st_id="302" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:746 %gmem_load_39_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_39, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>

<operation id="5798" st_id="302" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5799" st_id="302" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5800" st_id="302" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5801" st_id="302" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5802" st_id="302" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5803" st_id="302" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5804" st_id="302" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5805" st_id="302" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5806" st_id="302" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5807" st_id="302" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="5808" st_id="303" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5809" st_id="303" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5810" st_id="303" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5811" st_id="303" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5812" st_id="303" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5813" st_id="303" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5814" st_id="303" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5815" st_id="303" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:747 %gmem_addr_39_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_39

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="5816" st_id="303" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5817" st_id="303" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5818" st_id="303" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5819" st_id="303" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5820" st_id="303" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5821" st_id="303" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5822" st_id="303" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5823" st_id="303" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5824" st_id="303" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5825" st_id="303" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="5826" st_id="304" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:625 %mul20_30 = dmul i64 %mul20_29, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="mul20_30"/></StgValue>
</operation>

<operation id="5827" st_id="304" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:643 %tmp_32 = dexp i64 @llvm.exp.f64, i64 %add17_31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="5828" st_id="304" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5829" st_id="304" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5830" st_id="304" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:699 %add17_34 = dadd i64 %mul2_read, i64 %mul16_34

]]></Node>
<StgValue><ssdm name="add17_34"/></StgValue>
</operation>

<operation id="5831" st_id="304" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:717 %mul16_35 = dmul i64 %mul15_35, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_35"/></StgValue>
</operation>

<operation id="5832" st_id="304" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:735 %mul15_36 = dmul i64 %bitcast_ln19_38, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_36"/></StgValue>
</operation>

<operation id="5833" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:749 %shl_ln19_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_127, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_38"/></StgValue>
</operation>

<operation id="5834" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:750 %zext_ln19_80 = zext i8 %shl_ln19_38

]]></Node>
<StgValue><ssdm name="zext_ln19_80"/></StgValue>
</operation>

<operation id="5835" st_id="304" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:751 %lshr_ln19_39 = lshr i256 %gmem_addr_39_read, i256 %zext_ln19_80

]]></Node>
<StgValue><ssdm name="lshr_ln19_39"/></StgValue>
</operation>

<operation id="5836" st_id="304" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:752 %trunc_ln19_128 = trunc i256 %lshr_ln19_39

]]></Node>
<StgValue><ssdm name="trunc_ln19_128"/></StgValue>
</operation>

<operation id="5837" st_id="304" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5838" st_id="304" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5839" st_id="304" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5840" st_id="304" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5841" st_id="304" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5842" st_id="304" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5843" st_id="304" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5844" st_id="304" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5845" st_id="304" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5846" st_id="304" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="5847" st_id="305" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5848" st_id="305" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5849" st_id="305" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5850" st_id="305" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5851" st_id="305" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5852" st_id="305" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5853" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:753 %bitcast_ln19_39 = bitcast i64 %trunc_ln19_128

]]></Node>
<StgValue><ssdm name="bitcast_ln19_39"/></StgValue>
</operation>

<operation id="5854" st_id="305" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5855" st_id="305" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5856" st_id="305" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5857" st_id="305" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5858" st_id="305" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5859" st_id="305" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5860" st_id="305" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5861" st_id="305" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5862" st_id="305" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5863" st_id="305" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5864" st_id="305" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="5865" st_id="306" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5866" st_id="306" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5867" st_id="306" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5868" st_id="306" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5869" st_id="306" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5870" st_id="306" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5871" st_id="306" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5872" st_id="306" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5873" st_id="306" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5874" st_id="306" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5875" st_id="306" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5876" st_id="306" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5877" st_id="306" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5878" st_id="306" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5879" st_id="306" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5880" st_id="306" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5881" st_id="306" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="5882" st_id="307" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5883" st_id="307" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5884" st_id="307" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5885" st_id="307" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5886" st_id="307" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5887" st_id="307" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5888" st_id="307" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5889" st_id="307" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5890" st_id="307" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5891" st_id="307" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5892" st_id="307" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5893" st_id="307" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5894" st_id="307" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5895" st_id="307" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5896" st_id="307" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5897" st_id="307" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5898" st_id="307" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="5899" st_id="308" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5900" st_id="308" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5901" st_id="308" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5902" st_id="308" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5903" st_id="308" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5904" st_id="308" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5905" st_id="308" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5906" st_id="308" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:765 %gmem_load_40_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_40, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="5907" st_id="308" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5908" st_id="308" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5909" st_id="308" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5910" st_id="308" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5911" st_id="308" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5912" st_id="308" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5913" st_id="308" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5914" st_id="308" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5915" st_id="308" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="5916" st_id="309" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5917" st_id="309" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5918" st_id="309" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5919" st_id="309" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5920" st_id="309" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5921" st_id="309" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5922" st_id="309" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5923" st_id="309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:766 %gmem_addr_40_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_40

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>

<operation id="5924" st_id="309" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5925" st_id="309" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5926" st_id="309" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5927" st_id="309" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5928" st_id="309" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5929" st_id="309" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5930" st_id="309" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5931" st_id="309" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5932" st_id="309" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="5933" st_id="310" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:644 %mul20_31 = dmul i64 %mul20_30, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="mul20_31"/></StgValue>
</operation>

<operation id="5934" st_id="310" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:662 %tmp_33 = dexp i64 @llvm.exp.f64, i64 %add17_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="5935" st_id="310" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5936" st_id="310" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5937" st_id="310" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:718 %add17_35 = dadd i64 %mul2_read, i64 %mul16_35

]]></Node>
<StgValue><ssdm name="add17_35"/></StgValue>
</operation>

<operation id="5938" st_id="310" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:736 %mul16_36 = dmul i64 %mul15_36, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_36"/></StgValue>
</operation>

<operation id="5939" st_id="310" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:754 %mul15_37 = dmul i64 %bitcast_ln19_39, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_37"/></StgValue>
</operation>

<operation id="5940" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:768 %shl_ln19_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_129, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_39"/></StgValue>
</operation>

<operation id="5941" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:769 %zext_ln19_82 = zext i8 %shl_ln19_39

]]></Node>
<StgValue><ssdm name="zext_ln19_82"/></StgValue>
</operation>

<operation id="5942" st_id="310" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:770 %lshr_ln19_40 = lshr i256 %gmem_addr_40_read, i256 %zext_ln19_82

]]></Node>
<StgValue><ssdm name="lshr_ln19_40"/></StgValue>
</operation>

<operation id="5943" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:771 %trunc_ln19_130 = trunc i256 %lshr_ln19_40

]]></Node>
<StgValue><ssdm name="trunc_ln19_130"/></StgValue>
</operation>

<operation id="5944" st_id="310" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5945" st_id="310" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5946" st_id="310" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5947" st_id="310" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5948" st_id="310" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5949" st_id="310" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5950" st_id="310" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5951" st_id="310" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5952" st_id="310" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="5953" st_id="311" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="5954" st_id="311" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5955" st_id="311" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5956" st_id="311" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5957" st_id="311" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="5958" st_id="311" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="5959" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:772 %bitcast_ln19_40 = bitcast i64 %trunc_ln19_130

]]></Node>
<StgValue><ssdm name="bitcast_ln19_40"/></StgValue>
</operation>

<operation id="5960" st_id="311" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="5961" st_id="311" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5962" st_id="311" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5963" st_id="311" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5964" st_id="311" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5965" st_id="311" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5966" st_id="311" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5967" st_id="311" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5968" st_id="311" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5969" st_id="311" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="5970" st_id="312" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="5971" st_id="312" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5972" st_id="312" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5973" st_id="312" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5974" st_id="312" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="5975" st_id="312" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="5976" st_id="312" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="5977" st_id="312" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5978" st_id="312" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5979" st_id="312" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5980" st_id="312" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5981" st_id="312" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5982" st_id="312" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5983" st_id="312" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="5984" st_id="312" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="5985" st_id="312" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="5986" st_id="313" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="5987" st_id="313" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="5988" st_id="313" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="5989" st_id="313" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="5990" st_id="313" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="5991" st_id="313" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="5992" st_id="313" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="5993" st_id="313" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="5994" st_id="313" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="5995" st_id="313" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="5996" st_id="313" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="5997" st_id="313" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="5998" st_id="313" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="5999" st_id="313" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6000" st_id="313" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6001" st_id="313" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="6002" st_id="314" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="6003" st_id="314" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="6004" st_id="314" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6005" st_id="314" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6006" st_id="314" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="6007" st_id="314" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="6008" st_id="314" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="6009" st_id="314" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:784 %gmem_load_41_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_41, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>

<operation id="6010" st_id="314" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6011" st_id="314" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6012" st_id="314" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6013" st_id="314" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6014" st_id="314" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6015" st_id="314" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6016" st_id="314" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6017" st_id="314" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="6018" st_id="315" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="6019" st_id="315" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="6020" st_id="315" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6021" st_id="315" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6022" st_id="315" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="6023" st_id="315" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="6024" st_id="315" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="6025" st_id="315" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:785 %gmem_addr_41_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_41

]]></Node>
<StgValue><ssdm name="gmem_addr_41_read"/></StgValue>
</operation>

<operation id="6026" st_id="315" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6027" st_id="315" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6028" st_id="315" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6029" st_id="315" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6030" st_id="315" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6031" st_id="315" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6032" st_id="315" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6033" st_id="315" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="6034" st_id="316" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:663 %mul20_32 = dmul i64 %mul20_31, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="mul20_32"/></StgValue>
</operation>

<operation id="6035" st_id="316" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:681 %tmp_34 = dexp i64 @llvm.exp.f64, i64 %add17_33

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="6036" st_id="316" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6037" st_id="316" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6038" st_id="316" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:737 %add17_36 = dadd i64 %mul2_read, i64 %mul16_36

]]></Node>
<StgValue><ssdm name="add17_36"/></StgValue>
</operation>

<operation id="6039" st_id="316" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:755 %mul16_37 = dmul i64 %mul15_37, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_37"/></StgValue>
</operation>

<operation id="6040" st_id="316" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:773 %mul15_38 = dmul i64 %bitcast_ln19_40, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_38"/></StgValue>
</operation>

<operation id="6041" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:787 %shl_ln19_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_131, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_40"/></StgValue>
</operation>

<operation id="6042" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:788 %zext_ln19_84 = zext i8 %shl_ln19_40

]]></Node>
<StgValue><ssdm name="zext_ln19_84"/></StgValue>
</operation>

<operation id="6043" st_id="316" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:789 %lshr_ln19_41 = lshr i256 %gmem_addr_41_read, i256 %zext_ln19_84

]]></Node>
<StgValue><ssdm name="lshr_ln19_41"/></StgValue>
</operation>

<operation id="6044" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:790 %trunc_ln19_132 = trunc i256 %lshr_ln19_41

]]></Node>
<StgValue><ssdm name="trunc_ln19_132"/></StgValue>
</operation>

<operation id="6045" st_id="316" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6046" st_id="316" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6047" st_id="316" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6048" st_id="316" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6049" st_id="316" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6050" st_id="316" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6051" st_id="316" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6052" st_id="316" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="6053" st_id="317" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6054" st_id="317" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6055" st_id="317" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6056" st_id="317" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6057" st_id="317" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6058" st_id="317" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6059" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:791 %bitcast_ln19_41 = bitcast i64 %trunc_ln19_132

]]></Node>
<StgValue><ssdm name="bitcast_ln19_41"/></StgValue>
</operation>

<operation id="6060" st_id="317" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6061" st_id="317" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6062" st_id="317" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6063" st_id="317" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6064" st_id="317" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6065" st_id="317" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6066" st_id="317" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6067" st_id="317" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6068" st_id="317" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="6069" st_id="318" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6070" st_id="318" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6071" st_id="318" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6072" st_id="318" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6073" st_id="318" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6074" st_id="318" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6075" st_id="318" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6076" st_id="318" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6077" st_id="318" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6078" st_id="318" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6079" st_id="318" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6080" st_id="318" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6081" st_id="318" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6082" st_id="318" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6083" st_id="318" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="6084" st_id="319" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6085" st_id="319" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6086" st_id="319" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6087" st_id="319" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6088" st_id="319" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6089" st_id="319" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6090" st_id="319" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6091" st_id="319" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6092" st_id="319" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6093" st_id="319" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6094" st_id="319" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6095" st_id="319" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6096" st_id="319" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6097" st_id="319" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6098" st_id="319" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="6099" st_id="320" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6100" st_id="320" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6101" st_id="320" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6102" st_id="320" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6103" st_id="320" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6104" st_id="320" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6105" st_id="320" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6106" st_id="320" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:803 %gmem_load_42_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_42, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="6107" st_id="320" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6108" st_id="320" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6109" st_id="320" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6110" st_id="320" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6111" st_id="320" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6112" st_id="320" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6113" st_id="320" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="6114" st_id="321" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6115" st_id="321" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6116" st_id="321" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6117" st_id="321" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6118" st_id="321" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6119" st_id="321" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6120" st_id="321" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6121" st_id="321" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:804 %gmem_addr_42_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_42

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="6122" st_id="321" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6123" st_id="321" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6124" st_id="321" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6125" st_id="321" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6126" st_id="321" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6127" st_id="321" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6128" st_id="321" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="6129" st_id="322" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:682 %mul20_33 = dmul i64 %mul20_32, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="mul20_33"/></StgValue>
</operation>

<operation id="6130" st_id="322" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:700 %tmp_35 = dexp i64 @llvm.exp.f64, i64 %add17_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6131" st_id="322" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6132" st_id="322" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6133" st_id="322" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:756 %add17_37 = dadd i64 %mul2_read, i64 %mul16_37

]]></Node>
<StgValue><ssdm name="add17_37"/></StgValue>
</operation>

<operation id="6134" st_id="322" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:774 %mul16_38 = dmul i64 %mul15_38, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_38"/></StgValue>
</operation>

<operation id="6135" st_id="322" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:792 %mul15_39 = dmul i64 %bitcast_ln19_41, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_39"/></StgValue>
</operation>

<operation id="6136" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:806 %shl_ln19_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_133, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_41"/></StgValue>
</operation>

<operation id="6137" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:807 %zext_ln19_86 = zext i8 %shl_ln19_41

]]></Node>
<StgValue><ssdm name="zext_ln19_86"/></StgValue>
</operation>

<operation id="6138" st_id="322" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:808 %lshr_ln19_42 = lshr i256 %gmem_addr_42_read, i256 %zext_ln19_86

]]></Node>
<StgValue><ssdm name="lshr_ln19_42"/></StgValue>
</operation>

<operation id="6139" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:809 %trunc_ln19_134 = trunc i256 %lshr_ln19_42

]]></Node>
<StgValue><ssdm name="trunc_ln19_134"/></StgValue>
</operation>

<operation id="6140" st_id="322" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6141" st_id="322" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6142" st_id="322" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6143" st_id="322" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6144" st_id="322" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6145" st_id="322" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6146" st_id="322" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="6147" st_id="323" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6148" st_id="323" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6149" st_id="323" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6150" st_id="323" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6151" st_id="323" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6152" st_id="323" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6153" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:810 %bitcast_ln19_42 = bitcast i64 %trunc_ln19_134

]]></Node>
<StgValue><ssdm name="bitcast_ln19_42"/></StgValue>
</operation>

<operation id="6154" st_id="323" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6155" st_id="323" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6156" st_id="323" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6157" st_id="323" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6158" st_id="323" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6159" st_id="323" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6160" st_id="323" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6161" st_id="323" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="6162" st_id="324" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6163" st_id="324" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6164" st_id="324" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6165" st_id="324" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6166" st_id="324" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6167" st_id="324" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6168" st_id="324" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6169" st_id="324" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6170" st_id="324" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6171" st_id="324" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6172" st_id="324" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6173" st_id="324" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6174" st_id="324" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6175" st_id="324" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="6176" st_id="325" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6177" st_id="325" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6178" st_id="325" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6179" st_id="325" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6180" st_id="325" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6181" st_id="325" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6182" st_id="325" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6183" st_id="325" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6184" st_id="325" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6185" st_id="325" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6186" st_id="325" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6187" st_id="325" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6188" st_id="325" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6189" st_id="325" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="6190" st_id="326" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6191" st_id="326" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6192" st_id="326" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6193" st_id="326" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6194" st_id="326" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6195" st_id="326" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6196" st_id="326" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6197" st_id="326" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:822 %gmem_load_43_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_43, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>

<operation id="6198" st_id="326" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6199" st_id="326" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6200" st_id="326" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6201" st_id="326" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6202" st_id="326" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6203" st_id="326" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="6204" st_id="327" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6205" st_id="327" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6206" st_id="327" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6207" st_id="327" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6208" st_id="327" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6209" st_id="327" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6210" st_id="327" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6211" st_id="327" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:823 %gmem_addr_43_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_43

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>

<operation id="6212" st_id="327" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6213" st_id="327" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6214" st_id="327" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6215" st_id="327" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6216" st_id="327" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6217" st_id="327" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="6218" st_id="328" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:701 %mul20_34 = dmul i64 %mul20_33, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="mul20_34"/></StgValue>
</operation>

<operation id="6219" st_id="328" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:719 %tmp_36 = dexp i64 @llvm.exp.f64, i64 %add17_35

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6220" st_id="328" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6221" st_id="328" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6222" st_id="328" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:775 %add17_38 = dadd i64 %mul2_read, i64 %mul16_38

]]></Node>
<StgValue><ssdm name="add17_38"/></StgValue>
</operation>

<operation id="6223" st_id="328" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:793 %mul16_39 = dmul i64 %mul15_39, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_39"/></StgValue>
</operation>

<operation id="6224" st_id="328" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:811 %mul15_40 = dmul i64 %bitcast_ln19_42, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_40"/></StgValue>
</operation>

<operation id="6225" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:825 %shl_ln19_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_135, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_42"/></StgValue>
</operation>

<operation id="6226" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:826 %zext_ln19_88 = zext i8 %shl_ln19_42

]]></Node>
<StgValue><ssdm name="zext_ln19_88"/></StgValue>
</operation>

<operation id="6227" st_id="328" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:827 %lshr_ln19_43 = lshr i256 %gmem_addr_43_read, i256 %zext_ln19_88

]]></Node>
<StgValue><ssdm name="lshr_ln19_43"/></StgValue>
</operation>

<operation id="6228" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:828 %trunc_ln19_136 = trunc i256 %lshr_ln19_43

]]></Node>
<StgValue><ssdm name="trunc_ln19_136"/></StgValue>
</operation>

<operation id="6229" st_id="328" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6230" st_id="328" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6231" st_id="328" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6232" st_id="328" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6233" st_id="328" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6234" st_id="328" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="6235" st_id="329" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6236" st_id="329" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6237" st_id="329" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6238" st_id="329" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6239" st_id="329" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6240" st_id="329" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6241" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:829 %bitcast_ln19_43 = bitcast i64 %trunc_ln19_136

]]></Node>
<StgValue><ssdm name="bitcast_ln19_43"/></StgValue>
</operation>

<operation id="6242" st_id="329" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6243" st_id="329" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6244" st_id="329" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6245" st_id="329" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6246" st_id="329" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6247" st_id="329" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6248" st_id="329" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="6249" st_id="330" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6250" st_id="330" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6251" st_id="330" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6252" st_id="330" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6253" st_id="330" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6254" st_id="330" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6255" st_id="330" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6256" st_id="330" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6257" st_id="330" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6258" st_id="330" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6259" st_id="330" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6260" st_id="330" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6261" st_id="330" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="6262" st_id="331" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6263" st_id="331" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6264" st_id="331" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6265" st_id="331" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6266" st_id="331" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6267" st_id="331" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6268" st_id="331" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6269" st_id="331" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6270" st_id="331" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6271" st_id="331" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6272" st_id="331" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6273" st_id="331" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6274" st_id="331" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="6275" st_id="332" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6276" st_id="332" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6277" st_id="332" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6278" st_id="332" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6279" st_id="332" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6280" st_id="332" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6281" st_id="332" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6282" st_id="332" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:841 %gmem_load_44_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_44, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="6283" st_id="332" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6284" st_id="332" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6285" st_id="332" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6286" st_id="332" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6287" st_id="332" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="6288" st_id="333" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6289" st_id="333" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6290" st_id="333" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6291" st_id="333" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6292" st_id="333" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6293" st_id="333" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6294" st_id="333" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6295" st_id="333" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:842 %gmem_addr_44_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_44

]]></Node>
<StgValue><ssdm name="gmem_addr_44_read"/></StgValue>
</operation>

<operation id="6296" st_id="333" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6297" st_id="333" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6298" st_id="333" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6299" st_id="333" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6300" st_id="333" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="6301" st_id="334" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:720 %mul20_35 = dmul i64 %mul20_34, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="mul20_35"/></StgValue>
</operation>

<operation id="6302" st_id="334" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:738 %tmp_37 = dexp i64 @llvm.exp.f64, i64 %add17_36

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6303" st_id="334" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6304" st_id="334" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6305" st_id="334" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:794 %add17_39 = dadd i64 %mul2_read, i64 %mul16_39

]]></Node>
<StgValue><ssdm name="add17_39"/></StgValue>
</operation>

<operation id="6306" st_id="334" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:812 %mul16_40 = dmul i64 %mul15_40, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_40"/></StgValue>
</operation>

<operation id="6307" st_id="334" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:830 %mul15_41 = dmul i64 %bitcast_ln19_43, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_41"/></StgValue>
</operation>

<operation id="6308" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:844 %shl_ln19_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_137, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_43"/></StgValue>
</operation>

<operation id="6309" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:845 %zext_ln19_90 = zext i8 %shl_ln19_43

]]></Node>
<StgValue><ssdm name="zext_ln19_90"/></StgValue>
</operation>

<operation id="6310" st_id="334" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:846 %lshr_ln19_44 = lshr i256 %gmem_addr_44_read, i256 %zext_ln19_90

]]></Node>
<StgValue><ssdm name="lshr_ln19_44"/></StgValue>
</operation>

<operation id="6311" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:847 %trunc_ln19_138 = trunc i256 %lshr_ln19_44

]]></Node>
<StgValue><ssdm name="trunc_ln19_138"/></StgValue>
</operation>

<operation id="6312" st_id="334" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6313" st_id="334" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6314" st_id="334" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6315" st_id="334" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6316" st_id="334" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="6317" st_id="335" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6318" st_id="335" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6319" st_id="335" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6320" st_id="335" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6321" st_id="335" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6322" st_id="335" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6323" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:848 %bitcast_ln19_44 = bitcast i64 %trunc_ln19_138

]]></Node>
<StgValue><ssdm name="bitcast_ln19_44"/></StgValue>
</operation>

<operation id="6324" st_id="335" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6325" st_id="335" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6326" st_id="335" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6327" st_id="335" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6328" st_id="335" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6329" st_id="335" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="6330" st_id="336" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6331" st_id="336" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6332" st_id="336" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6333" st_id="336" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6334" st_id="336" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6335" st_id="336" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6336" st_id="336" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6337" st_id="336" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6338" st_id="336" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6339" st_id="336" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6340" st_id="336" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6341" st_id="336" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="6342" st_id="337" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6343" st_id="337" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6344" st_id="337" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6345" st_id="337" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6346" st_id="337" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6347" st_id="337" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6348" st_id="337" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6349" st_id="337" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6350" st_id="337" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6351" st_id="337" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6352" st_id="337" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6353" st_id="337" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="6354" st_id="338" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6355" st_id="338" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6356" st_id="338" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6357" st_id="338" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6358" st_id="338" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6359" st_id="338" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6360" st_id="338" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6361" st_id="338" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:860 %gmem_load_45_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_45, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>

<operation id="6362" st_id="338" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6363" st_id="338" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6364" st_id="338" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6365" st_id="338" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="6366" st_id="339" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6367" st_id="339" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6368" st_id="339" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6369" st_id="339" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6370" st_id="339" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6371" st_id="339" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6372" st_id="339" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6373" st_id="339" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:861 %gmem_addr_45_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_45

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="6374" st_id="339" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:879 %gmem_load_46_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_46, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="6375" st_id="339" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6376" st_id="339" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6377" st_id="339" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="6378" st_id="340" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:739 %mul20_36 = dmul i64 %mul20_35, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="mul20_36"/></StgValue>
</operation>

<operation id="6379" st_id="340" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:757 %tmp_38 = dexp i64 @llvm.exp.f64, i64 %add17_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6380" st_id="340" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6381" st_id="340" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6382" st_id="340" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:813 %add17_40 = dadd i64 %mul2_read, i64 %mul16_40

]]></Node>
<StgValue><ssdm name="add17_40"/></StgValue>
</operation>

<operation id="6383" st_id="340" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:831 %mul16_41 = dmul i64 %mul15_41, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_41"/></StgValue>
</operation>

<operation id="6384" st_id="340" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:849 %mul15_42 = dmul i64 %bitcast_ln19_44, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_42"/></StgValue>
</operation>

<operation id="6385" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:863 %shl_ln19_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_139, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_44"/></StgValue>
</operation>

<operation id="6386" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:864 %zext_ln19_92 = zext i8 %shl_ln19_44

]]></Node>
<StgValue><ssdm name="zext_ln19_92"/></StgValue>
</operation>

<operation id="6387" st_id="340" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:865 %lshr_ln19_45 = lshr i256 %gmem_addr_45_read, i256 %zext_ln19_92

]]></Node>
<StgValue><ssdm name="lshr_ln19_45"/></StgValue>
</operation>

<operation id="6388" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:866 %trunc_ln19_140 = trunc i256 %lshr_ln19_45

]]></Node>
<StgValue><ssdm name="trunc_ln19_140"/></StgValue>
</operation>

<operation id="6389" st_id="340" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:880 %gmem_addr_46_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_46

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>

<operation id="6390" st_id="340" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:898 %gmem_load_47_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_47, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>

<operation id="6391" st_id="340" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6392" st_id="340" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="6393" st_id="341" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6394" st_id="341" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6395" st_id="341" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6396" st_id="341" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6397" st_id="341" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6398" st_id="341" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6399" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:867 %bitcast_ln19_45 = bitcast i64 %trunc_ln19_140

]]></Node>
<StgValue><ssdm name="bitcast_ln19_45"/></StgValue>
</operation>

<operation id="6400" st_id="341" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6401" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:882 %shl_ln19_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_141, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_45"/></StgValue>
</operation>

<operation id="6402" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:883 %zext_ln19_94 = zext i8 %shl_ln19_45

]]></Node>
<StgValue><ssdm name="zext_ln19_94"/></StgValue>
</operation>

<operation id="6403" st_id="341" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:884 %lshr_ln19_46 = lshr i256 %gmem_addr_46_read, i256 %zext_ln19_94

]]></Node>
<StgValue><ssdm name="lshr_ln19_46"/></StgValue>
</operation>

<operation id="6404" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:885 %trunc_ln19_142 = trunc i256 %lshr_ln19_46

]]></Node>
<StgValue><ssdm name="trunc_ln19_142"/></StgValue>
</operation>

<operation id="6405" st_id="341" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:899 %gmem_addr_47_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_47

]]></Node>
<StgValue><ssdm name="gmem_addr_47_read"/></StgValue>
</operation>

<operation id="6406" st_id="341" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:917 %gmem_load_48_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_48, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="6407" st_id="341" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="6408" st_id="342" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6409" st_id="342" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6410" st_id="342" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6411" st_id="342" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6412" st_id="342" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6413" st_id="342" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6414" st_id="342" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6415" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:886 %bitcast_ln19_46 = bitcast i64 %trunc_ln19_142

]]></Node>
<StgValue><ssdm name="bitcast_ln19_46"/></StgValue>
</operation>

<operation id="6416" st_id="342" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6417" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:901 %shl_ln19_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_143, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_46"/></StgValue>
</operation>

<operation id="6418" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:902 %zext_ln19_96 = zext i8 %shl_ln19_46

]]></Node>
<StgValue><ssdm name="zext_ln19_96"/></StgValue>
</operation>

<operation id="6419" st_id="342" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:903 %lshr_ln19_47 = lshr i256 %gmem_addr_47_read, i256 %zext_ln19_96

]]></Node>
<StgValue><ssdm name="lshr_ln19_47"/></StgValue>
</operation>

<operation id="6420" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:904 %trunc_ln19_144 = trunc i256 %lshr_ln19_47

]]></Node>
<StgValue><ssdm name="trunc_ln19_144"/></StgValue>
</operation>

<operation id="6421" st_id="342" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:918 %gmem_addr_48_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_48

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="6422" st_id="342" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="64" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:936 %gmem_load_49_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i256 %gmem_addr_49, i64 1

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="6423" st_id="343" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6424" st_id="343" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6425" st_id="343" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6426" st_id="343" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6427" st_id="343" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6428" st_id="343" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6429" st_id="343" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6430" st_id="343" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6431" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:905 %bitcast_ln19_47 = bitcast i64 %trunc_ln19_144

]]></Node>
<StgValue><ssdm name="bitcast_ln19_47"/></StgValue>
</operation>

<operation id="6432" st_id="343" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6433" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:920 %shl_ln19_47 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_145, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_47"/></StgValue>
</operation>

<operation id="6434" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:921 %zext_ln19_98 = zext i8 %shl_ln19_47

]]></Node>
<StgValue><ssdm name="zext_ln19_98"/></StgValue>
</operation>

<operation id="6435" st_id="343" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:922 %lshr_ln19_48 = lshr i256 %gmem_addr_48_read, i256 %zext_ln19_98

]]></Node>
<StgValue><ssdm name="lshr_ln19_48"/></StgValue>
</operation>

<operation id="6436" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:923 %trunc_ln19_146 = trunc i256 %lshr_ln19_48

]]></Node>
<StgValue><ssdm name="trunc_ln19_146"/></StgValue>
</operation>

<operation id="6437" st_id="343" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:937 %gmem_addr_49_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i256 %gmem_addr_49

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="6438" st_id="344" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6439" st_id="344" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6440" st_id="344" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6441" st_id="344" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6442" st_id="344" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6443" st_id="344" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6444" st_id="344" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6445" st_id="344" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6446" st_id="344" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6447" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:924 %bitcast_ln19_48 = bitcast i64 %trunc_ln19_146

]]></Node>
<StgValue><ssdm name="bitcast_ln19_48"/></StgValue>
</operation>

<operation id="6448" st_id="344" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6449" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_17_3.split:939 %shl_ln19_48 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln19_147, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln19_48"/></StgValue>
</operation>

<operation id="6450" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="256" op_0_bw="8">
<![CDATA[
VITIS_LOOP_17_3.split:940 %zext_ln19_100 = zext i8 %shl_ln19_48

]]></Node>
<StgValue><ssdm name="zext_ln19_100"/></StgValue>
</operation>

<operation id="6451" st_id="344" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:941 %lshr_ln19_49 = lshr i256 %gmem_addr_49_read, i256 %zext_ln19_100

]]></Node>
<StgValue><ssdm name="lshr_ln19_49"/></StgValue>
</operation>

<operation id="6452" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:942 %trunc_ln19_148 = trunc i256 %lshr_ln19_49

]]></Node>
<StgValue><ssdm name="trunc_ln19_148"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="6453" st_id="345" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6454" st_id="345" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6455" st_id="345" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6456" st_id="345" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6457" st_id="345" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6458" st_id="345" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6459" st_id="345" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6460" st_id="345" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6461" st_id="345" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6462" st_id="345" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6463" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:943 %bitcast_ln19_49 = bitcast i64 %trunc_ln19_148

]]></Node>
<StgValue><ssdm name="bitcast_ln19_49"/></StgValue>
</operation>

<operation id="6464" st_id="345" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="6465" st_id="346" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:758 %mul20_37 = dmul i64 %mul20_36, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mul20_37"/></StgValue>
</operation>

<operation id="6466" st_id="346" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:776 %tmp_39 = dexp i64 @llvm.exp.f64, i64 %add17_38

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="6467" st_id="346" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6468" st_id="346" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6469" st_id="346" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:832 %add17_41 = dadd i64 %mul2_read, i64 %mul16_41

]]></Node>
<StgValue><ssdm name="add17_41"/></StgValue>
</operation>

<operation id="6470" st_id="346" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:850 %mul16_42 = dmul i64 %mul15_42, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_42"/></StgValue>
</operation>

<operation id="6471" st_id="346" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:868 %mul15_43 = dmul i64 %bitcast_ln19_45, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_43"/></StgValue>
</operation>

<operation id="6472" st_id="346" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6473" st_id="346" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6474" st_id="346" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6475" st_id="346" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="6476" st_id="347" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6477" st_id="347" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6478" st_id="347" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6479" st_id="347" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6480" st_id="347" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6481" st_id="347" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6482" st_id="347" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:887 %mul15_44 = dmul i64 %bitcast_ln19_46, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_44"/></StgValue>
</operation>

<operation id="6483" st_id="347" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6484" st_id="347" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6485" st_id="347" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="6486" st_id="348" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6487" st_id="348" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6488" st_id="348" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6489" st_id="348" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6490" st_id="348" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6491" st_id="348" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6492" st_id="348" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6493" st_id="348" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:906 %mul15_45 = dmul i64 %bitcast_ln19_47, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_45"/></StgValue>
</operation>

<operation id="6494" st_id="348" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6495" st_id="348" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="6496" st_id="349" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6497" st_id="349" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6498" st_id="349" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6499" st_id="349" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6500" st_id="349" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6501" st_id="349" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6502" st_id="349" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6503" st_id="349" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:925 %mul15_46 = dmul i64 %bitcast_ln19_48, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_46"/></StgValue>
</operation>

<operation id="6504" st_id="349" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="6505" st_id="350" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6506" st_id="350" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6507" st_id="350" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6508" st_id="350" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6509" st_id="350" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6510" st_id="350" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6511" st_id="350" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6512" st_id="350" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6513" st_id="350" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:944 %mul15_47 = dmul i64 %bitcast_ln19_49, i64 %sigma_read

]]></Node>
<StgValue><ssdm name="mul15_47"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="6514" st_id="351" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6515" st_id="351" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6516" st_id="351" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6517" st_id="351" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6518" st_id="351" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6519" st_id="351" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6520" st_id="351" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6521" st_id="351" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6522" st_id="351" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6523" st_id="351" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="6524" st_id="352" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:777 %mul20_38 = dmul i64 %mul20_37, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="mul20_38"/></StgValue>
</operation>

<operation id="6525" st_id="352" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:795 %tmp_40 = dexp i64 @llvm.exp.f64, i64 %add17_39

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6526" st_id="352" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6527" st_id="352" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6528" st_id="352" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:851 %add17_42 = dadd i64 %mul2_read, i64 %mul16_42

]]></Node>
<StgValue><ssdm name="add17_42"/></StgValue>
</operation>

<operation id="6529" st_id="352" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:869 %mul16_43 = dmul i64 %mul15_43, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_43"/></StgValue>
</operation>

<operation id="6530" st_id="352" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6531" st_id="352" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6532" st_id="352" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6533" st_id="352" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="6534" st_id="353" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6535" st_id="353" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6536" st_id="353" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6537" st_id="353" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6538" st_id="353" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6539" st_id="353" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:888 %mul16_44 = dmul i64 %mul15_44, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_44"/></StgValue>
</operation>

<operation id="6540" st_id="353" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6541" st_id="353" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6542" st_id="353" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="6543" st_id="354" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6544" st_id="354" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6545" st_id="354" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6546" st_id="354" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6547" st_id="354" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6548" st_id="354" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6549" st_id="354" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6550" st_id="354" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="6551" st_id="355" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6552" st_id="355" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6553" st_id="355" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6554" st_id="355" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6555" st_id="355" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6556" st_id="355" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6557" st_id="355" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:926 %mul16_46 = dmul i64 %mul15_46, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_46"/></StgValue>
</operation>

<operation id="6558" st_id="355" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="6559" st_id="356" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6560" st_id="356" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6561" st_id="356" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6562" st_id="356" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6563" st_id="356" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6564" st_id="356" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:907 %mul16_45 = dmul i64 %mul15_45, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_45"/></StgValue>
</operation>

<operation id="6565" st_id="356" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:945 %mul16_47 = dmul i64 %mul15_47, i64 %tmp_read

]]></Node>
<StgValue><ssdm name="mul16_47"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="6566" st_id="357" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6567" st_id="357" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6568" st_id="357" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6569" st_id="357" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6570" st_id="357" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6571" st_id="357" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6572" st_id="357" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6573" st_id="357" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6574" st_id="357" stage="6" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="6575" st_id="358" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:796 %mul20_39 = dmul i64 %mul20_38, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="mul20_39"/></StgValue>
</operation>

<operation id="6576" st_id="358" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:814 %tmp_41 = dexp i64 @llvm.exp.f64, i64 %add17_40

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6577" st_id="358" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6578" st_id="358" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6579" st_id="358" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:870 %add17_43 = dadd i64 %mul2_read, i64 %mul16_43

]]></Node>
<StgValue><ssdm name="add17_43"/></StgValue>
</operation>

<operation id="6580" st_id="358" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6581" st_id="358" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6582" st_id="358" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6583" st_id="358" stage="5" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="6584" st_id="359" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6585" st_id="359" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6586" st_id="359" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6587" st_id="359" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6588" st_id="359" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6589" st_id="359" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6590" st_id="359" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6591" st_id="359" stage="4" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="6592" st_id="360" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6593" st_id="360" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6594" st_id="360" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6595" st_id="360" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6596" st_id="360" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6597" st_id="360" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6598" st_id="360" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6599" st_id="360" stage="3" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="6600" st_id="361" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6601" st_id="361" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6602" st_id="361" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6603" st_id="361" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6604" st_id="361" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6605" st_id="361" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6606" st_id="361" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6607" st_id="361" stage="2" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="6608" st_id="362" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6609" st_id="362" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6610" st_id="362" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6611" st_id="362" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6612" st_id="362" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:889 %add17_44 = dadd i64 %mul2_read, i64 %mul16_44

]]></Node>
<StgValue><ssdm name="add17_44"/></StgValue>
</operation>

<operation id="6613" st_id="362" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:908 %add17_45 = dadd i64 %mul2_read, i64 %mul16_45

]]></Node>
<StgValue><ssdm name="add17_45"/></StgValue>
</operation>

<operation id="6614" st_id="362" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:927 %add17_46 = dadd i64 %mul2_read, i64 %mul16_46

]]></Node>
<StgValue><ssdm name="add17_46"/></StgValue>
</operation>

<operation id="6615" st_id="362" stage="1" lat="6">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:946 %add17_47 = dadd i64 %mul2_read, i64 %mul16_47

]]></Node>
<StgValue><ssdm name="add17_47"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="6616" st_id="363" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6617" st_id="363" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6618" st_id="363" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6619" st_id="363" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="6620" st_id="364" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:815 %mul20_40 = dmul i64 %mul20_39, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="mul20_40"/></StgValue>
</operation>

<operation id="6621" st_id="364" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:833 %tmp_42 = dexp i64 @llvm.exp.f64, i64 %add17_41

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="6622" st_id="364" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6623" st_id="364" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="6624" st_id="365" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6625" st_id="365" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6626" st_id="365" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6627" st_id="365" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="6628" st_id="366" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6629" st_id="366" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6630" st_id="366" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6631" st_id="366" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="6632" st_id="367" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6633" st_id="367" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6634" st_id="367" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6635" st_id="367" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="6636" st_id="368" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6637" st_id="368" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6638" st_id="368" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6639" st_id="368" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="6640" st_id="369" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6641" st_id="369" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6642" st_id="369" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6643" st_id="369" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="6644" st_id="370" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:834 %mul20_41 = dmul i64 %mul20_40, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="mul20_41"/></StgValue>
</operation>

<operation id="6645" st_id="370" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:852 %tmp_43 = dexp i64 @llvm.exp.f64, i64 %add17_42

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="6646" st_id="370" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6647" st_id="370" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="6648" st_id="371" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6649" st_id="371" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6650" st_id="371" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6651" st_id="371" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="6652" st_id="372" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6653" st_id="372" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6654" st_id="372" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6655" st_id="372" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="6656" st_id="373" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6657" st_id="373" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6658" st_id="373" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6659" st_id="373" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="6660" st_id="374" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6661" st_id="374" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6662" st_id="374" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6663" st_id="374" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="6664" st_id="375" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6665" st_id="375" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6666" st_id="375" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6667" st_id="375" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="6668" st_id="376" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:853 %mul20_42 = dmul i64 %mul20_41, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="mul20_42"/></StgValue>
</operation>

<operation id="6669" st_id="376" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:871 %tmp_44 = dexp i64 @llvm.exp.f64, i64 %add17_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="6670" st_id="376" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6671" st_id="376" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="6672" st_id="377" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6673" st_id="377" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6674" st_id="377" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6675" st_id="377" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="6676" st_id="378" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6677" st_id="378" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6678" st_id="378" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6679" st_id="378" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="6680" st_id="379" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6681" st_id="379" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6682" st_id="379" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6683" st_id="379" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="6684" st_id="380" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6685" st_id="380" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6686" st_id="380" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6687" st_id="380" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="6688" st_id="381" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6689" st_id="381" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6690" st_id="381" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6691" st_id="381" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="6692" st_id="382" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:872 %mul20_43 = dmul i64 %mul20_42, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="mul20_43"/></StgValue>
</operation>

<operation id="6693" st_id="382" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:890 %tmp_45 = dexp i64 @llvm.exp.f64, i64 %add17_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="6694" st_id="382" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6695" st_id="382" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="6696" st_id="383" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6697" st_id="383" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6698" st_id="383" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6699" st_id="383" stage="18" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="6700" st_id="384" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6701" st_id="384" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6702" st_id="384" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6703" st_id="384" stage="17" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="6704" st_id="385" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6705" st_id="385" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6706" st_id="385" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6707" st_id="385" stage="16" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="6708" st_id="386" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6709" st_id="386" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6710" st_id="386" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6711" st_id="386" stage="15" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="6712" st_id="387" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6713" st_id="387" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6714" st_id="387" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6715" st_id="387" stage="14" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="6716" st_id="388" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:891 %mul20_44 = dmul i64 %mul20_43, i64 %tmp_45

]]></Node>
<StgValue><ssdm name="mul20_44"/></StgValue>
</operation>

<operation id="6717" st_id="388" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:909 %tmp_46 = dexp i64 @llvm.exp.f64, i64 %add17_45

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6718" st_id="388" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6719" st_id="388" stage="13" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="6720" st_id="389" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6721" st_id="389" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6722" st_id="389" stage="12" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="6723" st_id="390" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6724" st_id="390" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6725" st_id="390" stage="11" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="6726" st_id="391" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6727" st_id="391" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6728" st_id="391" stage="10" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="6729" st_id="392" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6730" st_id="392" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6731" st_id="392" stage="9" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="6732" st_id="393" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6733" st_id="393" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6734" st_id="393" stage="8" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="6735" st_id="394" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:910 %mul20_45 = dmul i64 %mul20_44, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="mul20_45"/></StgValue>
</operation>

<operation id="6736" st_id="394" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:928 %tmp_47 = dexp i64 @llvm.exp.f64, i64 %add17_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="6737" st_id="394" stage="7" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="6738" st_id="395" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6739" st_id="395" stage="6" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="6740" st_id="396" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6741" st_id="396" stage="5" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="6742" st_id="397" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6743" st_id="397" stage="4" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="6744" st_id="398" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6745" st_id="398" stage="3" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="6746" st_id="399" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6747" st_id="399" stage="2" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="6748" st_id="400" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:929 %mul20_46 = dmul i64 %mul20_45, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="mul20_46"/></StgValue>
</operation>

<operation id="6749" st_id="400" stage="1" lat="18">
<core>DExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:947 %tmp_48 = dexp i64 @llvm.exp.f64, i64 %add17_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="6750" st_id="401" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="6751" st_id="402" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="6752" st_id="403" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="6753" st_id="404" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="6754" st_id="405" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="6755" st_id="406" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:948 %mul20_47 = dmul i64 %mul20_46, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="mul20_47"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="6756" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:949 %bitcast_ln19_50 = bitcast i64 %mul20_47

]]></Node>
<StgValue><ssdm name="bitcast_ln19_50"/></StgValue>
</operation>

<operation id="6757" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="256" op_0_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:950 %zext_ln19_50 = zext i64 %bitcast_ln19_50

]]></Node>
<StgValue><ssdm name="zext_ln19_50"/></StgValue>
</operation>

<operation id="6758" st_id="407" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_3.split:951 %zext_ln19_51 = zext i5 %trunc_ln19

]]></Node>
<StgValue><ssdm name="zext_ln19_51"/></StgValue>
</operation>

<operation id="6759" st_id="407" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_3.split:952 %shl_ln19 = shl i32 255, i32 %zext_ln19_51

]]></Node>
<StgValue><ssdm name="shl_ln19"/></StgValue>
</operation>

<operation id="6760" st_id="407" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_17_3.split:953 %shl_ln19_49 = shl i256 %zext_ln19_50, i256 %zext_ln19

]]></Node>
<StgValue><ssdm name="shl_ln19_49"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="6761" st_id="408" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:955 %write_ln19 = write void @_ssdm_op_Write.m_axi.p1i256, i256 %gmem_addr, i256 %shl_ln19_49, i32 %shl_ln19

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="6762" st_id="409" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="6763" st_id="410" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="6764" st_id="411" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="6765" st_id="412" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="6766" st_id="413" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="6767" st_id="414" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="6768" st_id="415" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="6769" st_id="416" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="6770" st_id="417" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="6771" st_id="418" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="6772" st_id="419" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="6773" st_id="420" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="6774" st_id="421" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="6775" st_id="422" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="6776" st_id="423" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="6777" st_id="424" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="6778" st_id="425" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="6779" st_id="426" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="6780" st_id="427" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="6781" st_id="428" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="6782" st_id="429" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="6783" st_id="430" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="6784" st_id="431" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="6785" st_id="432" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="6786" st_id="433" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="6787" st_id="434" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="6788" st_id="435" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="6789" st_id="436" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="6790" st_id="437" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="6791" st_id="438" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="6792" st_id="439" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="6793" st_id="440" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="6794" st_id="441" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="6795" st_id="442" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="6796" st_id="443" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="6797" st_id="444" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="6798" st_id="445" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="6799" st_id="446" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="6800" st_id="447" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="6801" st_id="448" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="6802" st_id="449" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="6803" st_id="450" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="6804" st_id="451" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="6805" st_id="452" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="6806" st_id="453" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="6807" st_id="454" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="6808" st_id="455" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="6809" st_id="456" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="6810" st_id="457" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="6811" st_id="458" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="6812" st_id="459" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="6813" st_id="460" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="6814" st_id="461" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="6815" st_id="462" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="6816" st_id="463" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="6817" st_id="464" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="6818" st_id="465" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="6819" st_id="466" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="6820" st_id="467" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="6821" st_id="468" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="6822" st_id="469" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="6823" st_id="470" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="6824" st_id="471" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="6825" st_id="472" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="6826" st_id="473" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="6827" st_id="474" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="6828" st_id="475" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="6829" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:1 %specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln15"/></StgValue>
</operation>

<operation id="6830" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_17_3.split:2 %speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln15"/></StgValue>
</operation>

<operation id="6831" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:3 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="6832" st_id="476" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:956 %empty_40 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="6833" st_id="476" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_17_3.split:959 %br_ln15 = br void %VITIS_LOOP_17_3

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
