

================================================================
== Vitis HLS Report for 'lab3_z1'
================================================================
* Date:           Sat Oct 29 02:08:03 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab3_z1
* Solution:       ex_sol1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  8.00 ns|  2.702 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  24.000 ns|  24.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   1|      -|     -|    -|
|Expression       |        -|   -|      0|    39|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    21|    -|
|Register         |        -|   -|      4|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   1|      4|    60|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   2|     ~0|    ~0|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_16s_16s_32_4_1_U1  |mul_mul_16s_16s_32_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |res           |         +|   0|  0|  39|          32|          32|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  39|          32|          32|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  21|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab3_z1|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|       lab3_z1|  return value|
|inA                |   in|   16|     ap_none|           inA|        scalar|
|inB                |   in|   16|     ap_none|           inB|        scalar|
|inC                |   in|   16|     ap_none|           inC|       pointer|
|res                |  out|   32|      ap_vld|           res|       pointer|
|res_ap_vld         |  out|    1|      ap_vld|           res|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

