// Seed: 2437897558
module module_0 (
    input supply1 id_0
    , id_2
);
  reg
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17;
  assign module_1.id_1 = 0;
  always @(1 or 1'h0) id_6 <= {id_12{1}};
  supply1 id_18 = 1'b0;
endmodule
module module_1 (
    input  tri0 id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = id_0;
  module_0 modCall_1 (id_0);
  wire id_4;
  tri1 id_5 = id_3;
  always @(1'h0 or posedge 1);
  wire id_6;
  wor  id_7 = id_3 ? id_3 : id_7;
endmodule
