Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Fri Sep  1 12:39:53 2023
| Host         : pdudley-msi-laptop running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file ./results/utilization.rpt
| Design       : top
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 4023 |     0 |          0 |     37440 | 10.75 |
|   LUT as Logic             | 3558 |     0 |          0 |     37440 |  9.50 |
|   LUT as Memory            |  465 |     0 |          0 |     15840 |  2.94 |
|     LUT as Distributed RAM |  132 |     0 |            |           |       |
|     LUT as Shift Register  |  333 |     0 |            |           |       |
| CLB Registers              | 5649 |     0 |          0 |     74880 |  7.54 |
|   Register as Flip Flop    | 5649 |     0 |          0 |     74880 |  7.54 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |   66 |     0 |          0 |      4680 |  1.41 |
| F7 Muxes                   |  165 |     0 |          0 |     18720 |  0.88 |
| F8 Muxes                   |   38 |     0 |          0 |      9360 |  0.41 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 184   |          Yes |           - |        Reset |
| 90    |          Yes |         Set |            - |
| 5334  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  973 |     0 |          0 |      4680 | 20.79 |
|   CLBL                                     |  632 |     0 |            |           |       |
|   CLBM                                     |  341 |     0 |            |           |       |
| LUT as Logic                               | 3558 |     0 |          0 |     37440 |  9.50 |
|   using O5 output only                     |   90 |       |            |           |       |
|   using O6 output only                     | 2739 |       |            |           |       |
|   using O5 and O6                          |  729 |       |            |           |       |
| LUT as Memory                              |  465 |     0 |          0 |     15840 |  2.94 |
|   LUT as Distributed RAM                   |  132 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  112 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  333 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  145 |       |            |           |       |
|     using O5 and O6                        |  188 |       |            |           |       |
| CLB Registers                              | 5649 |     0 |          0 |     74880 |  7.54 |
|   Register driven from within the CLB      | 2769 |       |            |           |       |
|   Register driven from outside the CLB     | 2880 |       |            |           |       |
|     LUT in front of the register is unused | 2071 |       |            |           |       |
|     LUT in front of the register is used   |  809 |       |            |           |       |
| Unique Control Sets                        |  342 |       |          0 |      9360 |  3.65 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    4 |     0 |          0 |       108 |  3.70 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       108 |  3.70 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       216 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |        82 |  2.44 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    1 |     1 |          0 |        12 |  8.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_S          |    1 |     1 |          0 |        12 |  8.33 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       184 |  1.09 |
|   BUFGCE             |    1 |     0 |          0 |        76 |  1.32 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5334 |            Register |
| LUT6     | 1810 |                 CLB |
| LUT4     |  834 |                 CLB |
| LUT3     |  674 |                 CLB |
| LUT5     |  562 |                 CLB |
| LUT2     |  311 |                 CLB |
| SRLC32E  |  278 |                 CLB |
| SRL16E   |  241 |                 CLB |
| FDCE     |  184 |            Register |
| MUXF7    |  165 |                 CLB |
| RAMD64E  |  112 |                 CLB |
| LUT1     |   96 |                 CLB |
| FDSE     |   90 |            Register |
| CARRY8   |   66 |                 CLB |
| FDPE     |   41 |            Register |
| MUXF8    |   38 |                 CLB |
| RAMD32   |   36 |                 CLB |
| RAMS32   |    4 |                 CLB |
| RAMB36E2 |    4 |            BLOCKRAM |
| SRLC16E  |    2 |                 CLB |
| OBUFT    |    2 |                 I/O |
| INBUF    |    2 |                 I/O |
| IBUFCTRL |    2 |              Others |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
| BUFGCE   |    1 |               Clock |
| BSCANE2  |    1 |       Configuration |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| spi_ila  |    1 |
| dbg_hub  |    1 |
+----------+------+


