// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Cipher_HH_
#define _Cipher_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Cipher_Loop_1_proc.h"
#include "AddRoundKey45.h"
#include "SubBytes46.h"
#include "ShiftRows47.h"
#include "MixColumns48.h"
#include "AddRoundKey49.h"
#include "SubBytes50.h"
#include "ShiftRows51.h"
#include "MixColumns52.h"
#include "AddRoundKey53.h"
#include "SubBytes54.h"
#include "ShiftRows55.h"
#include "MixColumns56.h"
#include "AddRoundKey57.h"
#include "SubBytes58.h"
#include "ShiftRows59.h"
#include "MixColumns60.h"
#include "AddRoundKey61.h"
#include "SubBytes62.h"
#include "ShiftRows63.h"
#include "MixColumns64.h"
#include "AddRoundKey65.h"
#include "SubBytes66.h"
#include "ShiftRows67.h"
#include "MixColumns68.h"
#include "AddRoundKey69.h"
#include "SubBytes70.h"
#include "ShiftRows71.h"
#include "MixColumns72.h"
#include "AddRoundKey73.h"
#include "SubBytes74.h"
#include "ShiftRows75.h"
#include "MixColumns76.h"
#include "AddRoundKey77.h"
#include "SubBytes78.h"
#include "ShiftRows79.h"
#include "MixColumns.h"
#include "AddRoundKey80.h"
#include "SubBytes.h"
#include "ShiftRows.h"
#include "AddRoundKey.h"
#include "Cipher_Loop_2_proc.h"
#include "Cipher_state_0_V.h"
#include "Cipher_state_2_V.h"
#include "Cipher_state_3_V.h"
#include "Cipher_state_4_V.h"

namespace ap_rtl {

struct Cipher : public sc_module {
    // Port declarations 82
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<4> > plain_V_address0;
    sc_out< sc_logic > plain_V_ce0;
    sc_out< sc_lv<8> > plain_V_d0;
    sc_in< sc_lv<8> > plain_V_q0;
    sc_out< sc_logic > plain_V_we0;
    sc_out< sc_lv<4> > plain_V_address1;
    sc_out< sc_logic > plain_V_ce1;
    sc_out< sc_lv<8> > plain_V_d1;
    sc_in< sc_lv<8> > plain_V_q1;
    sc_out< sc_logic > plain_V_we1;
    sc_out< sc_lv<4> > encrypt_V_address0;
    sc_out< sc_logic > encrypt_V_ce0;
    sc_out< sc_lv<8> > encrypt_V_d0;
    sc_in< sc_lv<8> > encrypt_V_q0;
    sc_out< sc_logic > encrypt_V_we0;
    sc_out< sc_lv<4> > encrypt_V_address1;
    sc_out< sc_logic > encrypt_V_ce1;
    sc_out< sc_lv<8> > encrypt_V_d1;
    sc_in< sc_lv<8> > encrypt_V_q1;
    sc_out< sc_logic > encrypt_V_we1;
    sc_out< sc_lv<4> > key_0_V_address0;
    sc_out< sc_logic > key_0_V_ce0;
    sc_out< sc_lv<8> > key_0_V_d0;
    sc_in< sc_lv<8> > key_0_V_q0;
    sc_out< sc_logic > key_0_V_we0;
    sc_out< sc_lv<4> > key_1_V_address0;
    sc_out< sc_logic > key_1_V_ce0;
    sc_out< sc_lv<8> > key_1_V_d0;
    sc_in< sc_lv<8> > key_1_V_q0;
    sc_out< sc_logic > key_1_V_we0;
    sc_out< sc_lv<4> > key_2_V_address0;
    sc_out< sc_logic > key_2_V_ce0;
    sc_out< sc_lv<8> > key_2_V_d0;
    sc_in< sc_lv<8> > key_2_V_q0;
    sc_out< sc_logic > key_2_V_we0;
    sc_out< sc_lv<4> > key_3_V_address0;
    sc_out< sc_logic > key_3_V_ce0;
    sc_out< sc_lv<8> > key_3_V_d0;
    sc_in< sc_lv<8> > key_3_V_q0;
    sc_out< sc_logic > key_3_V_we0;
    sc_out< sc_lv<4> > key_4_V_address0;
    sc_out< sc_logic > key_4_V_ce0;
    sc_out< sc_lv<8> > key_4_V_d0;
    sc_in< sc_lv<8> > key_4_V_q0;
    sc_out< sc_logic > key_4_V_we0;
    sc_out< sc_lv<4> > key_5_V_address0;
    sc_out< sc_logic > key_5_V_ce0;
    sc_out< sc_lv<8> > key_5_V_d0;
    sc_in< sc_lv<8> > key_5_V_q0;
    sc_out< sc_logic > key_5_V_we0;
    sc_out< sc_lv<4> > key_6_V_address0;
    sc_out< sc_logic > key_6_V_ce0;
    sc_out< sc_lv<8> > key_6_V_d0;
    sc_in< sc_lv<8> > key_6_V_q0;
    sc_out< sc_logic > key_6_V_we0;
    sc_out< sc_lv<4> > key_7_V_address0;
    sc_out< sc_logic > key_7_V_ce0;
    sc_out< sc_lv<8> > key_7_V_d0;
    sc_in< sc_lv<8> > key_7_V_q0;
    sc_out< sc_logic > key_7_V_we0;
    sc_out< sc_lv<4> > key_8_V_address0;
    sc_out< sc_logic > key_8_V_ce0;
    sc_out< sc_lv<8> > key_8_V_d0;
    sc_in< sc_lv<8> > key_8_V_q0;
    sc_out< sc_logic > key_8_V_we0;
    sc_out< sc_lv<4> > key_9_V_address0;
    sc_out< sc_logic > key_9_V_ce0;
    sc_out< sc_lv<8> > key_9_V_d0;
    sc_in< sc_lv<8> > key_9_V_q0;
    sc_out< sc_logic > key_9_V_we0;
    sc_out< sc_lv<4> > key_10_V_address0;
    sc_out< sc_logic > key_10_V_ce0;
    sc_out< sc_lv<8> > key_10_V_d0;
    sc_in< sc_lv<8> > key_10_V_q0;
    sc_out< sc_logic > key_10_V_we0;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const3;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;


    // Module declarations
    Cipher(sc_module_name name);
    SC_HAS_PROCESS(Cipher);

    ~Cipher();

    sc_trace_file* mVcdFile;

    Cipher_state_0_V* state_0_V_U;
    Cipher_state_0_V* state_1_V_U;
    Cipher_state_2_V* state_2_V_U;
    Cipher_state_3_V* state_3_V_U;
    Cipher_state_4_V* state_4_V_U;
    Cipher_state_0_V* state_5_V_U;
    Cipher_state_2_V* state_6_V_U;
    Cipher_state_3_V* state_7_V_U;
    Cipher_state_4_V* state_8_V_U;
    Cipher_state_0_V* state_9_V_U;
    Cipher_state_2_V* state_10_V_U;
    Cipher_state_3_V* state_11_V_U;
    Cipher_state_4_V* state_12_V_U;
    Cipher_state_0_V* state_13_V_U;
    Cipher_state_2_V* state_14_V_U;
    Cipher_state_3_V* state_15_V_U;
    Cipher_state_4_V* state_16_V_U;
    Cipher_state_0_V* state_17_V_U;
    Cipher_state_2_V* state_18_V_U;
    Cipher_state_3_V* state_19_V_U;
    Cipher_state_4_V* state_20_V_U;
    Cipher_state_0_V* state_21_V_U;
    Cipher_state_2_V* state_22_V_U;
    Cipher_state_3_V* state_23_V_U;
    Cipher_state_4_V* state_24_V_U;
    Cipher_state_0_V* state_25_V_U;
    Cipher_state_2_V* state_26_V_U;
    Cipher_state_3_V* state_27_V_U;
    Cipher_state_4_V* state_28_V_U;
    Cipher_state_0_V* state_29_V_U;
    Cipher_state_2_V* state_30_V_U;
    Cipher_state_3_V* state_31_V_U;
    Cipher_state_4_V* state_32_V_U;
    Cipher_state_0_V* state_33_V_U;
    Cipher_state_2_V* state_34_V_U;
    Cipher_state_3_V* state_35_V_U;
    Cipher_state_4_V* state_36_V_U;
    Cipher_state_0_V* state_37_V_U;
    Cipher_state_2_V* state_38_V_U;
    Cipher_state_4_V* state_39_V_U;
    Cipher_state_0_V* state_40_U;
    Cipher_Loop_1_proc* Cipher_Loop_1_proc_U0;
    AddRoundKey45* AddRoundKey45_U0;
    SubBytes46* SubBytes46_U0;
    ShiftRows47* ShiftRows47_U0;
    MixColumns48* MixColumns48_U0;
    AddRoundKey49* AddRoundKey49_U0;
    SubBytes50* SubBytes50_U0;
    ShiftRows51* ShiftRows51_U0;
    MixColumns52* MixColumns52_U0;
    AddRoundKey53* AddRoundKey53_U0;
    SubBytes54* SubBytes54_U0;
    ShiftRows55* ShiftRows55_U0;
    MixColumns56* MixColumns56_U0;
    AddRoundKey57* AddRoundKey57_U0;
    SubBytes58* SubBytes58_U0;
    ShiftRows59* ShiftRows59_U0;
    MixColumns60* MixColumns60_U0;
    AddRoundKey61* AddRoundKey61_U0;
    SubBytes62* SubBytes62_U0;
    ShiftRows63* ShiftRows63_U0;
    MixColumns64* MixColumns64_U0;
    AddRoundKey65* AddRoundKey65_U0;
    SubBytes66* SubBytes66_U0;
    ShiftRows67* ShiftRows67_U0;
    MixColumns68* MixColumns68_U0;
    AddRoundKey69* AddRoundKey69_U0;
    SubBytes70* SubBytes70_U0;
    ShiftRows71* ShiftRows71_U0;
    MixColumns72* MixColumns72_U0;
    AddRoundKey73* AddRoundKey73_U0;
    SubBytes74* SubBytes74_U0;
    ShiftRows75* ShiftRows75_U0;
    MixColumns76* MixColumns76_U0;
    AddRoundKey77* AddRoundKey77_U0;
    SubBytes78* SubBytes78_U0;
    ShiftRows79* ShiftRows79_U0;
    MixColumns* MixColumns_U0;
    AddRoundKey80* AddRoundKey80_U0;
    SubBytes* SubBytes_U0;
    ShiftRows* ShiftRows_U0;
    AddRoundKey* AddRoundKey_U0;
    Cipher_Loop_2_proc* Cipher_Loop_2_proc_U0;
    sc_signal< sc_lv<8> > state_0_V_i_q0;
    sc_signal< sc_lv<8> > state_0_V_t_q0;
    sc_signal< sc_lv<8> > state_1_V_i_q0;
    sc_signal< sc_lv<8> > state_1_V_t_q0;
    sc_signal< sc_lv<8> > state_2_V_i_q0;
    sc_signal< sc_lv<8> > state_2_V_i_q1;
    sc_signal< sc_lv<8> > state_2_V_t_q0;
    sc_signal< sc_lv<8> > state_2_V_t_q1;
    sc_signal< sc_lv<8> > state_3_V_i_q0;
    sc_signal< sc_lv<8> > state_3_V_i_q1;
    sc_signal< sc_lv<8> > state_3_V_t_q0;
    sc_signal< sc_lv<8> > state_3_V_t_q1;
    sc_signal< sc_lv<8> > state_4_V_i_q0;
    sc_signal< sc_lv<8> > state_4_V_t_q0;
    sc_signal< sc_lv<8> > state_5_V_i_q0;
    sc_signal< sc_lv<8> > state_5_V_t_q0;
    sc_signal< sc_lv<8> > state_6_V_i_q0;
    sc_signal< sc_lv<8> > state_6_V_i_q1;
    sc_signal< sc_lv<8> > state_6_V_t_q0;
    sc_signal< sc_lv<8> > state_6_V_t_q1;
    sc_signal< sc_lv<8> > state_7_V_i_q0;
    sc_signal< sc_lv<8> > state_7_V_i_q1;
    sc_signal< sc_lv<8> > state_7_V_t_q0;
    sc_signal< sc_lv<8> > state_7_V_t_q1;
    sc_signal< sc_lv<8> > state_8_V_i_q0;
    sc_signal< sc_lv<8> > state_8_V_t_q0;
    sc_signal< sc_lv<8> > state_9_V_i_q0;
    sc_signal< sc_lv<8> > state_9_V_t_q0;
    sc_signal< sc_lv<8> > state_10_V_i_q0;
    sc_signal< sc_lv<8> > state_10_V_i_q1;
    sc_signal< sc_lv<8> > state_10_V_t_q0;
    sc_signal< sc_lv<8> > state_10_V_t_q1;
    sc_signal< sc_lv<8> > state_11_V_i_q0;
    sc_signal< sc_lv<8> > state_11_V_i_q1;
    sc_signal< sc_lv<8> > state_11_V_t_q0;
    sc_signal< sc_lv<8> > state_11_V_t_q1;
    sc_signal< sc_lv<8> > state_12_V_i_q0;
    sc_signal< sc_lv<8> > state_12_V_t_q0;
    sc_signal< sc_lv<8> > state_13_V_i_q0;
    sc_signal< sc_lv<8> > state_13_V_t_q0;
    sc_signal< sc_lv<8> > state_14_V_i_q0;
    sc_signal< sc_lv<8> > state_14_V_i_q1;
    sc_signal< sc_lv<8> > state_14_V_t_q0;
    sc_signal< sc_lv<8> > state_14_V_t_q1;
    sc_signal< sc_lv<8> > state_15_V_i_q0;
    sc_signal< sc_lv<8> > state_15_V_i_q1;
    sc_signal< sc_lv<8> > state_15_V_t_q0;
    sc_signal< sc_lv<8> > state_15_V_t_q1;
    sc_signal< sc_lv<8> > state_16_V_i_q0;
    sc_signal< sc_lv<8> > state_16_V_t_q0;
    sc_signal< sc_lv<8> > state_17_V_i_q0;
    sc_signal< sc_lv<8> > state_17_V_t_q0;
    sc_signal< sc_lv<8> > state_18_V_i_q0;
    sc_signal< sc_lv<8> > state_18_V_i_q1;
    sc_signal< sc_lv<8> > state_18_V_t_q0;
    sc_signal< sc_lv<8> > state_18_V_t_q1;
    sc_signal< sc_lv<8> > state_19_V_i_q0;
    sc_signal< sc_lv<8> > state_19_V_i_q1;
    sc_signal< sc_lv<8> > state_19_V_t_q0;
    sc_signal< sc_lv<8> > state_19_V_t_q1;
    sc_signal< sc_lv<8> > state_20_V_i_q0;
    sc_signal< sc_lv<8> > state_20_V_t_q0;
    sc_signal< sc_lv<8> > state_21_V_i_q0;
    sc_signal< sc_lv<8> > state_21_V_t_q0;
    sc_signal< sc_lv<8> > state_22_V_i_q0;
    sc_signal< sc_lv<8> > state_22_V_i_q1;
    sc_signal< sc_lv<8> > state_22_V_t_q0;
    sc_signal< sc_lv<8> > state_22_V_t_q1;
    sc_signal< sc_lv<8> > state_23_V_i_q0;
    sc_signal< sc_lv<8> > state_23_V_i_q1;
    sc_signal< sc_lv<8> > state_23_V_t_q0;
    sc_signal< sc_lv<8> > state_23_V_t_q1;
    sc_signal< sc_lv<8> > state_24_V_i_q0;
    sc_signal< sc_lv<8> > state_24_V_t_q0;
    sc_signal< sc_lv<8> > state_25_V_i_q0;
    sc_signal< sc_lv<8> > state_25_V_t_q0;
    sc_signal< sc_lv<8> > state_26_V_i_q0;
    sc_signal< sc_lv<8> > state_26_V_i_q1;
    sc_signal< sc_lv<8> > state_26_V_t_q0;
    sc_signal< sc_lv<8> > state_26_V_t_q1;
    sc_signal< sc_lv<8> > state_27_V_i_q0;
    sc_signal< sc_lv<8> > state_27_V_i_q1;
    sc_signal< sc_lv<8> > state_27_V_t_q0;
    sc_signal< sc_lv<8> > state_27_V_t_q1;
    sc_signal< sc_lv<8> > state_28_V_i_q0;
    sc_signal< sc_lv<8> > state_28_V_t_q0;
    sc_signal< sc_lv<8> > state_29_V_i_q0;
    sc_signal< sc_lv<8> > state_29_V_t_q0;
    sc_signal< sc_lv<8> > state_30_V_i_q0;
    sc_signal< sc_lv<8> > state_30_V_i_q1;
    sc_signal< sc_lv<8> > state_30_V_t_q0;
    sc_signal< sc_lv<8> > state_30_V_t_q1;
    sc_signal< sc_lv<8> > state_31_V_i_q0;
    sc_signal< sc_lv<8> > state_31_V_i_q1;
    sc_signal< sc_lv<8> > state_31_V_t_q0;
    sc_signal< sc_lv<8> > state_31_V_t_q1;
    sc_signal< sc_lv<8> > state_32_V_i_q0;
    sc_signal< sc_lv<8> > state_32_V_t_q0;
    sc_signal< sc_lv<8> > state_33_V_i_q0;
    sc_signal< sc_lv<8> > state_33_V_t_q0;
    sc_signal< sc_lv<8> > state_34_V_i_q0;
    sc_signal< sc_lv<8> > state_34_V_i_q1;
    sc_signal< sc_lv<8> > state_34_V_t_q0;
    sc_signal< sc_lv<8> > state_34_V_t_q1;
    sc_signal< sc_lv<8> > state_35_V_i_q0;
    sc_signal< sc_lv<8> > state_35_V_i_q1;
    sc_signal< sc_lv<8> > state_35_V_t_q0;
    sc_signal< sc_lv<8> > state_35_V_t_q1;
    sc_signal< sc_lv<8> > state_36_V_i_q0;
    sc_signal< sc_lv<8> > state_36_V_t_q0;
    sc_signal< sc_lv<8> > state_37_V_i_q0;
    sc_signal< sc_lv<8> > state_37_V_t_q0;
    sc_signal< sc_lv<8> > state_38_V_i_q0;
    sc_signal< sc_lv<8> > state_38_V_i_q1;
    sc_signal< sc_lv<8> > state_38_V_t_q0;
    sc_signal< sc_lv<8> > state_38_V_t_q1;
    sc_signal< sc_lv<8> > state_39_V_i_q0;
    sc_signal< sc_lv<8> > state_39_V_t_q0;
    sc_signal< sc_lv<8> > state_40_i_q0;
    sc_signal< sc_lv<8> > state_40_t_q0;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_ap_start;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_ap_done;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_ap_continue;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_ap_idle;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<4> > Cipher_Loop_1_proc_U0_plain_V_address0;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_plain_V_ce0;
    sc_signal< sc_lv<4> > Cipher_Loop_1_proc_U0_state_0_V_address0;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_state_0_V_ce0;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_state_0_V_we0;
    sc_signal< sc_lv<8> > Cipher_Loop_1_proc_U0_state_0_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_0_V;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_state_0_V_full_n;
    sc_signal< sc_logic > AddRoundKey45_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey45_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey45_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey45_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey45_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey45_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey45_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey45_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey45_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey45_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey45_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey45_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey45_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_1_V;
    sc_signal< sc_logic > AddRoundKey45_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes46_U0_ap_start;
    sc_signal< sc_logic > SubBytes46_U0_ap_done;
    sc_signal< sc_logic > SubBytes46_U0_ap_continue;
    sc_signal< sc_logic > SubBytes46_U0_ap_idle;
    sc_signal< sc_logic > SubBytes46_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes46_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes46_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes46_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes46_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes46_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes46_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_2_V;
    sc_signal< sc_logic > SubBytes46_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows47_U0_ap_start;
    sc_signal< sc_logic > ShiftRows47_U0_ap_done;
    sc_signal< sc_logic > ShiftRows47_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows47_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows47_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows47_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows47_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows47_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows47_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows47_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows47_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows47_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows47_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows47_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows47_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows47_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows47_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_3_V;
    sc_signal< sc_logic > ShiftRows47_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns48_U0_ap_start;
    sc_signal< sc_logic > MixColumns48_U0_ap_done;
    sc_signal< sc_logic > MixColumns48_U0_ap_continue;
    sc_signal< sc_logic > MixColumns48_U0_ap_idle;
    sc_signal< sc_logic > MixColumns48_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns48_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns48_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns48_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns48_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns48_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns48_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns48_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns48_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns48_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns48_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns48_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns48_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_4_V;
    sc_signal< sc_logic > MixColumns48_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey49_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey49_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey49_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey49_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey49_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey49_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey49_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey49_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey49_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey49_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey49_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey49_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey49_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_5_V;
    sc_signal< sc_logic > AddRoundKey49_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes50_U0_ap_start;
    sc_signal< sc_logic > SubBytes50_U0_ap_done;
    sc_signal< sc_logic > SubBytes50_U0_ap_continue;
    sc_signal< sc_logic > SubBytes50_U0_ap_idle;
    sc_signal< sc_logic > SubBytes50_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes50_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes50_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes50_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes50_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes50_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes50_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_6_V;
    sc_signal< sc_logic > SubBytes50_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows51_U0_ap_start;
    sc_signal< sc_logic > ShiftRows51_U0_ap_done;
    sc_signal< sc_logic > ShiftRows51_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows51_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows51_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows51_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows51_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows51_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows51_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows51_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows51_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows51_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows51_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows51_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows51_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows51_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows51_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_7_V;
    sc_signal< sc_logic > ShiftRows51_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns52_U0_ap_start;
    sc_signal< sc_logic > MixColumns52_U0_ap_done;
    sc_signal< sc_logic > MixColumns52_U0_ap_continue;
    sc_signal< sc_logic > MixColumns52_U0_ap_idle;
    sc_signal< sc_logic > MixColumns52_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns52_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns52_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns52_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns52_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns52_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns52_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns52_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns52_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns52_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns52_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns52_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns52_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_8_V;
    sc_signal< sc_logic > MixColumns52_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey53_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey53_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey53_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey53_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey53_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey53_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey53_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey53_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey53_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey53_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey53_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey53_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey53_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_9_V;
    sc_signal< sc_logic > AddRoundKey53_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes54_U0_ap_start;
    sc_signal< sc_logic > SubBytes54_U0_ap_done;
    sc_signal< sc_logic > SubBytes54_U0_ap_continue;
    sc_signal< sc_logic > SubBytes54_U0_ap_idle;
    sc_signal< sc_logic > SubBytes54_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes54_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes54_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes54_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes54_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes54_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes54_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_10_V;
    sc_signal< sc_logic > SubBytes54_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows55_U0_ap_start;
    sc_signal< sc_logic > ShiftRows55_U0_ap_done;
    sc_signal< sc_logic > ShiftRows55_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows55_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows55_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows55_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows55_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows55_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows55_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows55_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows55_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows55_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows55_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows55_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows55_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows55_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows55_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_11_V;
    sc_signal< sc_logic > ShiftRows55_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns56_U0_ap_start;
    sc_signal< sc_logic > MixColumns56_U0_ap_done;
    sc_signal< sc_logic > MixColumns56_U0_ap_continue;
    sc_signal< sc_logic > MixColumns56_U0_ap_idle;
    sc_signal< sc_logic > MixColumns56_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns56_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns56_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns56_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns56_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns56_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns56_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns56_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns56_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns56_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns56_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns56_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns56_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_12_V;
    sc_signal< sc_logic > MixColumns56_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey57_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey57_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey57_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey57_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey57_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey57_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey57_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey57_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey57_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey57_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey57_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey57_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey57_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_13_V;
    sc_signal< sc_logic > AddRoundKey57_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes58_U0_ap_start;
    sc_signal< sc_logic > SubBytes58_U0_ap_done;
    sc_signal< sc_logic > SubBytes58_U0_ap_continue;
    sc_signal< sc_logic > SubBytes58_U0_ap_idle;
    sc_signal< sc_logic > SubBytes58_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes58_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes58_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes58_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes58_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes58_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes58_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_14_V;
    sc_signal< sc_logic > SubBytes58_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows59_U0_ap_start;
    sc_signal< sc_logic > ShiftRows59_U0_ap_done;
    sc_signal< sc_logic > ShiftRows59_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows59_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows59_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows59_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows59_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows59_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows59_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows59_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows59_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows59_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows59_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows59_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows59_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows59_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows59_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_15_V;
    sc_signal< sc_logic > ShiftRows59_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns60_U0_ap_start;
    sc_signal< sc_logic > MixColumns60_U0_ap_done;
    sc_signal< sc_logic > MixColumns60_U0_ap_continue;
    sc_signal< sc_logic > MixColumns60_U0_ap_idle;
    sc_signal< sc_logic > MixColumns60_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns60_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns60_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns60_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns60_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns60_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns60_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns60_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns60_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns60_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns60_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns60_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns60_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_16_V;
    sc_signal< sc_logic > MixColumns60_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey61_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey61_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey61_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey61_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey61_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey61_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey61_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey61_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey61_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey61_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey61_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey61_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey61_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_17_V;
    sc_signal< sc_logic > AddRoundKey61_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes62_U0_ap_start;
    sc_signal< sc_logic > SubBytes62_U0_ap_done;
    sc_signal< sc_logic > SubBytes62_U0_ap_continue;
    sc_signal< sc_logic > SubBytes62_U0_ap_idle;
    sc_signal< sc_logic > SubBytes62_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes62_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes62_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes62_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes62_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes62_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes62_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_18_V;
    sc_signal< sc_logic > SubBytes62_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows63_U0_ap_start;
    sc_signal< sc_logic > ShiftRows63_U0_ap_done;
    sc_signal< sc_logic > ShiftRows63_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows63_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows63_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows63_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows63_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows63_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows63_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows63_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows63_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows63_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows63_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows63_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows63_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows63_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows63_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_19_V;
    sc_signal< sc_logic > ShiftRows63_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns64_U0_ap_start;
    sc_signal< sc_logic > MixColumns64_U0_ap_done;
    sc_signal< sc_logic > MixColumns64_U0_ap_continue;
    sc_signal< sc_logic > MixColumns64_U0_ap_idle;
    sc_signal< sc_logic > MixColumns64_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns64_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns64_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns64_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns64_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns64_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns64_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns64_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns64_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns64_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns64_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns64_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns64_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_20_V;
    sc_signal< sc_logic > MixColumns64_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey65_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey65_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey65_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey65_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey65_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey65_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey65_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey65_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey65_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey65_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey65_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey65_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey65_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_21_V;
    sc_signal< sc_logic > AddRoundKey65_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes66_U0_ap_start;
    sc_signal< sc_logic > SubBytes66_U0_ap_done;
    sc_signal< sc_logic > SubBytes66_U0_ap_continue;
    sc_signal< sc_logic > SubBytes66_U0_ap_idle;
    sc_signal< sc_logic > SubBytes66_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes66_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes66_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes66_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes66_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes66_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes66_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_22_V;
    sc_signal< sc_logic > SubBytes66_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows67_U0_ap_start;
    sc_signal< sc_logic > ShiftRows67_U0_ap_done;
    sc_signal< sc_logic > ShiftRows67_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows67_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows67_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows67_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows67_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows67_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows67_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows67_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows67_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows67_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows67_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows67_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows67_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows67_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows67_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_23_V;
    sc_signal< sc_logic > ShiftRows67_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns68_U0_ap_start;
    sc_signal< sc_logic > MixColumns68_U0_ap_done;
    sc_signal< sc_logic > MixColumns68_U0_ap_continue;
    sc_signal< sc_logic > MixColumns68_U0_ap_idle;
    sc_signal< sc_logic > MixColumns68_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns68_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns68_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns68_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns68_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns68_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns68_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns68_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns68_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns68_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns68_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns68_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns68_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_24_V;
    sc_signal< sc_logic > MixColumns68_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey69_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey69_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey69_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey69_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey69_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey69_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey69_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey69_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey69_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey69_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey69_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey69_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey69_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_25_V;
    sc_signal< sc_logic > AddRoundKey69_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes70_U0_ap_start;
    sc_signal< sc_logic > SubBytes70_U0_ap_done;
    sc_signal< sc_logic > SubBytes70_U0_ap_continue;
    sc_signal< sc_logic > SubBytes70_U0_ap_idle;
    sc_signal< sc_logic > SubBytes70_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes70_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes70_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes70_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes70_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes70_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes70_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_26_V;
    sc_signal< sc_logic > SubBytes70_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows71_U0_ap_start;
    sc_signal< sc_logic > ShiftRows71_U0_ap_done;
    sc_signal< sc_logic > ShiftRows71_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows71_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows71_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows71_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows71_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows71_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows71_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows71_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows71_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows71_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows71_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows71_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows71_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows71_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows71_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_27_V;
    sc_signal< sc_logic > ShiftRows71_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns72_U0_ap_start;
    sc_signal< sc_logic > MixColumns72_U0_ap_done;
    sc_signal< sc_logic > MixColumns72_U0_ap_continue;
    sc_signal< sc_logic > MixColumns72_U0_ap_idle;
    sc_signal< sc_logic > MixColumns72_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns72_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns72_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns72_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns72_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns72_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns72_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns72_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns72_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns72_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns72_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns72_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns72_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_28_V;
    sc_signal< sc_logic > MixColumns72_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey73_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey73_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey73_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey73_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey73_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey73_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey73_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey73_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey73_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey73_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey73_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey73_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey73_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_29_V;
    sc_signal< sc_logic > AddRoundKey73_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes74_U0_ap_start;
    sc_signal< sc_logic > SubBytes74_U0_ap_done;
    sc_signal< sc_logic > SubBytes74_U0_ap_continue;
    sc_signal< sc_logic > SubBytes74_U0_ap_idle;
    sc_signal< sc_logic > SubBytes74_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes74_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes74_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes74_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes74_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes74_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes74_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_30_V;
    sc_signal< sc_logic > SubBytes74_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows75_U0_ap_start;
    sc_signal< sc_logic > ShiftRows75_U0_ap_done;
    sc_signal< sc_logic > ShiftRows75_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows75_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows75_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows75_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows75_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows75_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows75_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows75_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows75_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows75_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows75_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows75_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows75_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows75_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows75_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_31_V;
    sc_signal< sc_logic > ShiftRows75_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns76_U0_ap_start;
    sc_signal< sc_logic > MixColumns76_U0_ap_done;
    sc_signal< sc_logic > MixColumns76_U0_ap_continue;
    sc_signal< sc_logic > MixColumns76_U0_ap_idle;
    sc_signal< sc_logic > MixColumns76_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns76_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns76_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns76_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns76_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns76_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns76_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns76_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns76_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns76_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns76_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns76_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns76_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_32_V;
    sc_signal< sc_logic > MixColumns76_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey77_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey77_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey77_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey77_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey77_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey77_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey77_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey77_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey77_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey77_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey77_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey77_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey77_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_33_V;
    sc_signal< sc_logic > AddRoundKey77_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes78_U0_ap_start;
    sc_signal< sc_logic > SubBytes78_U0_ap_done;
    sc_signal< sc_logic > SubBytes78_U0_ap_continue;
    sc_signal< sc_logic > SubBytes78_U0_ap_idle;
    sc_signal< sc_logic > SubBytes78_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes78_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes78_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes78_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes78_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes78_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes78_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_34_V;
    sc_signal< sc_logic > SubBytes78_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows79_U0_ap_start;
    sc_signal< sc_logic > ShiftRows79_U0_ap_done;
    sc_signal< sc_logic > ShiftRows79_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows79_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows79_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows79_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows79_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows79_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows79_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows79_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows79_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows79_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows79_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows79_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows79_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows79_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows79_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_35_V;
    sc_signal< sc_logic > ShiftRows79_U0_out_V_full_n;
    sc_signal< sc_logic > MixColumns_U0_ap_start;
    sc_signal< sc_logic > MixColumns_U0_ap_done;
    sc_signal< sc_logic > MixColumns_U0_ap_continue;
    sc_signal< sc_logic > MixColumns_U0_ap_idle;
    sc_signal< sc_logic > MixColumns_U0_ap_ready;
    sc_signal< sc_lv<4> > MixColumns_U0_in_V_address0;
    sc_signal< sc_logic > MixColumns_U0_in_V_ce0;
    sc_signal< sc_lv<4> > MixColumns_U0_in_V_address1;
    sc_signal< sc_logic > MixColumns_U0_in_V_ce1;
    sc_signal< sc_lv<4> > MixColumns_U0_out_V_address0;
    sc_signal< sc_logic > MixColumns_U0_out_V_ce0;
    sc_signal< sc_logic > MixColumns_U0_out_V_we0;
    sc_signal< sc_lv<8> > MixColumns_U0_out_V_d0;
    sc_signal< sc_lv<4> > MixColumns_U0_out_V_address1;
    sc_signal< sc_logic > MixColumns_U0_out_V_ce1;
    sc_signal< sc_logic > MixColumns_U0_out_V_we1;
    sc_signal< sc_lv<8> > MixColumns_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_36_V;
    sc_signal< sc_logic > MixColumns_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey80_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey80_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey80_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey80_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey80_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey80_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey80_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey80_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey80_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey80_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey80_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey80_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey80_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_37_V;
    sc_signal< sc_logic > AddRoundKey80_U0_out_V_full_n;
    sc_signal< sc_logic > SubBytes_U0_ap_start;
    sc_signal< sc_logic > SubBytes_U0_ap_done;
    sc_signal< sc_logic > SubBytes_U0_ap_continue;
    sc_signal< sc_logic > SubBytes_U0_ap_idle;
    sc_signal< sc_logic > SubBytes_U0_ap_ready;
    sc_signal< sc_lv<4> > SubBytes_U0_in_V_address0;
    sc_signal< sc_logic > SubBytes_U0_in_V_ce0;
    sc_signal< sc_lv<4> > SubBytes_U0_out_V_address0;
    sc_signal< sc_logic > SubBytes_U0_out_V_ce0;
    sc_signal< sc_logic > SubBytes_U0_out_V_we0;
    sc_signal< sc_lv<8> > SubBytes_U0_out_V_d0;
    sc_signal< sc_logic > ap_channel_done_state_38_V;
    sc_signal< sc_logic > SubBytes_U0_out_V_full_n;
    sc_signal< sc_logic > ShiftRows_U0_ap_start;
    sc_signal< sc_logic > ShiftRows_U0_ap_done;
    sc_signal< sc_logic > ShiftRows_U0_ap_continue;
    sc_signal< sc_logic > ShiftRows_U0_ap_idle;
    sc_signal< sc_logic > ShiftRows_U0_ap_ready;
    sc_signal< sc_lv<4> > ShiftRows_U0_in_V_address0;
    sc_signal< sc_logic > ShiftRows_U0_in_V_ce0;
    sc_signal< sc_lv<4> > ShiftRows_U0_in_V_address1;
    sc_signal< sc_logic > ShiftRows_U0_in_V_ce1;
    sc_signal< sc_lv<4> > ShiftRows_U0_out_V_address0;
    sc_signal< sc_logic > ShiftRows_U0_out_V_ce0;
    sc_signal< sc_logic > ShiftRows_U0_out_V_we0;
    sc_signal< sc_lv<8> > ShiftRows_U0_out_V_d0;
    sc_signal< sc_lv<4> > ShiftRows_U0_out_V_address1;
    sc_signal< sc_logic > ShiftRows_U0_out_V_ce1;
    sc_signal< sc_logic > ShiftRows_U0_out_V_we1;
    sc_signal< sc_lv<8> > ShiftRows_U0_out_V_d1;
    sc_signal< sc_logic > ap_channel_done_state_39_V;
    sc_signal< sc_logic > ShiftRows_U0_out_V_full_n;
    sc_signal< sc_logic > AddRoundKey_U0_ap_start;
    sc_signal< sc_logic > AddRoundKey_U0_ap_done;
    sc_signal< sc_logic > AddRoundKey_U0_ap_continue;
    sc_signal< sc_logic > AddRoundKey_U0_ap_idle;
    sc_signal< sc_logic > AddRoundKey_U0_ap_ready;
    sc_signal< sc_lv<4> > AddRoundKey_U0_in_V_address0;
    sc_signal< sc_logic > AddRoundKey_U0_in_V_ce0;
    sc_signal< sc_lv<4> > AddRoundKey_U0_out_V_address0;
    sc_signal< sc_logic > AddRoundKey_U0_out_V_ce0;
    sc_signal< sc_logic > AddRoundKey_U0_out_V_we0;
    sc_signal< sc_lv<8> > AddRoundKey_U0_out_V_d0;
    sc_signal< sc_lv<4> > AddRoundKey_U0_RoundKey_V_address0;
    sc_signal< sc_logic > AddRoundKey_U0_RoundKey_V_ce0;
    sc_signal< sc_logic > ap_channel_done_state_40;
    sc_signal< sc_logic > AddRoundKey_U0_out_V_full_n;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_ap_done;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_ap_continue;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_ap_idle;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_lv<4> > Cipher_Loop_2_proc_U0_state_40_address0;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_state_40_ce0;
    sc_signal< sc_lv<4> > Cipher_Loop_2_proc_U0_encrypt_V_address0;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_encrypt_V_ce0;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_encrypt_V_we0;
    sc_signal< sc_lv<8> > Cipher_Loop_2_proc_U0_encrypt_V_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > state_0_V_i_full_n;
    sc_signal< sc_logic > state_0_V_t_empty_n;
    sc_signal< sc_logic > state_1_V_i_full_n;
    sc_signal< sc_logic > state_1_V_t_empty_n;
    sc_signal< sc_logic > state_2_V_i_full_n;
    sc_signal< sc_logic > state_2_V_t_empty_n;
    sc_signal< sc_lv<8> > state_2_V_t_d1;
    sc_signal< sc_logic > state_2_V_t_we1;
    sc_signal< sc_logic > state_3_V_i_full_n;
    sc_signal< sc_logic > state_3_V_t_empty_n;
    sc_signal< sc_logic > state_4_V_i_full_n;
    sc_signal< sc_logic > state_4_V_t_empty_n;
    sc_signal< sc_logic > state_5_V_i_full_n;
    sc_signal< sc_logic > state_5_V_t_empty_n;
    sc_signal< sc_logic > state_6_V_i_full_n;
    sc_signal< sc_logic > state_6_V_t_empty_n;
    sc_signal< sc_lv<8> > state_6_V_t_d1;
    sc_signal< sc_logic > state_6_V_t_we1;
    sc_signal< sc_logic > state_7_V_i_full_n;
    sc_signal< sc_logic > state_7_V_t_empty_n;
    sc_signal< sc_logic > state_8_V_i_full_n;
    sc_signal< sc_logic > state_8_V_t_empty_n;
    sc_signal< sc_logic > state_9_V_i_full_n;
    sc_signal< sc_logic > state_9_V_t_empty_n;
    sc_signal< sc_logic > state_10_V_i_full_n;
    sc_signal< sc_logic > state_10_V_t_empty_n;
    sc_signal< sc_lv<8> > state_10_V_t_d1;
    sc_signal< sc_logic > state_10_V_t_we1;
    sc_signal< sc_logic > state_11_V_i_full_n;
    sc_signal< sc_logic > state_11_V_t_empty_n;
    sc_signal< sc_logic > state_12_V_i_full_n;
    sc_signal< sc_logic > state_12_V_t_empty_n;
    sc_signal< sc_logic > state_13_V_i_full_n;
    sc_signal< sc_logic > state_13_V_t_empty_n;
    sc_signal< sc_logic > state_14_V_i_full_n;
    sc_signal< sc_logic > state_14_V_t_empty_n;
    sc_signal< sc_lv<8> > state_14_V_t_d1;
    sc_signal< sc_logic > state_14_V_t_we1;
    sc_signal< sc_logic > state_15_V_i_full_n;
    sc_signal< sc_logic > state_15_V_t_empty_n;
    sc_signal< sc_logic > state_16_V_i_full_n;
    sc_signal< sc_logic > state_16_V_t_empty_n;
    sc_signal< sc_logic > state_17_V_i_full_n;
    sc_signal< sc_logic > state_17_V_t_empty_n;
    sc_signal< sc_logic > state_18_V_i_full_n;
    sc_signal< sc_logic > state_18_V_t_empty_n;
    sc_signal< sc_lv<8> > state_18_V_t_d1;
    sc_signal< sc_logic > state_18_V_t_we1;
    sc_signal< sc_logic > state_19_V_i_full_n;
    sc_signal< sc_logic > state_19_V_t_empty_n;
    sc_signal< sc_logic > state_20_V_i_full_n;
    sc_signal< sc_logic > state_20_V_t_empty_n;
    sc_signal< sc_logic > state_21_V_i_full_n;
    sc_signal< sc_logic > state_21_V_t_empty_n;
    sc_signal< sc_logic > state_22_V_i_full_n;
    sc_signal< sc_logic > state_22_V_t_empty_n;
    sc_signal< sc_lv<8> > state_22_V_t_d1;
    sc_signal< sc_logic > state_22_V_t_we1;
    sc_signal< sc_logic > state_23_V_i_full_n;
    sc_signal< sc_logic > state_23_V_t_empty_n;
    sc_signal< sc_logic > state_24_V_i_full_n;
    sc_signal< sc_logic > state_24_V_t_empty_n;
    sc_signal< sc_logic > state_25_V_i_full_n;
    sc_signal< sc_logic > state_25_V_t_empty_n;
    sc_signal< sc_logic > state_26_V_i_full_n;
    sc_signal< sc_logic > state_26_V_t_empty_n;
    sc_signal< sc_lv<8> > state_26_V_t_d1;
    sc_signal< sc_logic > state_26_V_t_we1;
    sc_signal< sc_logic > state_27_V_i_full_n;
    sc_signal< sc_logic > state_27_V_t_empty_n;
    sc_signal< sc_logic > state_28_V_i_full_n;
    sc_signal< sc_logic > state_28_V_t_empty_n;
    sc_signal< sc_logic > state_29_V_i_full_n;
    sc_signal< sc_logic > state_29_V_t_empty_n;
    sc_signal< sc_logic > state_30_V_i_full_n;
    sc_signal< sc_logic > state_30_V_t_empty_n;
    sc_signal< sc_lv<8> > state_30_V_t_d1;
    sc_signal< sc_logic > state_30_V_t_we1;
    sc_signal< sc_logic > state_31_V_i_full_n;
    sc_signal< sc_logic > state_31_V_t_empty_n;
    sc_signal< sc_logic > state_32_V_i_full_n;
    sc_signal< sc_logic > state_32_V_t_empty_n;
    sc_signal< sc_logic > state_33_V_i_full_n;
    sc_signal< sc_logic > state_33_V_t_empty_n;
    sc_signal< sc_logic > state_34_V_i_full_n;
    sc_signal< sc_logic > state_34_V_t_empty_n;
    sc_signal< sc_lv<8> > state_34_V_t_d1;
    sc_signal< sc_logic > state_34_V_t_we1;
    sc_signal< sc_logic > state_35_V_i_full_n;
    sc_signal< sc_logic > state_35_V_t_empty_n;
    sc_signal< sc_logic > state_36_V_i_full_n;
    sc_signal< sc_logic > state_36_V_t_empty_n;
    sc_signal< sc_logic > state_37_V_i_full_n;
    sc_signal< sc_logic > state_37_V_t_empty_n;
    sc_signal< sc_logic > state_38_V_i_full_n;
    sc_signal< sc_logic > state_38_V_t_empty_n;
    sc_signal< sc_lv<8> > state_38_V_t_d1;
    sc_signal< sc_logic > state_38_V_t_we1;
    sc_signal< sc_logic > state_39_V_i_full_n;
    sc_signal< sc_logic > state_39_V_t_empty_n;
    sc_signal< sc_logic > state_40_i_full_n;
    sc_signal< sc_logic > state_40_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_Cipher_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_Cipher_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > Cipher_Loop_1_proc_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey45_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey45_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey45_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey49_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey49_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey49_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey53_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey53_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey53_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey57_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey57_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey57_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey61_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey61_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey61_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey65_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey65_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey65_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey69_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey69_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey69_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey73_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey73_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey73_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey77_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey77_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey77_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey80_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey80_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey80_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_AddRoundKey_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_AddRoundKey_U0_ap_ready;
    sc_signal< sc_lv<2> > AddRoundKey_U0_ap_ready_count;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_start_full_n;
    sc_signal< sc_logic > Cipher_Loop_1_proc_U0_start_write;
    sc_signal< sc_logic > AddRoundKey45_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey45_U0_start_write;
    sc_signal< sc_logic > SubBytes46_U0_start_full_n;
    sc_signal< sc_logic > SubBytes46_U0_start_write;
    sc_signal< sc_logic > ShiftRows47_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows47_U0_start_write;
    sc_signal< sc_logic > MixColumns48_U0_start_full_n;
    sc_signal< sc_logic > MixColumns48_U0_start_write;
    sc_signal< sc_logic > AddRoundKey49_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey49_U0_start_write;
    sc_signal< sc_logic > SubBytes50_U0_start_full_n;
    sc_signal< sc_logic > SubBytes50_U0_start_write;
    sc_signal< sc_logic > ShiftRows51_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows51_U0_start_write;
    sc_signal< sc_logic > MixColumns52_U0_start_full_n;
    sc_signal< sc_logic > MixColumns52_U0_start_write;
    sc_signal< sc_logic > AddRoundKey53_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey53_U0_start_write;
    sc_signal< sc_logic > SubBytes54_U0_start_full_n;
    sc_signal< sc_logic > SubBytes54_U0_start_write;
    sc_signal< sc_logic > ShiftRows55_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows55_U0_start_write;
    sc_signal< sc_logic > MixColumns56_U0_start_full_n;
    sc_signal< sc_logic > MixColumns56_U0_start_write;
    sc_signal< sc_logic > AddRoundKey57_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey57_U0_start_write;
    sc_signal< sc_logic > SubBytes58_U0_start_full_n;
    sc_signal< sc_logic > SubBytes58_U0_start_write;
    sc_signal< sc_logic > ShiftRows59_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows59_U0_start_write;
    sc_signal< sc_logic > MixColumns60_U0_start_full_n;
    sc_signal< sc_logic > MixColumns60_U0_start_write;
    sc_signal< sc_logic > AddRoundKey61_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey61_U0_start_write;
    sc_signal< sc_logic > SubBytes62_U0_start_full_n;
    sc_signal< sc_logic > SubBytes62_U0_start_write;
    sc_signal< sc_logic > ShiftRows63_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows63_U0_start_write;
    sc_signal< sc_logic > MixColumns64_U0_start_full_n;
    sc_signal< sc_logic > MixColumns64_U0_start_write;
    sc_signal< sc_logic > AddRoundKey65_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey65_U0_start_write;
    sc_signal< sc_logic > SubBytes66_U0_start_full_n;
    sc_signal< sc_logic > SubBytes66_U0_start_write;
    sc_signal< sc_logic > ShiftRows67_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows67_U0_start_write;
    sc_signal< sc_logic > MixColumns68_U0_start_full_n;
    sc_signal< sc_logic > MixColumns68_U0_start_write;
    sc_signal< sc_logic > AddRoundKey69_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey69_U0_start_write;
    sc_signal< sc_logic > SubBytes70_U0_start_full_n;
    sc_signal< sc_logic > SubBytes70_U0_start_write;
    sc_signal< sc_logic > ShiftRows71_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows71_U0_start_write;
    sc_signal< sc_logic > MixColumns72_U0_start_full_n;
    sc_signal< sc_logic > MixColumns72_U0_start_write;
    sc_signal< sc_logic > AddRoundKey73_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey73_U0_start_write;
    sc_signal< sc_logic > SubBytes74_U0_start_full_n;
    sc_signal< sc_logic > SubBytes74_U0_start_write;
    sc_signal< sc_logic > ShiftRows75_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows75_U0_start_write;
    sc_signal< sc_logic > MixColumns76_U0_start_full_n;
    sc_signal< sc_logic > MixColumns76_U0_start_write;
    sc_signal< sc_logic > AddRoundKey77_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey77_U0_start_write;
    sc_signal< sc_logic > SubBytes78_U0_start_full_n;
    sc_signal< sc_logic > SubBytes78_U0_start_write;
    sc_signal< sc_logic > ShiftRows79_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows79_U0_start_write;
    sc_signal< sc_logic > MixColumns_U0_start_full_n;
    sc_signal< sc_logic > MixColumns_U0_start_write;
    sc_signal< sc_logic > AddRoundKey80_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey80_U0_start_write;
    sc_signal< sc_logic > SubBytes_U0_start_full_n;
    sc_signal< sc_logic > SubBytes_U0_start_write;
    sc_signal< sc_logic > ShiftRows_U0_start_full_n;
    sc_signal< sc_logic > ShiftRows_U0_start_write;
    sc_signal< sc_logic > AddRoundKey_U0_start_full_n;
    sc_signal< sc_logic > AddRoundKey_U0_start_write;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_start_full_n;
    sc_signal< sc_logic > Cipher_Loop_2_proc_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_AddRoundKey45_U0_ap_continue();
    void thread_AddRoundKey45_U0_ap_start();
    void thread_AddRoundKey45_U0_out_V_full_n();
    void thread_AddRoundKey45_U0_start_full_n();
    void thread_AddRoundKey45_U0_start_write();
    void thread_AddRoundKey49_U0_ap_continue();
    void thread_AddRoundKey49_U0_ap_start();
    void thread_AddRoundKey49_U0_out_V_full_n();
    void thread_AddRoundKey49_U0_start_full_n();
    void thread_AddRoundKey49_U0_start_write();
    void thread_AddRoundKey53_U0_ap_continue();
    void thread_AddRoundKey53_U0_ap_start();
    void thread_AddRoundKey53_U0_out_V_full_n();
    void thread_AddRoundKey53_U0_start_full_n();
    void thread_AddRoundKey53_U0_start_write();
    void thread_AddRoundKey57_U0_ap_continue();
    void thread_AddRoundKey57_U0_ap_start();
    void thread_AddRoundKey57_U0_out_V_full_n();
    void thread_AddRoundKey57_U0_start_full_n();
    void thread_AddRoundKey57_U0_start_write();
    void thread_AddRoundKey61_U0_ap_continue();
    void thread_AddRoundKey61_U0_ap_start();
    void thread_AddRoundKey61_U0_out_V_full_n();
    void thread_AddRoundKey61_U0_start_full_n();
    void thread_AddRoundKey61_U0_start_write();
    void thread_AddRoundKey65_U0_ap_continue();
    void thread_AddRoundKey65_U0_ap_start();
    void thread_AddRoundKey65_U0_out_V_full_n();
    void thread_AddRoundKey65_U0_start_full_n();
    void thread_AddRoundKey65_U0_start_write();
    void thread_AddRoundKey69_U0_ap_continue();
    void thread_AddRoundKey69_U0_ap_start();
    void thread_AddRoundKey69_U0_out_V_full_n();
    void thread_AddRoundKey69_U0_start_full_n();
    void thread_AddRoundKey69_U0_start_write();
    void thread_AddRoundKey73_U0_ap_continue();
    void thread_AddRoundKey73_U0_ap_start();
    void thread_AddRoundKey73_U0_out_V_full_n();
    void thread_AddRoundKey73_U0_start_full_n();
    void thread_AddRoundKey73_U0_start_write();
    void thread_AddRoundKey77_U0_ap_continue();
    void thread_AddRoundKey77_U0_ap_start();
    void thread_AddRoundKey77_U0_out_V_full_n();
    void thread_AddRoundKey77_U0_start_full_n();
    void thread_AddRoundKey77_U0_start_write();
    void thread_AddRoundKey80_U0_ap_continue();
    void thread_AddRoundKey80_U0_ap_start();
    void thread_AddRoundKey80_U0_out_V_full_n();
    void thread_AddRoundKey80_U0_start_full_n();
    void thread_AddRoundKey80_U0_start_write();
    void thread_AddRoundKey_U0_ap_continue();
    void thread_AddRoundKey_U0_ap_start();
    void thread_AddRoundKey_U0_out_V_full_n();
    void thread_AddRoundKey_U0_start_full_n();
    void thread_AddRoundKey_U0_start_write();
    void thread_Cipher_Loop_1_proc_U0_ap_continue();
    void thread_Cipher_Loop_1_proc_U0_ap_start();
    void thread_Cipher_Loop_1_proc_U0_start_full_n();
    void thread_Cipher_Loop_1_proc_U0_start_write();
    void thread_Cipher_Loop_1_proc_U0_state_0_V_full_n();
    void thread_Cipher_Loop_2_proc_U0_ap_continue();
    void thread_Cipher_Loop_2_proc_U0_ap_start();
    void thread_Cipher_Loop_2_proc_U0_start_full_n();
    void thread_Cipher_Loop_2_proc_U0_start_write();
    void thread_MixColumns48_U0_ap_continue();
    void thread_MixColumns48_U0_ap_start();
    void thread_MixColumns48_U0_out_V_full_n();
    void thread_MixColumns48_U0_start_full_n();
    void thread_MixColumns48_U0_start_write();
    void thread_MixColumns52_U0_ap_continue();
    void thread_MixColumns52_U0_ap_start();
    void thread_MixColumns52_U0_out_V_full_n();
    void thread_MixColumns52_U0_start_full_n();
    void thread_MixColumns52_U0_start_write();
    void thread_MixColumns56_U0_ap_continue();
    void thread_MixColumns56_U0_ap_start();
    void thread_MixColumns56_U0_out_V_full_n();
    void thread_MixColumns56_U0_start_full_n();
    void thread_MixColumns56_U0_start_write();
    void thread_MixColumns60_U0_ap_continue();
    void thread_MixColumns60_U0_ap_start();
    void thread_MixColumns60_U0_out_V_full_n();
    void thread_MixColumns60_U0_start_full_n();
    void thread_MixColumns60_U0_start_write();
    void thread_MixColumns64_U0_ap_continue();
    void thread_MixColumns64_U0_ap_start();
    void thread_MixColumns64_U0_out_V_full_n();
    void thread_MixColumns64_U0_start_full_n();
    void thread_MixColumns64_U0_start_write();
    void thread_MixColumns68_U0_ap_continue();
    void thread_MixColumns68_U0_ap_start();
    void thread_MixColumns68_U0_out_V_full_n();
    void thread_MixColumns68_U0_start_full_n();
    void thread_MixColumns68_U0_start_write();
    void thread_MixColumns72_U0_ap_continue();
    void thread_MixColumns72_U0_ap_start();
    void thread_MixColumns72_U0_out_V_full_n();
    void thread_MixColumns72_U0_start_full_n();
    void thread_MixColumns72_U0_start_write();
    void thread_MixColumns76_U0_ap_continue();
    void thread_MixColumns76_U0_ap_start();
    void thread_MixColumns76_U0_out_V_full_n();
    void thread_MixColumns76_U0_start_full_n();
    void thread_MixColumns76_U0_start_write();
    void thread_MixColumns_U0_ap_continue();
    void thread_MixColumns_U0_ap_start();
    void thread_MixColumns_U0_out_V_full_n();
    void thread_MixColumns_U0_start_full_n();
    void thread_MixColumns_U0_start_write();
    void thread_ShiftRows47_U0_ap_continue();
    void thread_ShiftRows47_U0_ap_start();
    void thread_ShiftRows47_U0_out_V_full_n();
    void thread_ShiftRows47_U0_start_full_n();
    void thread_ShiftRows47_U0_start_write();
    void thread_ShiftRows51_U0_ap_continue();
    void thread_ShiftRows51_U0_ap_start();
    void thread_ShiftRows51_U0_out_V_full_n();
    void thread_ShiftRows51_U0_start_full_n();
    void thread_ShiftRows51_U0_start_write();
    void thread_ShiftRows55_U0_ap_continue();
    void thread_ShiftRows55_U0_ap_start();
    void thread_ShiftRows55_U0_out_V_full_n();
    void thread_ShiftRows55_U0_start_full_n();
    void thread_ShiftRows55_U0_start_write();
    void thread_ShiftRows59_U0_ap_continue();
    void thread_ShiftRows59_U0_ap_start();
    void thread_ShiftRows59_U0_out_V_full_n();
    void thread_ShiftRows59_U0_start_full_n();
    void thread_ShiftRows59_U0_start_write();
    void thread_ShiftRows63_U0_ap_continue();
    void thread_ShiftRows63_U0_ap_start();
    void thread_ShiftRows63_U0_out_V_full_n();
    void thread_ShiftRows63_U0_start_full_n();
    void thread_ShiftRows63_U0_start_write();
    void thread_ShiftRows67_U0_ap_continue();
    void thread_ShiftRows67_U0_ap_start();
    void thread_ShiftRows67_U0_out_V_full_n();
    void thread_ShiftRows67_U0_start_full_n();
    void thread_ShiftRows67_U0_start_write();
    void thread_ShiftRows71_U0_ap_continue();
    void thread_ShiftRows71_U0_ap_start();
    void thread_ShiftRows71_U0_out_V_full_n();
    void thread_ShiftRows71_U0_start_full_n();
    void thread_ShiftRows71_U0_start_write();
    void thread_ShiftRows75_U0_ap_continue();
    void thread_ShiftRows75_U0_ap_start();
    void thread_ShiftRows75_U0_out_V_full_n();
    void thread_ShiftRows75_U0_start_full_n();
    void thread_ShiftRows75_U0_start_write();
    void thread_ShiftRows79_U0_ap_continue();
    void thread_ShiftRows79_U0_ap_start();
    void thread_ShiftRows79_U0_out_V_full_n();
    void thread_ShiftRows79_U0_start_full_n();
    void thread_ShiftRows79_U0_start_write();
    void thread_ShiftRows_U0_ap_continue();
    void thread_ShiftRows_U0_ap_start();
    void thread_ShiftRows_U0_out_V_full_n();
    void thread_ShiftRows_U0_start_full_n();
    void thread_ShiftRows_U0_start_write();
    void thread_SubBytes46_U0_ap_continue();
    void thread_SubBytes46_U0_ap_start();
    void thread_SubBytes46_U0_out_V_full_n();
    void thread_SubBytes46_U0_start_full_n();
    void thread_SubBytes46_U0_start_write();
    void thread_SubBytes50_U0_ap_continue();
    void thread_SubBytes50_U0_ap_start();
    void thread_SubBytes50_U0_out_V_full_n();
    void thread_SubBytes50_U0_start_full_n();
    void thread_SubBytes50_U0_start_write();
    void thread_SubBytes54_U0_ap_continue();
    void thread_SubBytes54_U0_ap_start();
    void thread_SubBytes54_U0_out_V_full_n();
    void thread_SubBytes54_U0_start_full_n();
    void thread_SubBytes54_U0_start_write();
    void thread_SubBytes58_U0_ap_continue();
    void thread_SubBytes58_U0_ap_start();
    void thread_SubBytes58_U0_out_V_full_n();
    void thread_SubBytes58_U0_start_full_n();
    void thread_SubBytes58_U0_start_write();
    void thread_SubBytes62_U0_ap_continue();
    void thread_SubBytes62_U0_ap_start();
    void thread_SubBytes62_U0_out_V_full_n();
    void thread_SubBytes62_U0_start_full_n();
    void thread_SubBytes62_U0_start_write();
    void thread_SubBytes66_U0_ap_continue();
    void thread_SubBytes66_U0_ap_start();
    void thread_SubBytes66_U0_out_V_full_n();
    void thread_SubBytes66_U0_start_full_n();
    void thread_SubBytes66_U0_start_write();
    void thread_SubBytes70_U0_ap_continue();
    void thread_SubBytes70_U0_ap_start();
    void thread_SubBytes70_U0_out_V_full_n();
    void thread_SubBytes70_U0_start_full_n();
    void thread_SubBytes70_U0_start_write();
    void thread_SubBytes74_U0_ap_continue();
    void thread_SubBytes74_U0_ap_start();
    void thread_SubBytes74_U0_out_V_full_n();
    void thread_SubBytes74_U0_start_full_n();
    void thread_SubBytes74_U0_start_write();
    void thread_SubBytes78_U0_ap_continue();
    void thread_SubBytes78_U0_ap_start();
    void thread_SubBytes78_U0_out_V_full_n();
    void thread_SubBytes78_U0_start_full_n();
    void thread_SubBytes78_U0_start_write();
    void thread_SubBytes_U0_ap_continue();
    void thread_SubBytes_U0_ap_start();
    void thread_SubBytes_U0_out_V_full_n();
    void thread_SubBytes_U0_start_full_n();
    void thread_SubBytes_U0_start_write();
    void thread_ap_channel_done_state_0_V();
    void thread_ap_channel_done_state_10_V();
    void thread_ap_channel_done_state_11_V();
    void thread_ap_channel_done_state_12_V();
    void thread_ap_channel_done_state_13_V();
    void thread_ap_channel_done_state_14_V();
    void thread_ap_channel_done_state_15_V();
    void thread_ap_channel_done_state_16_V();
    void thread_ap_channel_done_state_17_V();
    void thread_ap_channel_done_state_18_V();
    void thread_ap_channel_done_state_19_V();
    void thread_ap_channel_done_state_1_V();
    void thread_ap_channel_done_state_20_V();
    void thread_ap_channel_done_state_21_V();
    void thread_ap_channel_done_state_22_V();
    void thread_ap_channel_done_state_23_V();
    void thread_ap_channel_done_state_24_V();
    void thread_ap_channel_done_state_25_V();
    void thread_ap_channel_done_state_26_V();
    void thread_ap_channel_done_state_27_V();
    void thread_ap_channel_done_state_28_V();
    void thread_ap_channel_done_state_29_V();
    void thread_ap_channel_done_state_2_V();
    void thread_ap_channel_done_state_30_V();
    void thread_ap_channel_done_state_31_V();
    void thread_ap_channel_done_state_32_V();
    void thread_ap_channel_done_state_33_V();
    void thread_ap_channel_done_state_34_V();
    void thread_ap_channel_done_state_35_V();
    void thread_ap_channel_done_state_36_V();
    void thread_ap_channel_done_state_37_V();
    void thread_ap_channel_done_state_38_V();
    void thread_ap_channel_done_state_39_V();
    void thread_ap_channel_done_state_3_V();
    void thread_ap_channel_done_state_40();
    void thread_ap_channel_done_state_4_V();
    void thread_ap_channel_done_state_5_V();
    void thread_ap_channel_done_state_6_V();
    void thread_ap_channel_done_state_7_V();
    void thread_ap_channel_done_state_8_V();
    void thread_ap_channel_done_state_9_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_AddRoundKey45_U0_ap_ready();
    void thread_ap_sync_AddRoundKey49_U0_ap_ready();
    void thread_ap_sync_AddRoundKey53_U0_ap_ready();
    void thread_ap_sync_AddRoundKey57_U0_ap_ready();
    void thread_ap_sync_AddRoundKey61_U0_ap_ready();
    void thread_ap_sync_AddRoundKey65_U0_ap_ready();
    void thread_ap_sync_AddRoundKey69_U0_ap_ready();
    void thread_ap_sync_AddRoundKey73_U0_ap_ready();
    void thread_ap_sync_AddRoundKey77_U0_ap_ready();
    void thread_ap_sync_AddRoundKey80_U0_ap_ready();
    void thread_ap_sync_AddRoundKey_U0_ap_ready();
    void thread_ap_sync_Cipher_Loop_1_proc_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_encrypt_V_address0();
    void thread_encrypt_V_address1();
    void thread_encrypt_V_ce0();
    void thread_encrypt_V_ce1();
    void thread_encrypt_V_d0();
    void thread_encrypt_V_d1();
    void thread_encrypt_V_we0();
    void thread_encrypt_V_we1();
    void thread_key_0_V_address0();
    void thread_key_0_V_ce0();
    void thread_key_0_V_d0();
    void thread_key_0_V_we0();
    void thread_key_10_V_address0();
    void thread_key_10_V_ce0();
    void thread_key_10_V_d0();
    void thread_key_10_V_we0();
    void thread_key_1_V_address0();
    void thread_key_1_V_ce0();
    void thread_key_1_V_d0();
    void thread_key_1_V_we0();
    void thread_key_2_V_address0();
    void thread_key_2_V_ce0();
    void thread_key_2_V_d0();
    void thread_key_2_V_we0();
    void thread_key_3_V_address0();
    void thread_key_3_V_ce0();
    void thread_key_3_V_d0();
    void thread_key_3_V_we0();
    void thread_key_4_V_address0();
    void thread_key_4_V_ce0();
    void thread_key_4_V_d0();
    void thread_key_4_V_we0();
    void thread_key_5_V_address0();
    void thread_key_5_V_ce0();
    void thread_key_5_V_d0();
    void thread_key_5_V_we0();
    void thread_key_6_V_address0();
    void thread_key_6_V_ce0();
    void thread_key_6_V_d0();
    void thread_key_6_V_we0();
    void thread_key_7_V_address0();
    void thread_key_7_V_ce0();
    void thread_key_7_V_d0();
    void thread_key_7_V_we0();
    void thread_key_8_V_address0();
    void thread_key_8_V_ce0();
    void thread_key_8_V_d0();
    void thread_key_8_V_we0();
    void thread_key_9_V_address0();
    void thread_key_9_V_ce0();
    void thread_key_9_V_d0();
    void thread_key_9_V_we0();
    void thread_plain_V_address0();
    void thread_plain_V_address1();
    void thread_plain_V_ce0();
    void thread_plain_V_ce1();
    void thread_plain_V_d0();
    void thread_plain_V_d1();
    void thread_plain_V_we0();
    void thread_plain_V_we1();
    void thread_state_10_V_t_d1();
    void thread_state_10_V_t_we1();
    void thread_state_14_V_t_d1();
    void thread_state_14_V_t_we1();
    void thread_state_18_V_t_d1();
    void thread_state_18_V_t_we1();
    void thread_state_22_V_t_d1();
    void thread_state_22_V_t_we1();
    void thread_state_26_V_t_d1();
    void thread_state_26_V_t_we1();
    void thread_state_2_V_t_d1();
    void thread_state_2_V_t_we1();
    void thread_state_30_V_t_d1();
    void thread_state_30_V_t_we1();
    void thread_state_34_V_t_d1();
    void thread_state_34_V_t_we1();
    void thread_state_38_V_t_d1();
    void thread_state_38_V_t_we1();
    void thread_state_6_V_t_d1();
    void thread_state_6_V_t_we1();
};

}

using namespace ap_rtl;

#endif
