// Seed: 1874866170
module module_0;
  supply0 id_1 = id_1 == id_1;
  wire id_2;
  wire id_4;
endmodule
module module_1 #(
    parameter id_15 = 32'd20,
    parameter id_16 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  defparam id_15.id_16 = 1'b0;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    assert (id_16);
    id_5 = #id_17 id_7;
  end
endmodule
