{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632048518038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632048518039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 13:48:37 2021 " "Processing started: Sun Sep 19 13:48:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632048518039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048518039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off assignment4 -c assignment4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off assignment4 -c assignment4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048518039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632048519493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632048519493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "instruction_register.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/instruction_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8bit " "Found entity 1: decoder8bit" {  } { { "decoder8bit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/decoder8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flipFlop " "Found entity 1: D_flipFlop" {  } { { "D_flipFlop.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/D_flipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549847 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(22) " "Verilog HDL information at control_unit.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1632048549860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_overflow_flag_control.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_overflow_flag_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_overFlow_flag_control " "Found entity 1: carry_overFlow_flag_control" {  } { { "carry_overFlow_flag_control.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/carry_overFlow_flag_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycell.v 1 1 " "Found 1 design units, including 1 entities, in source file binarycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCell " "Found entity 1: binaryCell" {  } { { "binaryCell.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/binaryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549881 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu8.v(14) " "Verilog HDL warning at alu8.v(14): extended using \"x\" or \"z\"" {  } { { "alu8.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632048549889 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu8.v(32) " "Verilog HDL warning at alu8.v(32): extended using \"x\" or \"z\"" {  } { { "alu8.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1632048549890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8.v 1 1 " "Found 1 design units, including 1 entities, in source file alu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "alu8.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment4.v 1 1 " "Found 1 design units, including 1 entities, in source file assignment4.v" { { "Info" "ISGN_ENTITY_NAME" "1 assignment4 " "Found entity 1: assignment4" {  } { { "assignment4.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file regcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 regController " "Found entity 1: regController" {  } { { "regController.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/regController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632048549938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048549938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nextInstrAdd assignment4.v(12) " "Verilog HDL Implicit Net warning at assignment4.v(12): created implicit net for \"nextInstrAdd\"" {  } { { "assignment4.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048549941 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "assignment4 " "Elaborating entity \"assignment4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632048550094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register instruction_register:IR " "Elaborating entity \"instruction_register\" for hierarchy \"instruction_register:IR\"" {  } { { "assignment4.v" "IR" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "assignment4.v" "control" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550105 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrCode control_unit.v(39) " "Verilog HDL Always Construct warning at control_unit.v(39): variable \"instrCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632048550128 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrCode control_unit.v(54) " "Verilog HDL Always Construct warning at control_unit.v(54): variable \"instrCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632048550129 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instrCode control_unit.v(78) " "Verilog HDL Always Construct warning at control_unit.v(78): variable \"instrCode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1632048550130 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "D control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"D\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550131 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550131 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MA control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"MA\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550131 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WD control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"WD\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550131 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"RD\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550131 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enRAM control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"enRAM\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550132 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550132 "|assignment4|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "E control_unit.v(22) " "Verilog HDL Always Construct warning at control_unit.v(22): inferring latch(es) for variable \"E\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550132 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E control_unit.v(39) " "Inferred latch for \"E\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550134 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW control_unit.v(39) " "Inferred latch for \"RW\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550134 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRAM control_unit.v(39) " "Inferred latch for \"enRAM\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD control_unit.v(39) " "Inferred latch for \"RD\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WD control_unit.v(39) " "Inferred latch for \"WD\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MA control_unit.v(39) " "Inferred latch for \"MA\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F control_unit.v(39) " "Inferred latch for \"F\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D control_unit.v(39) " "Inferred latch for \"D\" at control_unit.v(39)" {  } { { "control_unit.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/control_unit.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550135 "|assignment4|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:PC " "Elaborating entity \"counter\" for hierarchy \"counter:PC\"" {  } { { "assignment4.v" "PC" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(9) " "Verilog HDL assignment warning at counter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/counter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632048550184 "|assignment4|counter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:ROM " "Elaborating entity \"rom\" for hierarchy \"rom:ROM\"" {  } { { "assignment4.v" "ROM" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:RAM " "Elaborating entity \"ram\" for hierarchy \"ram:RAM\"" {  } { { "assignment4.v" "RAM" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8bit ram:RAM\|decoder8bit:decoder " "Elaborating entity \"decoder8bit\" for hierarchy \"ram:RAM\|decoder8bit:decoder\"" {  } { { "ram.v" "decoder" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/ram.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCell ram:RAM\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc " "Elaborating entity \"binaryCell\" for hierarchy \"ram:RAM\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\"" {  } { { "ram.v" "gen_loop1\[0\].gen_loop2\[0\].bc" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/ram.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flipFlop ram:RAM\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\|D_flipFlop:ff " "Elaborating entity \"D_flipFlop\" for hierarchy \"ram:RAM\|binaryCell:gen_loop1\[0\].gen_loop2\[0\].bc\|D_flipFlop:ff\"" {  } { { "binaryCell.v" "ff" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/binaryCell.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048550241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q D_flipFlop.v(8) " "Verilog HDL Always Construct warning at D_flipFlop.v(8): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "D_flipFlop.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/D_flipFlop.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048550243 "|assignment4|ram:RAM|binaryCell:gen_loop1[0].gen_loop2[0].bc|D_flipFlop:ff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D_flipFlop.v(8) " "Inferred latch for \"Q\" at D_flipFlop.v(8)" {  } { { "D_flipFlop.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/D_flipFlop.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048550243 "|assignment4|ram:RAM|binaryCell:gen_loop1[0].gen_loop2[0].bc|D_flipFlop:ff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regController regController:MAR " "Elaborating entity \"regController\" for hierarchy \"regController:MAR\"" {  } { { "assignment4.v" "MAR" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048552333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu8 alu8:alu " "Elaborating entity \"alu8\" for hierarchy \"alu8:alu\"" {  } { { "assignment4.v" "alu" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048552338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu8.v(23) " "Verilog HDL assignment warning at alu8.v(23): truncated value with size 32 to match size of target (8)" {  } { { "alu8.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632048552342 "|assignment4|alu8:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 alu8.v(24) " "Verilog HDL assignment warning at alu8.v(24): truncated value with size 32 to match size of target (9)" {  } { { "alu8.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632048552342 "|assignment4|alu8:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_overFlow_flag_control alu8:alu\|carry_overFlow_flag_control:control " "Elaborating entity \"carry_overFlow_flag_control\" for hierarchy \"alu8:alu\|carry_overFlow_flag_control:control\"" {  } { { "alu8.v" "control" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/alu8.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048552344 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit8 carry_overFlow_flag_control.v(12) " "Verilog HDL Always Construct warning at carry_overFlow_flag_control.v(12): inferring latch(es) for variable \"bit8\", which holds its previous value in one or more paths through the always construct" {  } { { "carry_overFlow_flag_control.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/carry_overFlow_flag_control.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1632048552346 "|assignment4|alu8:alu|carry_overFlow_flag_control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit8 carry_overFlow_flag_control.v(12) " "Inferred latch for \"bit8\" at carry_overFlow_flag_control.v(12)" {  } { { "carry_overFlow_flag_control.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/carry_overFlow_flag_control.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048552347 "|assignment4|alu8:alu|carry_overFlow_flag_control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:Acc " "Elaborating entity \"acc\" for hierarchy \"acc:Acc\"" {  } { { "assignment4.v" "Acc" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048552348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632048555038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/output_files/assignment4.map.smsg " "Generated suppressed messages file C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/output_files/assignment4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048555261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632048556353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632048556353 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "assignment4.v" "" { Text "C:/Users/HALILIBRAHIMALPEREN/Desktop/ice_assignment_4/assignment4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632048556573 "|assignment4|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632048556573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632048556574 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632048556574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632048556574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632048556639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 13:49:16 2021 " "Processing ended: Sun Sep 19 13:49:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632048556639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632048556639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632048556639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632048556639 ""}
