// SPDX-License-Identifier: GPL-2.0-only
/*
 * Realtek RTD1295/RTD1296 SATA PHY
 *
 * The SoC has two SATA PHYs, one per AHCI port. Their analog registers sit
 * behind a small MDIO controller in the AHCI block's wrapper (0x9803ff00):
 * MDIO_CTR1 selects the PHY, MDIO_CTR writes one register. Every PHY
 * register is written three times, at MDIO addresses 0-2, one value per
 * link rate. Next to that, SB2 holds each PHY's bandgap, bias and RX
 * termination enables, and PHY 0's SATA/SGMII select (PHY 0 can also serve
 * the NAT engine's SGMII MAC).
 *
 * The register values are Realtek's (BSP drivers/phy/phy-rtk-sata.c, its
 * built-in tables, as the RTD1296 DTs leave them), written out as
 * register/value triples instead of raw MDIO words.
 *
 * Resources per PHY: its reset, its power reset and its "alive" clock.
 * The AHCI controller's own clock and reset belong to the AHCI node; as
 * libahci_platform enables those before it initialises the PHYs, the
 * wrapper is clocked by the time this driver touches it.
 */

#include <linux/bitfield.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/mfd/syscon.h>
#include <linux/module.h>
#include <linux/mutex.h>
#include <linux/of.h>
#include <linux/phy/phy.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/reset.h>

#define RTD_SATA_NPHYS		2

/* Wrapper registers, from 0x9803ff00 */
#define SATA_PHY_MON		0x24
#define  PHY_MON_CALIBRATED(n)	BIT(n)
#define  PHY_MON_READY(n)	BIT(2 + (n))
#define SATA_MDIO_CTR		0x60
#define  MDIO_DATA		GENMASK(31, 16)
#define  MDIO_PHYAD		GENMASK(15, 14)	/* the link rate a value is for */
#define  MDIO_REGAD		GENMASK(13, 8)
#define  MDIO_RDY		BIT(4)
#define  MDIO_WRITE		BIT(0)
#define SATA_MDIO_CTR1		0x64		/* which PHY MDIO_CTR reaches */
#define SATA_SPD		0x68
#define  SPD_MODE(n)		(GENMASK(1, 0) << (2 * (n)))
#define  SPD_MODE_6G		2		/* no limit */

/* SB2 */
#define SB2_CHIP_REV		0x204
#define  CHIP_REV_A01		0x00010000
#define  CHIP_REV_B00		0x00020000
#define SB2_SATA_PHY_CTRL	0x980
#define  PHY_CTRL_BG_EN(n)	BIT(n)
#define  PHY_CTRL_MBIAS_EN(n)	BIT(2 + (n))
#define  PHY_CTRL_RX50_LINK(n)	BIT(4 + (n))
#define  PHY_CTRL_SATA_SEL	BIT(8)		/* PHY 0: SATA, not SGMII */

struct rtd_sata_phy_reg {
	u8 reg;
	u16 val[3];			/* 1.5, 3 and 6 Gbit/s */
};

static const struct rtd_sata_phy_reg rtd_sata_phy_seq[] = {
	{ 0x11, { 0x0000, 0x0000, 0x0000 } },
	{ 0x05, { 0x336a, 0x336a, 0x336a } },
	{ 0x01, { 0xe070, 0xe05c, 0xe04a } },
	{ 0x06, { 0x0015, 0x0015, 0x0015 } },
	{ 0x0a, { 0xc600, 0xc600, 0xc600 } },
	{ 0x02, { 0x7000, 0x7000, 0x7000 } },
	{ 0x0a, { 0xc660, 0xc660, 0xc660 } },
	{ 0x19, { 0x2004, 0x2004, 0x2004 } },
	{ 0x20, { 0x94aa, 0x94aa, 0x94aa } },
	{ 0x15, { 0x1717, 0x1717, 0x1717 } },
	{ 0x16, { 0x0770, 0x0770, 0x0770 } },
	{ 0x2a, { 0x4000, 0x4000, 0x4000 } },
	{ 0x10, { 0x2900, 0x2900, 0x2900 } },
	{ 0x0c, { 0x4000, 0x4000, 0x4000 } },
	{ 0x17, { 0x0027, 0x0027, 0x0027 } },
	/* TX swing, 683 mV: the BSP's level 2, which RTD1296 boards use */
	{ 0x20, { 0x94a7, 0x94a7, 0x94a7 } },
	{ 0x21, { 0x587a, 0x587a, 0x587a } },
	/* spread spectrum off */
	{ 0x04, { 0x538e, 0x538e, 0x538e } },
};

/* RX sensitivity, by chip revision */
static const struct rtd_sata_phy_reg rtd_sata_phy_rx_a[] = {
	{ 0x09, { 0x7210, 0x7210, 0x7210 } },
	{ 0x03, { 0x2773, 0x2768, 0x2768 } },
};

static const struct rtd_sata_phy_reg rtd_sata_phy_rx_b[] = {
	{ 0x09, { 0x4210, 0x4210, 0x4210 } },
	{ 0x03, { 0x276f, 0x276d, 0x276d } },
};

/* B00 only */
static const struct rtd_sata_phy_reg rtd_sata_phy_clk_delay[] = {
	{ 0x2a, { 0x7c00, 0x7c00, 0x7c00 } },
};

struct rtd_sata_phy_port {
	struct rtd_sata_phy *priv;
	struct phy *phy;
	struct reset_control *rst;
	struct reset_control *pow;
	struct clk *alive;
	unsigned int id;
};

struct rtd_sata_phy {
	struct device *dev;
	void __iomem *base;
	struct regmap *sb2;
	struct mutex lock;		/* MDIO_CTR1 selects one PHY at a time */
	u32 chip_rev;
	struct rtd_sata_phy_port port[RTD_SATA_NPHYS];
};

static void rtd_sata_phy_write(struct rtd_sata_phy *priv,
			       const struct rtd_sata_phy_reg *regs,
			       unsigned int n)
{
	unsigned int i, rate;

	for (i = 0; i < n; i++) {
		for (rate = 0; rate < 3; rate++) {
			writel(FIELD_PREP(MDIO_DATA, regs[i].val[rate]) |
			       FIELD_PREP(MDIO_PHYAD, rate) |
			       FIELD_PREP(MDIO_REGAD, regs[i].reg) |
			       MDIO_RDY | MDIO_WRITE,
			       priv->base + SATA_MDIO_CTR);
			/* Realtek waits 1 ms after each write */
			usleep_range(1000, 1200);
		}
	}
}

static int rtd_sata_phy_init(struct phy *phy)
{
	struct rtd_sata_phy_port *port = phy_get_drvdata(phy);
	struct rtd_sata_phy *priv = port->priv;
	unsigned int n = port->id;
	u32 bits;
	int ret;

	ret = clk_prepare_enable(port->alive);
	if (ret)
		return ret;
	ret = reset_control_deassert(port->rst);
	if (ret)
		goto err_clk;

	bits = PHY_CTRL_BG_EN(n) | PHY_CTRL_MBIAS_EN(n) | PHY_CTRL_RX50_LINK(n);
	if (n == 0)
		bits |= PHY_CTRL_SATA_SEL;
	ret = regmap_set_bits(priv->sb2, SB2_SATA_PHY_CTRL, bits);
	if (ret)
		goto err_rst;

	mutex_lock(&priv->lock);
	writel(n, priv->base + SATA_MDIO_CTR1);
	usleep_range(1000, 1200);
	rtd_sata_phy_write(priv, rtd_sata_phy_seq, ARRAY_SIZE(rtd_sata_phy_seq));
	if (priv->chip_rev <= CHIP_REV_A01)
		rtd_sata_phy_write(priv, rtd_sata_phy_rx_a,
				   ARRAY_SIZE(rtd_sata_phy_rx_a));
	else
		rtd_sata_phy_write(priv, rtd_sata_phy_rx_b,
				   ARRAY_SIZE(rtd_sata_phy_rx_b));
	if (priv->chip_rev == CHIP_REV_B00)
		rtd_sata_phy_write(priv, rtd_sata_phy_clk_delay,
				   ARRAY_SIZE(rtd_sata_phy_clk_delay));
	writel((readl(priv->base + SATA_SPD) & ~SPD_MODE(n)) |
	       (SPD_MODE_6G << (2 * n)), priv->base + SATA_SPD);
	mutex_unlock(&priv->lock);

	return 0;

err_rst:
	reset_control_assert(port->rst);
err_clk:
	clk_disable_unprepare(port->alive);
	return ret;
}

static int rtd_sata_phy_exit(struct phy *phy)
{
	struct rtd_sata_phy_port *port = phy_get_drvdata(phy);

	reset_control_assert(port->rst);
	clk_disable_unprepare(port->alive);
	return 0;
}

static int rtd_sata_phy_power_on(struct phy *phy)
{
	struct rtd_sata_phy_port *port = phy_get_drvdata(phy);
	struct rtd_sata_phy *priv = port->priv;
	u32 mon;
	int ret;

	ret = reset_control_deassert(port->pow);
	if (ret)
		return ret;

	/* Realtek does not wait for this; report it, do not depend on it */
	if (readl_poll_timeout(priv->base + SATA_PHY_MON, mon,
			       mon & PHY_MON_CALIBRATED(port->id), 100, 20000))
		dev_warn(priv->dev, "PHY %u not calibrated (PHY_MON %#x)\n",
			 port->id, mon);
	return 0;
}

static int rtd_sata_phy_power_off(struct phy *phy)
{
	struct rtd_sata_phy_port *port = phy_get_drvdata(phy);

	return reset_control_assert(port->pow);
}

static const struct phy_ops rtd_sata_phy_ops = {
	.init		= rtd_sata_phy_init,
	.exit		= rtd_sata_phy_exit,
	.power_on	= rtd_sata_phy_power_on,
	.power_off	= rtd_sata_phy_power_off,
	.owner		= THIS_MODULE,
};

static struct phy *rtd_sata_phy_xlate(struct device *dev,
				      const struct of_phandle_args *args)
{
	struct rtd_sata_phy *priv = dev_get_drvdata(dev);

	if (args->args_count != 1 || args->args[0] >= RTD_SATA_NPHYS ||
	    !priv->port[args->args[0]].phy)
		return ERR_PTR(-ENODEV);
	return priv->port[args->args[0]].phy;
}

static int rtd_sata_phy_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	struct phy_provider *provider;
	struct rtd_sata_phy *priv;
	unsigned int n, nphys = 0;
	int ret;

	priv = devm_kzalloc(dev, sizeof(*priv), GFP_KERNEL);
	if (!priv)
		return -ENOMEM;
	priv->dev = dev;
	ret = devm_mutex_init(dev, &priv->lock);
	if (ret)
		return ret;

	priv->base = devm_platform_ioremap_resource(pdev, 0);
	if (IS_ERR(priv->base))
		return PTR_ERR(priv->base);

	priv->sb2 = syscon_regmap_lookup_by_phandle(dev->of_node, "realtek,sb2");
	if (IS_ERR(priv->sb2))
		return dev_err_probe(dev, PTR_ERR(priv->sb2), "no realtek,sb2\n");
	ret = regmap_read(priv->sb2, SB2_CHIP_REV, &priv->chip_rev);
	if (ret)
		return ret;

	for (n = 0; n < RTD_SATA_NPHYS; n++) {
		struct rtd_sata_phy_port *port = &priv->port[n];
		char name[8];

		/* a PHY exists if the node gives its reset */
		snprintf(name, sizeof(name), "phy%u", n);
		port->rst = devm_reset_control_get_optional_exclusive(dev, name);
		if (IS_ERR(port->rst))
			return PTR_ERR(port->rst);
		if (!port->rst)
			continue;

		snprintf(name, sizeof(name), "pow%u", n);
		port->pow = devm_reset_control_get_exclusive(dev, name);
		if (IS_ERR(port->pow))
			return dev_err_probe(dev, PTR_ERR(port->pow),
					     "no %s reset\n", name);

		snprintf(name, sizeof(name), "alive%u", n);
		port->alive = devm_clk_get(dev, name);
		if (IS_ERR(port->alive))
			return dev_err_probe(dev, PTR_ERR(port->alive),
					     "no %s clock\n", name);

		port->phy = devm_phy_create(dev, NULL, &rtd_sata_phy_ops);
		if (IS_ERR(port->phy))
			return PTR_ERR(port->phy);
		port->priv = priv;
		port->id = n;
		phy_set_drvdata(port->phy, port);
		nphys++;
	}
	if (!nphys)
		return dev_err_probe(dev, -ENODEV, "no PHY described\n");

	dev_set_drvdata(dev, priv);
	provider = devm_of_phy_provider_register(dev, rtd_sata_phy_xlate);
	if (IS_ERR(provider))
		return PTR_ERR(provider);

	dev_info(dev, "%u PHY(s), chip revision %#x\n", nphys, priv->chip_rev);
	return 0;
}

static const struct of_device_id rtd_sata_phy_of_match[] = {
	{ .compatible = "realtek,rtd1295-sata-phy" },
	{ }
};
MODULE_DEVICE_TABLE(of, rtd_sata_phy_of_match);

static struct platform_driver rtd_sata_phy_driver = {
	.probe	= rtd_sata_phy_probe,
	.driver	= {
		.name		= "rtd1295-sata-phy",
		.of_match_table	= rtd_sata_phy_of_match,
	},
};
module_platform_driver(rtd_sata_phy_driver);

MODULE_DESCRIPTION("Realtek RTD1295/RTD1296 SATA PHY driver");
MODULE_AUTHOR("Jalen Lin <jalen.lin@gmail.com>");
MODULE_LICENSE("GPL");
