Logic circuit for a full adder using two half adders.