DECL|CLK_ADC_DIV_DEF_MASK|macro|CLK_ADC_DIV_DEF_MASK
DECL|CLK_EXTERN_DIV_DEF_MASK|macro|CLK_EXTERN_DIV_DEF_MASK
DECL|CLK_GPIO_DB_DIV_DEF_MASK|macro|CLK_GPIO_DB_DIV_DEF_MASK
DECL|CLK_PERIPH_ADC_REGISTER|enumerator|CLK_PERIPH_ADC_REGISTER = BIT(23), /**< ADC Clock Gate Enable. */
DECL|CLK_PERIPH_ADC|enumerator|CLK_PERIPH_ADC = BIT(22), /**< ADC Clock Enable. */
DECL|CLK_PERIPH_ALL|enumerator|CLK_PERIPH_ALL = 0xCFFFFF /**< Quark D2000 peripherals Enable. */
DECL|CLK_PERIPH_CLK|enumerator|CLK_PERIPH_CLK = BIT(1), /**< Peripheral Clock Enable. */
DECL|CLK_PERIPH_DIV_DEF_MASK|macro|CLK_PERIPH_DIV_DEF_MASK
DECL|CLK_PERIPH_GPIO_DB|enumerator|CLK_PERIPH_GPIO_DB = BIT(8), /**< GPIO Debounce Clock Enable. */
DECL|CLK_PERIPH_GPIO_INTERRUPT|enumerator|CLK_PERIPH_GPIO_INTERRUPT = BIT(7), /**< GPIO Interrupt Clock Enable. */
DECL|CLK_PERIPH_GPIO_REGISTER|enumerator|CLK_PERIPH_GPIO_REGISTER = BIT(13), /**< GPIO Clock Gate Enable. */
DECL|CLK_PERIPH_I2C_M0_REGISTER|enumerator|CLK_PERIPH_I2C_M0_REGISTER =
DECL|CLK_PERIPH_I2C_M0|enumerator|CLK_PERIPH_I2C_M0 = BIT(2), /**< I2C Master 0 Clock Enable. */
DECL|CLK_PERIPH_PWM_REGISTER|enumerator|CLK_PERIPH_PWM_REGISTER = BIT(12), /**< PWM Clock Gate Enable. */
DECL|CLK_PERIPH_REGISTER|enumerator|CLK_PERIPH_REGISTER = BIT(0), /**< Peripheral Clock Gate Enable. */
DECL|CLK_PERIPH_RTC_REGISTER|enumerator|CLK_PERIPH_RTC_REGISTER = BIT(11), /**< RTC Clock Gate Enable. */
DECL|CLK_PERIPH_SPI_M0_REGISTER|enumerator|CLK_PERIPH_SPI_M0_REGISTER =
DECL|CLK_PERIPH_SPI_M0|enumerator|CLK_PERIPH_SPI_M0 = BIT(5), /**< SPI Master 0 Clock Enable. */
DECL|CLK_PERIPH_SPI_S_REGISTER|enumerator|CLK_PERIPH_SPI_S_REGISTER =
DECL|CLK_PERIPH_SPI_S|enumerator|CLK_PERIPH_SPI_S = BIT(4), /**< SPI Slave Clock Enable. */
DECL|CLK_PERIPH_UARTA_REGISTER|enumerator|CLK_PERIPH_UARTA_REGISTER = BIT(17), /**< UARTA Clock Gate Enable. */
DECL|CLK_PERIPH_UARTB_REGISTER|enumerator|CLK_PERIPH_UARTB_REGISTER = BIT(18), /**< UARTB Clock Gate Enable. */
DECL|CLK_PERIPH_WDT_REGISTER|enumerator|CLK_PERIPH_WDT_REGISTER = BIT(10), /**< Watchdog Clock Enable. */
DECL|CLK_RTC_DIV_DEF_MASK|macro|CLK_RTC_DIV_DEF_MASK
DECL|CLK_SYS_CLK_DIV_DEF_MASK|macro|CLK_SYS_CLK_DIV_DEF_MASK
DECL|DMA_HW_IF_I2C_MASTER_0_RX|enumerator|DMA_HW_IF_I2C_MASTER_0_RX = 0xd, /**< I2C_Master_0_RX */
DECL|DMA_HW_IF_I2C_MASTER_0_TX|enumerator|DMA_HW_IF_I2C_MASTER_0_TX = 0xc, /**< I2C_Master_0_TX */
DECL|DMA_HW_IF_SPI_MASTER_0_RX|enumerator|DMA_HW_IF_SPI_MASTER_0_RX = 0x5, /**< SPI_Master_0_RX */
DECL|DMA_HW_IF_SPI_MASTER_0_TX|enumerator|DMA_HW_IF_SPI_MASTER_0_TX = 0x4, /**< SPI_Master_0_TX */
DECL|DMA_HW_IF_SPI_SLAVE_RX|enumerator|DMA_HW_IF_SPI_SLAVE_RX = 0x9, /**< SPI_Slave_RX */
DECL|DMA_HW_IF_SPI_SLAVE_TX|enumerator|DMA_HW_IF_SPI_SLAVE_TX = 0x8, /**< SPI_Slave_TX */
DECL|DMA_HW_IF_UART_A_RX|enumerator|DMA_HW_IF_UART_A_RX = 0x1, /**< UART_A_RX */
DECL|DMA_HW_IF_UART_A_TX|enumerator|DMA_HW_IF_UART_A_TX = 0x0, /**< UART_A_TX */
DECL|DMA_HW_IF_UART_B_RX|enumerator|DMA_HW_IF_UART_B_RX = 0x3, /**< UART_B_RX */
DECL|DMA_HW_IF_UART_B_TX|enumerator|DMA_HW_IF_UART_B_TX = 0x2, /**< UART_B_TX*/
DECL|HAS_MVIC|macro|HAS_MVIC
DECL|HAS_RAR|macro|HAS_RAR
DECL|OSC0_CFG0_OSC0_XTAL_COUNT_VALUE_MASK|macro|OSC0_CFG0_OSC0_XTAL_COUNT_VALUE_MASK
DECL|OSC0_CFG0_OSC0_XTAL_COUNT_VALUE_OFFS|macro|OSC0_CFG0_OSC0_XTAL_COUNT_VALUE_OFFS
DECL|OSC0_CFG1_FTRIMOTP_MASK|macro|OSC0_CFG1_FTRIMOTP_MASK
DECL|OSC0_CFG1_FTRIMOTP_OFFS|macro|OSC0_CFG1_FTRIMOTP_OFFS
DECL|OSC0_CFG1_OSC0_FADJ_XTAL_MASK|macro|OSC0_CFG1_OSC0_FADJ_XTAL_MASK
DECL|OSC0_CFG1_OSC0_FADJ_XTAL_OFFS|macro|OSC0_CFG1_OSC0_FADJ_XTAL_OFFS
DECL|OSC0_CFG1_SI_FREQ_SEL_MASK|macro|OSC0_CFG1_SI_FREQ_SEL_MASK
DECL|OSC0_CFG1_SI_FREQ_SEL_OFFS|macro|OSC0_CFG1_SI_FREQ_SEL_OFFS
DECL|QM_AC_HP_COMPARATORS_MASK|macro|QM_AC_HP_COMPARATORS_MASK
DECL|QM_ADC_0|enumerator|typedef enum { QM_ADC_0 = 0, QM_ADC_NUM } qm_adc_t;
DECL|QM_ADC_BASE|macro|QM_ADC_BASE
DECL|QM_ADC_CAL_MAX|macro|QM_ADC_CAL_MAX
DECL|QM_ADC_CAL_SEQ_TABLE_DEFAULT|macro|QM_ADC_CAL_SEQ_TABLE_DEFAULT
DECL|QM_ADC_CMD_CAL_DATA_OFFSET|macro|QM_ADC_CMD_CAL_DATA_OFFSET
DECL|QM_ADC_CMD_IE_OFFSET|macro|QM_ADC_CMD_IE_OFFSET
DECL|QM_ADC_CMD_IE|macro|QM_ADC_CMD_IE
DECL|QM_ADC_CMD_NS_MASK|macro|QM_ADC_CMD_NS_MASK
DECL|QM_ADC_CMD_NS_OFFSET|macro|QM_ADC_CMD_NS_OFFSET
DECL|QM_ADC_CMD_RESOLUTION_MASK|macro|QM_ADC_CMD_RESOLUTION_MASK
DECL|QM_ADC_CMD_RESOLUTION_OFFSET|macro|QM_ADC_CMD_RESOLUTION_OFFSET
DECL|QM_ADC_CMD_SW_MASK|macro|QM_ADC_CMD_SW_MASK
DECL|QM_ADC_CMD_SW_OFFSET|macro|QM_ADC_CMD_SW_OFFSET
DECL|QM_ADC_DELAY_MAX|macro|QM_ADC_DELAY_MAX
DECL|QM_ADC_DIV_MAX|macro|QM_ADC_DIV_MAX
DECL|QM_ADC_FIFO_CLEAR|macro|QM_ADC_FIFO_CLEAR
DECL|QM_ADC_FIFO_LEN|macro|QM_ADC_FIFO_LEN
DECL|QM_ADC_INTR_ENABLE_CC|macro|QM_ADC_INTR_ENABLE_CC
DECL|QM_ADC_INTR_ENABLE_CONT_CC|macro|QM_ADC_INTR_ENABLE_CONT_CC
DECL|QM_ADC_INTR_ENABLE_FO|macro|QM_ADC_INTR_ENABLE_FO
DECL|QM_ADC_INTR_STATUS_CC|macro|QM_ADC_INTR_STATUS_CC
DECL|QM_ADC_INTR_STATUS_CONT_CC|macro|QM_ADC_INTR_STATUS_CONT_CC
DECL|QM_ADC_INTR_STATUS_FO|macro|QM_ADC_INTR_STATUS_FO
DECL|QM_ADC_NUM|enumerator|typedef enum { QM_ADC_0 = 0, QM_ADC_NUM } qm_adc_t;
DECL|QM_ADC_OP_MODE_DELAY_MASK|macro|QM_ADC_OP_MODE_DELAY_MASK
DECL|QM_ADC_OP_MODE_DELAY_OFFSET|macro|QM_ADC_OP_MODE_DELAY_OFFSET
DECL|QM_ADC_OP_MODE_IE|macro|QM_ADC_OP_MODE_IE
DECL|QM_ADC_OP_MODE_OM_MASK|macro|QM_ADC_OP_MODE_OM_MASK
DECL|QM_ADC|macro|QM_ADC
DECL|QM_ADC|macro|QM_ADC
DECL|QM_AON_VR_PASS_CODE|macro|QM_AON_VR_PASS_CODE
DECL|QM_AON_VR_ROK_BUF_VREG_MASK|macro|QM_AON_VR_ROK_BUF_VREG_MASK
DECL|QM_AON_VR_VREG_SEL|macro|QM_AON_VR_VREG_SEL
DECL|QM_AON_VR_VSEL_1V35|macro|QM_AON_VR_VSEL_1V35
DECL|QM_AON_VR_VSEL_1V8|macro|QM_AON_VR_VSEL_1V8
DECL|QM_AON_VR_VSEL_MASK|macro|QM_AON_VR_VSEL_MASK
DECL|QM_AON_VR_VSTRB|macro|QM_AON_VR_VSTRB
DECL|QM_CCU_ADC_CLK_DIV_DEF_MASK|macro|QM_CCU_ADC_CLK_DIV_DEF_MASK
DECL|QM_CCU_ADC_CLK_DIV_OFFSET|macro|QM_CCU_ADC_CLK_DIV_OFFSET
DECL|QM_CCU_CPU_HALT_EN|macro|QM_CCU_CPU_HALT_EN
DECL|QM_CCU_DMA_CLK_EN|macro|QM_CCU_DMA_CLK_EN
DECL|QM_CCU_EXIT_TO_HYBOSC|macro|QM_CCU_EXIT_TO_HYBOSC
DECL|QM_CCU_EXTERN_DIV_OFFSET|macro|QM_CCU_EXTERN_DIV_OFFSET
DECL|QM_CCU_EXT_CLK_DIV_DEF_MASK|macro|QM_CCU_EXT_CLK_DIV_DEF_MASK
DECL|QM_CCU_EXT_CLK_DIV_EN|macro|QM_CCU_EXT_CLK_DIV_EN
DECL|QM_CCU_GPIO_DB_CLK_DIV_DEF_MASK|macro|QM_CCU_GPIO_DB_CLK_DIV_DEF_MASK
DECL|QM_CCU_GPIO_DB_CLK_DIV_EN|macro|QM_CCU_GPIO_DB_CLK_DIV_EN
DECL|QM_CCU_GPIO_DB_CLK_EN|macro|QM_CCU_GPIO_DB_CLK_EN
DECL|QM_CCU_GPIO_DB_DIV_OFFSET|macro|QM_CCU_GPIO_DB_DIV_OFFSET
DECL|QM_CCU_MEM_HALT_EN|macro|QM_CCU_MEM_HALT_EN
DECL|QM_CCU_PERIPH_CLK_EN|macro|QM_CCU_PERIPH_CLK_EN
DECL|QM_CCU_PERIPH_PCLK_DIV_DEF_MASK|macro|QM_CCU_PERIPH_PCLK_DIV_DEF_MASK
DECL|QM_CCU_PERIPH_PCLK_DIV_EN|macro|QM_CCU_PERIPH_PCLK_DIV_EN
DECL|QM_CCU_PERIPH_PCLK_DIV_OFFSET|macro|QM_CCU_PERIPH_PCLK_DIV_OFFSET
DECL|QM_CCU_RTC_CLK_DIV_DEF_MASK|macro|QM_CCU_RTC_CLK_DIV_DEF_MASK
DECL|QM_CCU_RTC_CLK_DIV_EN|macro|QM_CCU_RTC_CLK_DIV_EN
DECL|QM_CCU_RTC_CLK_DIV_OFFSET|macro|QM_CCU_RTC_CLK_DIV_OFFSET
DECL|QM_CCU_RTC_CLK_EN|macro|QM_CCU_RTC_CLK_EN
DECL|QM_CCU_SYS_CLK_DIV_DEF_MASK|macro|QM_CCU_SYS_CLK_DIV_DEF_MASK
DECL|QM_CCU_SYS_CLK_DIV_EN|macro|QM_CCU_SYS_CLK_DIV_EN
DECL|QM_CCU_SYS_CLK_DIV_MASK|macro|QM_CCU_SYS_CLK_DIV_MASK
DECL|QM_CCU_SYS_CLK_DIV_OFFSET|macro|QM_CCU_SYS_CLK_DIV_OFFSET
DECL|QM_CCU_SYS_CLK_SEL|macro|QM_CCU_SYS_CLK_SEL
DECL|QM_CCU_WAKE_MASK_COMPARATOR_BIT|macro|QM_CCU_WAKE_MASK_COMPARATOR_BIT
DECL|QM_DMA_0|enumerator|QM_DMA_0, /**< DMA controller id. */
DECL|QM_DMA_BASE|macro|QM_DMA_BASE
DECL|QM_DMA_CFG_H_DEST_PER_MASK|macro|QM_DMA_CFG_H_DEST_PER_MASK
DECL|QM_DMA_CFG_H_DEST_PER_OFFSET|macro|QM_DMA_CFG_H_DEST_PER_OFFSET
DECL|QM_DMA_CFG_H_SRC_PER_MASK|macro|QM_DMA_CFG_H_SRC_PER_MASK
DECL|QM_DMA_CFG_H_SRC_PER_OFFSET|macro|QM_DMA_CFG_H_SRC_PER_OFFSET
DECL|QM_DMA_CFG_L_CH_SUSP_MASK|macro|QM_DMA_CFG_L_CH_SUSP_MASK
DECL|QM_DMA_CFG_L_DST_HS_POL_MASK|macro|QM_DMA_CFG_L_DST_HS_POL_MASK
DECL|QM_DMA_CFG_L_DST_HS_POL_OFFSET|macro|QM_DMA_CFG_L_DST_HS_POL_OFFSET
DECL|QM_DMA_CFG_L_FIFO_EMPTY_MASK|macro|QM_DMA_CFG_L_FIFO_EMPTY_MASK
DECL|QM_DMA_CFG_L_HS_SEL_DST_MASK|macro|QM_DMA_CFG_L_HS_SEL_DST_MASK
DECL|QM_DMA_CFG_L_HS_SEL_DST_OFFSET|macro|QM_DMA_CFG_L_HS_SEL_DST_OFFSET
DECL|QM_DMA_CFG_L_HS_SEL_SRC_MASK|macro|QM_DMA_CFG_L_HS_SEL_SRC_MASK
DECL|QM_DMA_CFG_L_HS_SEL_SRC_OFFSET|macro|QM_DMA_CFG_L_HS_SEL_SRC_OFFSET
DECL|QM_DMA_CFG_L_RELOAD_DST_MASK|macro|QM_DMA_CFG_L_RELOAD_DST_MASK
DECL|QM_DMA_CFG_L_RELOAD_SRC_MASK|macro|QM_DMA_CFG_L_RELOAD_SRC_MASK
DECL|QM_DMA_CFG_L_SRC_HS_POL_MASK|macro|QM_DMA_CFG_L_SRC_HS_POL_MASK
DECL|QM_DMA_CFG_L_SRC_HS_POL_OFFSET|macro|QM_DMA_CFG_L_SRC_HS_POL_OFFSET
DECL|QM_DMA_CHANNEL_0|enumerator|QM_DMA_CHANNEL_0 = 0, /**< DMA channel id for channel 0 */
DECL|QM_DMA_CHANNEL_1|enumerator|QM_DMA_CHANNEL_1, /**< DMA channel id for channel 1 */
DECL|QM_DMA_CHANNEL_NUM|enumerator|QM_DMA_CHANNEL_NUM /**< Number of DMA channels */
DECL|QM_DMA_CTL_H_BLOCK_TS_MASK|macro|QM_DMA_CTL_H_BLOCK_TS_MASK
DECL|QM_DMA_CTL_H_BLOCK_TS_MAX|macro|QM_DMA_CTL_H_BLOCK_TS_MAX
DECL|QM_DMA_CTL_H_BLOCK_TS_MIN|macro|QM_DMA_CTL_H_BLOCK_TS_MIN
DECL|QM_DMA_CTL_H_BLOCK_TS_OFFSET|macro|QM_DMA_CTL_H_BLOCK_TS_OFFSET
DECL|QM_DMA_CTL_L_DEST_MSIZE_MASK|macro|QM_DMA_CTL_L_DEST_MSIZE_MASK
DECL|QM_DMA_CTL_L_DEST_MSIZE_OFFSET|macro|QM_DMA_CTL_L_DEST_MSIZE_OFFSET
DECL|QM_DMA_CTL_L_DINC_MASK|macro|QM_DMA_CTL_L_DINC_MASK
DECL|QM_DMA_CTL_L_DINC_OFFSET|macro|QM_DMA_CTL_L_DINC_OFFSET
DECL|QM_DMA_CTL_L_DST_TR_WIDTH_MASK|macro|QM_DMA_CTL_L_DST_TR_WIDTH_MASK
DECL|QM_DMA_CTL_L_DST_TR_WIDTH_OFFSET|macro|QM_DMA_CTL_L_DST_TR_WIDTH_OFFSET
DECL|QM_DMA_CTL_L_INT_EN_MASK|macro|QM_DMA_CTL_L_INT_EN_MASK
DECL|QM_DMA_CTL_L_LLP_DST_EN_MASK|macro|QM_DMA_CTL_L_LLP_DST_EN_MASK
DECL|QM_DMA_CTL_L_LLP_SRC_EN_MASK|macro|QM_DMA_CTL_L_LLP_SRC_EN_MASK
DECL|QM_DMA_CTL_L_SINC_MASK|macro|QM_DMA_CTL_L_SINC_MASK
DECL|QM_DMA_CTL_L_SINC_OFFSET|macro|QM_DMA_CTL_L_SINC_OFFSET
DECL|QM_DMA_CTL_L_SRC_MSIZE_MASK|macro|QM_DMA_CTL_L_SRC_MSIZE_MASK
DECL|QM_DMA_CTL_L_SRC_MSIZE_OFFSET|macro|QM_DMA_CTL_L_SRC_MSIZE_OFFSET
DECL|QM_DMA_CTL_L_SRC_TR_WIDTH_MASK|macro|QM_DMA_CTL_L_SRC_TR_WIDTH_MASK
DECL|QM_DMA_CTL_L_SRC_TR_WIDTH_OFFSET|macro|QM_DMA_CTL_L_SRC_TR_WIDTH_OFFSET
DECL|QM_DMA_CTL_L_TT_FC_MASK|macro|QM_DMA_CTL_L_TT_FC_MASK
DECL|QM_DMA_CTL_L_TT_FC_OFFSET|macro|QM_DMA_CTL_L_TT_FC_OFFSET
DECL|QM_DMA_INT_STATUS_ERR|macro|QM_DMA_INT_STATUS_ERR
DECL|QM_DMA_INT_STATUS_TFR|macro|QM_DMA_INT_STATUS_TFR
DECL|QM_DMA_MISC_CFG_DMA_EN|macro|QM_DMA_MISC_CFG_DMA_EN
DECL|QM_DMA_MISC_CHAN_EN_WE_OFFSET|macro|QM_DMA_MISC_CHAN_EN_WE_OFFSET
DECL|QM_DMA_NUM|enumerator|QM_DMA_NUM /**< Number of DMA controllers. */
DECL|QM_DMA|macro|QM_DMA
DECL|QM_DMA|macro|QM_DMA
DECL|QM_FLASH_0|enumerator|typedef enum { QM_FLASH_0 = 0, QM_FLASH_NUM } qm_flash_t;
DECL|QM_FLASH_BASE_0|macro|QM_FLASH_BASE_0
DECL|QM_FLASH_LVE_MODE|macro|QM_FLASH_LVE_MODE
DECL|QM_FLASH_MAX_ADDR|macro|QM_FLASH_MAX_ADDR
DECL|QM_FLASH_MAX_ADDR|macro|QM_FLASH_MAX_ADDR
DECL|QM_FLASH_MAX_PAGE_NUM|macro|QM_FLASH_MAX_PAGE_NUM
DECL|QM_FLASH_MAX_US_COUNT|macro|QM_FLASH_MAX_US_COUNT
DECL|QM_FLASH_MAX_WAIT_STATES|macro|QM_FLASH_MAX_WAIT_STATES
DECL|QM_FLASH_NUM|enumerator|typedef enum { QM_FLASH_0 = 0, QM_FLASH_NUM } qm_flash_t;
DECL|QM_FLASH_PAGE_MASK|macro|QM_FLASH_PAGE_MASK
DECL|QM_FLASH_PAGE_MASK|macro|QM_FLASH_PAGE_MASK
DECL|QM_FLASH_REGION_DATA_0_BASE|macro|QM_FLASH_REGION_DATA_0_BASE
DECL|QM_FLASH_REGION_DATA_0_BASE|macro|QM_FLASH_REGION_DATA_0_BASE
DECL|QM_FLASH_REGION_DATA_0_PAGES|macro|QM_FLASH_REGION_DATA_0_PAGES
DECL|QM_FLASH_REGION_DATA_0_SIZE|macro|QM_FLASH_REGION_DATA_0_SIZE
DECL|QM_FLASH_REGION_DATA_BASE_OFFSET|macro|QM_FLASH_REGION_DATA_BASE_OFFSET
DECL|QM_FLASH_REGION_OTP_0_BASE|macro|QM_FLASH_REGION_OTP_0_BASE
DECL|QM_FLASH_REGION_OTP_0_BASE|macro|QM_FLASH_REGION_OTP_0_BASE
DECL|QM_FLASH_REGION_SYS_0_BASE|macro|QM_FLASH_REGION_SYS_0_BASE
DECL|QM_FLASH_REGION_SYS_0_BASE|macro|QM_FLASH_REGION_SYS_0_BASE
DECL|QM_FLASH|macro|QM_FLASH
DECL|QM_FLASH|macro|QM_FLASH
DECL|QM_GPIO_0|enumerator|typedef enum { QM_GPIO_0 = 0, QM_GPIO_NUM } qm_gpio_t;
DECL|QM_GPIO_BASE|macro|QM_GPIO_BASE
DECL|QM_GPIO_NUM|enumerator|typedef enum { QM_GPIO_0 = 0, QM_GPIO_NUM } qm_gpio_t;
DECL|QM_GPIO|macro|QM_GPIO
DECL|QM_GPIO|macro|QM_GPIO
DECL|QM_HYB_OSC_PD_LATCH_EN|macro|QM_HYB_OSC_PD_LATCH_EN
DECL|QM_I2C_0_BASE|macro|QM_I2C_0_BASE
DECL|QM_I2C_0|enumerator|typedef enum { QM_I2C_0 = 0, QM_I2C_NUM } qm_i2c_t;
DECL|QM_I2C_FIFO_SIZE|macro|QM_I2C_FIFO_SIZE
DECL|QM_I2C_IC_CON_10BITADDR_MASTER_OFFSET|macro|QM_I2C_IC_CON_10BITADDR_MASTER_OFFSET
DECL|QM_I2C_IC_CON_10BITADDR_MASTER|macro|QM_I2C_IC_CON_10BITADDR_MASTER
DECL|QM_I2C_IC_CON_10BITADDR_SLAVE_OFFSET|macro|QM_I2C_IC_CON_10BITADDR_SLAVE_OFFSET
DECL|QM_I2C_IC_CON_10BITADDR_SLAVE|macro|QM_I2C_IC_CON_10BITADDR_SLAVE
DECL|QM_I2C_IC_CON_MASTER_MODE|macro|QM_I2C_IC_CON_MASTER_MODE
DECL|QM_I2C_IC_CON_RESTART_EN|macro|QM_I2C_IC_CON_RESTART_EN
DECL|QM_I2C_IC_CON_SLAVE_DISABLE|macro|QM_I2C_IC_CON_SLAVE_DISABLE
DECL|QM_I2C_IC_CON_SPEED_FS_FSP|macro|QM_I2C_IC_CON_SPEED_FS_FSP
DECL|QM_I2C_IC_CON_SPEED_MASK|macro|QM_I2C_IC_CON_SPEED_MASK
DECL|QM_I2C_IC_CON_SPEED_OFFSET|macro|QM_I2C_IC_CON_SPEED_OFFSET
DECL|QM_I2C_IC_CON_SPEED_SS|macro|QM_I2C_IC_CON_SPEED_SS
DECL|QM_I2C_IC_DATA_CMD_LSB_MASK|macro|QM_I2C_IC_DATA_CMD_LSB_MASK
DECL|QM_I2C_IC_DATA_CMD_READ|macro|QM_I2C_IC_DATA_CMD_READ
DECL|QM_I2C_IC_DATA_CMD_STOP_BIT_CTRL|macro|QM_I2C_IC_DATA_CMD_STOP_BIT_CTRL
DECL|QM_I2C_IC_DMA_CR_RX_ENABLE|macro|QM_I2C_IC_DMA_CR_RX_ENABLE
DECL|QM_I2C_IC_DMA_CR_TX_ENABLE|macro|QM_I2C_IC_DMA_CR_TX_ENABLE
DECL|QM_I2C_IC_ENABLE_CONTROLLER_ABORT|macro|QM_I2C_IC_ENABLE_CONTROLLER_ABORT
DECL|QM_I2C_IC_ENABLE_CONTROLLER_EN|macro|QM_I2C_IC_ENABLE_CONTROLLER_EN
DECL|QM_I2C_IC_ENABLE_STATUS_IC_EN|macro|QM_I2C_IC_ENABLE_STATUS_IC_EN
DECL|QM_I2C_IC_HCNT_MAX|macro|QM_I2C_IC_HCNT_MAX
DECL|QM_I2C_IC_HCNT_MIN|macro|QM_I2C_IC_HCNT_MIN
DECL|QM_I2C_IC_INTR_MASK_ALL|macro|QM_I2C_IC_INTR_MASK_ALL
DECL|QM_I2C_IC_INTR_MASK_RX_FULL|macro|QM_I2C_IC_INTR_MASK_RX_FULL
DECL|QM_I2C_IC_INTR_MASK_RX_OVER|macro|QM_I2C_IC_INTR_MASK_RX_OVER
DECL|QM_I2C_IC_INTR_MASK_RX_UNDER|macro|QM_I2C_IC_INTR_MASK_RX_UNDER
DECL|QM_I2C_IC_INTR_MASK_START_DETECTED|macro|QM_I2C_IC_INTR_MASK_START_DETECTED
DECL|QM_I2C_IC_INTR_MASK_STOP_DETECTED|macro|QM_I2C_IC_INTR_MASK_STOP_DETECTED
DECL|QM_I2C_IC_INTR_MASK_TX_ABORT|macro|QM_I2C_IC_INTR_MASK_TX_ABORT
DECL|QM_I2C_IC_INTR_MASK_TX_EMPTY|macro|QM_I2C_IC_INTR_MASK_TX_EMPTY
DECL|QM_I2C_IC_INTR_MASK_TX_OVER|macro|QM_I2C_IC_INTR_MASK_TX_OVER
DECL|QM_I2C_IC_INTR_STAT_RX_FULL|macro|QM_I2C_IC_INTR_STAT_RX_FULL
DECL|QM_I2C_IC_INTR_STAT_RX_OVER|macro|QM_I2C_IC_INTR_STAT_RX_OVER
DECL|QM_I2C_IC_INTR_STAT_RX_UNDER|macro|QM_I2C_IC_INTR_STAT_RX_UNDER
DECL|QM_I2C_IC_INTR_STAT_TX_ABRT|macro|QM_I2C_IC_INTR_STAT_TX_ABRT
DECL|QM_I2C_IC_INTR_STAT_TX_EMPTY|macro|QM_I2C_IC_INTR_STAT_TX_EMPTY
DECL|QM_I2C_IC_INTR_STAT_TX_OVER|macro|QM_I2C_IC_INTR_STAT_TX_OVER
DECL|QM_I2C_IC_LCNT_MAX|macro|QM_I2C_IC_LCNT_MAX
DECL|QM_I2C_IC_LCNT_MIN|macro|QM_I2C_IC_LCNT_MIN
DECL|QM_I2C_IC_RAW_INTR_STAT_TX_ABRT|macro|QM_I2C_IC_RAW_INTR_STAT_TX_ABRT
DECL|QM_I2C_IC_STATUS_BUSY_MASK|macro|QM_I2C_IC_STATUS_BUSY_MASK
DECL|QM_I2C_IC_STATUS_RFNE|macro|QM_I2C_IC_STATUS_RFNE
DECL|QM_I2C_IC_STATUS_TFE|macro|QM_I2C_IC_STATUS_TFE
DECL|QM_I2C_IC_STATUS_TNF|macro|QM_I2C_IC_STATUS_TNF
DECL|QM_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT|macro|QM_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT
DECL|QM_I2C_IC_TX_ABRT_SOURCE_ALL_MASK|macro|QM_I2C_IC_TX_ABRT_SOURCE_ALL_MASK
DECL|QM_I2C_IC_TX_ABRT_SOURCE_ARB_LOST|macro|QM_I2C_IC_TX_ABRT_SOURCE_ARB_LOST
DECL|QM_I2C_IC_TX_ABRT_SOURCE_NAK_MASK|macro|QM_I2C_IC_TX_ABRT_SOURCE_NAK_MASK
DECL|QM_I2C_NUM|enumerator|typedef enum { QM_I2C_0 = 0, QM_I2C_NUM } qm_i2c_t;
DECL|QM_I2C|macro|QM_I2C
DECL|QM_I2C|macro|QM_I2C
DECL|QM_INT_CONTROLLER|macro|QM_INT_CONTROLLER
DECL|QM_INT_FLASH_CONTROLLER_HOST_HALT_MASK|macro|QM_INT_FLASH_CONTROLLER_HOST_HALT_MASK
DECL|QM_INT_FLASH_CONTROLLER_HOST_MASK|macro|QM_INT_FLASH_CONTROLLER_HOST_MASK
DECL|QM_INT_SRAM_CONTROLLER_HOST_HALT_MASK|macro|QM_INT_SRAM_CONTROLLER_HOST_HALT_MASK
DECL|QM_INT_SRAM_CONTROLLER_HOST_MASK|macro|QM_INT_SRAM_CONTROLLER_HOST_MASK
DECL|QM_INT_TIMER_HOST_HALT_MASK|macro|QM_INT_TIMER_HOST_HALT_MASK
DECL|QM_INT_VECTOR_DOUBLE_FAULT|macro|QM_INT_VECTOR_DOUBLE_FAULT
DECL|QM_IOAPIC_BASE|macro|QM_IOAPIC_BASE
DECL|QM_IOAPIC|macro|QM_IOAPIC
DECL|QM_IOAPIC|macro|QM_IOAPIC
DECL|QM_IRQ_AC_MASK_OFFSET|macro|QM_IRQ_AC_MASK_OFFSET
DECL|QM_IRQ_AC_VECTOR|macro|QM_IRQ_AC_VECTOR
DECL|QM_IRQ_AC|macro|QM_IRQ_AC
DECL|QM_IRQ_ADC_0_MASK_OFFSET|macro|QM_IRQ_ADC_0_MASK_OFFSET
DECL|QM_IRQ_ADC_0_VECTOR|macro|QM_IRQ_ADC_0_VECTOR
DECL|QM_IRQ_ADC_0|macro|QM_IRQ_ADC_0
DECL|QM_IRQ_ADC_PWR_0_MASK_OFFSET|macro|QM_IRQ_ADC_PWR_0_MASK_OFFSET
DECL|QM_IRQ_ADC_PWR_0_VECTOR|macro|QM_IRQ_ADC_PWR_0_VECTOR
DECL|QM_IRQ_ADC_PWR_0|macro|QM_IRQ_ADC_PWR_0
DECL|QM_IRQ_AONPT_0_MASK_OFFSET|macro|QM_IRQ_AONPT_0_MASK_OFFSET
DECL|QM_IRQ_AONPT_0_VECTOR|macro|QM_IRQ_AONPT_0_VECTOR
DECL|QM_IRQ_AONPT_0|macro|QM_IRQ_AONPT_0
DECL|QM_IRQ_DMA_0_MASK_OFFSET|macro|QM_IRQ_DMA_0_MASK_OFFSET
DECL|QM_IRQ_DMA_0_VECTOR|macro|QM_IRQ_DMA_0_VECTOR
DECL|QM_IRQ_DMA_0|macro|QM_IRQ_DMA_0
DECL|QM_IRQ_DMA_1_MASK_OFFSET|macro|QM_IRQ_DMA_1_MASK_OFFSET
DECL|QM_IRQ_DMA_1_VECTOR|macro|QM_IRQ_DMA_1_VECTOR
DECL|QM_IRQ_DMA_1|macro|QM_IRQ_DMA_1
DECL|QM_IRQ_DMA_ERR_MASK_OFFSET|macro|QM_IRQ_DMA_ERR_MASK_OFFSET
DECL|QM_IRQ_DMA_ERR_VECTOR|macro|QM_IRQ_DMA_ERR_VECTOR
DECL|QM_IRQ_DMA_ERR|macro|QM_IRQ_DMA_ERR
DECL|QM_IRQ_FLASH_0_MASK_OFFSET|macro|QM_IRQ_FLASH_0_MASK_OFFSET
DECL|QM_IRQ_FLASH_0_VECTOR|macro|QM_IRQ_FLASH_0_VECTOR
DECL|QM_IRQ_FLASH_0|macro|QM_IRQ_FLASH_0
DECL|QM_IRQ_GPIO_0_MASK_OFFSET|macro|QM_IRQ_GPIO_0_MASK_OFFSET
DECL|QM_IRQ_GPIO_0_VECTOR|macro|QM_IRQ_GPIO_0_VECTOR
DECL|QM_IRQ_GPIO_0|macro|QM_IRQ_GPIO_0
DECL|QM_IRQ_I2C_0_MASK_OFFSET|macro|QM_IRQ_I2C_0_MASK_OFFSET
DECL|QM_IRQ_I2C_0_VECTOR|macro|QM_IRQ_I2C_0_VECTOR
DECL|QM_IRQ_I2C_0|macro|QM_IRQ_I2C_0
DECL|QM_IRQ_PIC_TIMER_MASK_OFFSET|macro|QM_IRQ_PIC_TIMER_MASK_OFFSET
DECL|QM_IRQ_PIC_TIMER_VECTOR|macro|QM_IRQ_PIC_TIMER_VECTOR
DECL|QM_IRQ_PIC_TIMER|macro|QM_IRQ_PIC_TIMER
DECL|QM_IRQ_PWM_0_MASK_OFFSET|macro|QM_IRQ_PWM_0_MASK_OFFSET
DECL|QM_IRQ_PWM_0_VECTOR|macro|QM_IRQ_PWM_0_VECTOR
DECL|QM_IRQ_PWM_0|macro|QM_IRQ_PWM_0
DECL|QM_IRQ_RTC_0_MASK_OFFSET|macro|QM_IRQ_RTC_0_MASK_OFFSET
DECL|QM_IRQ_RTC_0_VECTOR|macro|QM_IRQ_RTC_0_VECTOR
DECL|QM_IRQ_RTC_0|macro|QM_IRQ_RTC_0
DECL|QM_IRQ_SPI_MASTER_0_MASK_OFFSET|macro|QM_IRQ_SPI_MASTER_0_MASK_OFFSET
DECL|QM_IRQ_SPI_MASTER_0_VECTOR|macro|QM_IRQ_SPI_MASTER_0_VECTOR
DECL|QM_IRQ_SPI_MASTER_0|macro|QM_IRQ_SPI_MASTER_0
DECL|QM_IRQ_SRAM_MASK_OFFSET|macro|QM_IRQ_SRAM_MASK_OFFSET
DECL|QM_IRQ_SRAM_VECTOR|macro|QM_IRQ_SRAM_VECTOR
DECL|QM_IRQ_SRAM|macro|QM_IRQ_SRAM
DECL|QM_IRQ_UART_0_MASK_OFFSET|macro|QM_IRQ_UART_0_MASK_OFFSET
DECL|QM_IRQ_UART_0_VECTOR|macro|QM_IRQ_UART_0_VECTOR
DECL|QM_IRQ_UART_0|macro|QM_IRQ_UART_0
DECL|QM_IRQ_UART_1_MASK_OFFSET|macro|QM_IRQ_UART_1_MASK_OFFSET
DECL|QM_IRQ_UART_1_VECTOR|macro|QM_IRQ_UART_1_VECTOR
DECL|QM_IRQ_UART_1|macro|QM_IRQ_UART_1
DECL|QM_IRQ_WDT_0_MASK_OFFSET|macro|QM_IRQ_WDT_0_MASK_OFFSET
DECL|QM_IRQ_WDT_0_VECTOR|macro|QM_IRQ_WDT_0_VECTOR
DECL|QM_IRQ_WDT_0|macro|QM_IRQ_WDT_0
DECL|QM_ISR_EOI|macro|QM_ISR_EOI
DECL|QM_ISR_EOI|macro|QM_ISR_EOI
DECL|QM_MPR_BASE|macro|QM_MPR_BASE
DECL|QM_MPR_EN_LOCK_MASK|macro|QM_MPR_EN_LOCK_MASK
DECL|QM_MPR_EN_LOCK_OFFSET|macro|QM_MPR_EN_LOCK_OFFSET
DECL|QM_MPR_RD_EN_MASK|macro|QM_MPR_RD_EN_MASK
DECL|QM_MPR_RD_EN_OFFSET|macro|QM_MPR_RD_EN_OFFSET
DECL|QM_MPR_UP_BOUND_OFFSET|macro|QM_MPR_UP_BOUND_OFFSET
DECL|QM_MPR_VSTS_VALID|macro|QM_MPR_VSTS_VALID
DECL|QM_MPR_WR_EN_MASK|macro|QM_MPR_WR_EN_MASK
DECL|QM_MPR_WR_EN_OFFSET|macro|QM_MPR_WR_EN_OFFSET
DECL|QM_MPR|macro|QM_MPR
DECL|QM_MPR|macro|QM_MPR
DECL|QM_MVIC_BASE|macro|QM_MVIC_BASE
DECL|QM_MVIC_REG_REDTBL|macro|QM_MVIC_REG_REDTBL
DECL|QM_MVIC_REG_VER|macro|QM_MVIC_REG_VER
DECL|QM_MVIC|macro|QM_MVIC
DECL|QM_MVIC|macro|QM_MVIC
DECL|QM_NUM_GPIO_PINS|macro|QM_NUM_GPIO_PINS
DECL|QM_OSC0_EN_CRYSTAL|macro|QM_OSC0_EN_CRYSTAL
DECL|QM_OSC0_EN_SI_OSC|macro|QM_OSC0_EN_SI_OSC
DECL|QM_OSC0_LOCK_SI|macro|QM_OSC0_LOCK_SI
DECL|QM_OSC0_LOCK_XTAL|macro|QM_OSC0_LOCK_XTAL
DECL|QM_OSC0_MODE_SEL|macro|QM_OSC0_MODE_SEL
DECL|QM_OSC0_PD|macro|QM_OSC0_PD
DECL|QM_OSC0_SI_FREQ_SEL_4MHZ|macro|QM_OSC0_SI_FREQ_SEL_4MHZ
DECL|QM_OSC0_SI_FREQ_SEL_DEF_MASK|macro|QM_OSC0_SI_FREQ_SEL_DEF_MASK
DECL|QM_OSC1_PD|macro|QM_OSC1_PD
DECL|QM_PIC_TIMER_BASE|macro|QM_PIC_TIMER_BASE
DECL|QM_PIC_TIMER|macro|QM_PIC_TIMER
DECL|QM_PIC_TIMER|macro|QM_PIC_TIMER
DECL|QM_PWM_0|enumerator|typedef enum { QM_PWM_0 = 0, QM_PWM_NUM } qm_pwm_t;
DECL|QM_PWM_BASE|macro|QM_PWM_BASE
DECL|QM_PWM_ID_0|enumerator|typedef enum { QM_PWM_ID_0 = 0, QM_PWM_ID_1, QM_PWM_ID_NUM } qm_pwm_id_t;
DECL|QM_PWM_ID_1|enumerator|typedef enum { QM_PWM_ID_0 = 0, QM_PWM_ID_1, QM_PWM_ID_NUM } qm_pwm_id_t;
DECL|QM_PWM_ID_NUM|enumerator|typedef enum { QM_PWM_ID_0 = 0, QM_PWM_ID_1, QM_PWM_ID_NUM } qm_pwm_id_t;
DECL|QM_PWM_INTERRUPT_MASK_OFFSET|macro|QM_PWM_INTERRUPT_MASK_OFFSET
DECL|QM_PWM_NUM|enumerator|typedef enum { QM_PWM_0 = 0, QM_PWM_NUM } qm_pwm_t;
DECL|QM_PWM|macro|QM_PWM
DECL|QM_PWM|macro|QM_PWM
DECL|QM_P_STS_HALT_INTERRUPT_REDIRECTION|macro|QM_P_STS_HALT_INTERRUPT_REDIRECTION
DECL|QM_RTC_0|enumerator|typedef enum { QM_RTC_0 = 0, QM_RTC_NUM } qm_rtc_t;
DECL|QM_RTC_BASE|macro|QM_RTC_BASE
DECL|QM_RTC_NUM|enumerator|typedef enum { QM_RTC_0 = 0, QM_RTC_NUM } qm_rtc_t;
DECL|QM_RTC_OSC_PD_LATCH_EN|macro|QM_RTC_OSC_PD_LATCH_EN
DECL|QM_RTC|macro|QM_RTC
DECL|QM_RTC|macro|QM_RTC
DECL|QM_SCSS_AON_0|enumerator|typedef enum { QM_SCSS_AON_0 = 0, QM_SCSS_AON_NUM } qm_scss_aon_t;
DECL|QM_SCSS_AON_BASE|macro|QM_SCSS_AON_BASE
DECL|QM_SCSS_AON_NUM|enumerator|typedef enum { QM_SCSS_AON_0 = 0, QM_SCSS_AON_NUM } qm_scss_aon_t;
DECL|QM_SCSS_AON|macro|QM_SCSS_AON
DECL|QM_SCSS_AON|macro|QM_SCSS_AON
DECL|QM_SCSS_CCU_BASE|macro|QM_SCSS_CCU_BASE
DECL|QM_SCSS_CCU|macro|QM_SCSS_CCU
DECL|QM_SCSS_CCU|macro|QM_SCSS_CCU
DECL|QM_SCSS_CMP_BASE|macro|QM_SCSS_CMP_BASE
DECL|QM_SCSS_CMP|macro|QM_SCSS_CMP
DECL|QM_SCSS_CMP|macro|QM_SCSS_CMP
DECL|QM_SCSS_GP_BASE|macro|QM_SCSS_GP_BASE
DECL|QM_SCSS_GP_POWER_STATES_MASK|macro|QM_SCSS_GP_POWER_STATES_MASK
DECL|QM_SCSS_GP_POWER_STATE_DEEP_SLEEP|macro|QM_SCSS_GP_POWER_STATE_DEEP_SLEEP
DECL|QM_SCSS_GP|macro|QM_SCSS_GP
DECL|QM_SCSS_GP|macro|QM_SCSS_GP
DECL|QM_SCSS_INFO_BASE|macro|QM_SCSS_INFO_BASE
DECL|QM_SCSS_INFO|macro|QM_SCSS_INFO
DECL|QM_SCSS_INFO|macro|QM_SCSS_INFO
DECL|QM_SCSS_INT_BASE|macro|QM_SCSS_INT_BASE
DECL|QM_SCSS_INT_MASK_DEFAULT|macro|QM_SCSS_INT_MASK_DEFAULT
DECL|QM_SCSS_INT_MASK_NUMREG|macro|QM_SCSS_INT_MASK_NUMREG
DECL|QM_SCSS_INT|macro|QM_SCSS_INT
DECL|QM_SCSS_INT|macro|QM_SCSS_INT
DECL|QM_SCSS_PERIPHERAL_BASE|macro|QM_SCSS_PERIPHERAL_BASE
DECL|QM_SCSS_PERIPHERAL|macro|QM_SCSS_PERIPHERAL
DECL|QM_SCSS_PERIPHERAL|macro|QM_SCSS_PERIPHERAL
DECL|QM_SCSS_PMUX_BASE|macro|QM_SCSS_PMUX_BASE
DECL|QM_SCSS_PMUX|macro|QM_SCSS_PMUX
DECL|QM_SCSS_PMUX|macro|QM_SCSS_PMUX
DECL|QM_SCSS_PMU_BASE|macro|QM_SCSS_PMU_BASE
DECL|QM_SCSS_PMU|macro|QM_SCSS_PMU
DECL|QM_SCSS_PMU|macro|QM_SCSS_PMU
DECL|QM_SI_OSC_1V2_MODE|macro|QM_SI_OSC_1V2_MODE
DECL|QM_SPI_CTRLR0_DFS_32_MASK|macro|QM_SPI_CTRLR0_DFS_32_MASK
DECL|QM_SPI_CTRLR0_DFS_32_OFFSET|macro|QM_SPI_CTRLR0_DFS_32_OFFSET
DECL|QM_SPI_CTRLR0_FRF_MASK|macro|QM_SPI_CTRLR0_FRF_MASK
DECL|QM_SPI_CTRLR0_FRF_OFFSET|macro|QM_SPI_CTRLR0_FRF_OFFSET
DECL|QM_SPI_CTRLR0_SCPOL_SCPH_MASK|macro|QM_SPI_CTRLR0_SCPOL_SCPH_MASK
DECL|QM_SPI_CTRLR0_SCPOL_SCPH_OFFSET|macro|QM_SPI_CTRLR0_SCPOL_SCPH_OFFSET
DECL|QM_SPI_CTRLR0_TMOD_MASK|macro|QM_SPI_CTRLR0_TMOD_MASK
DECL|QM_SPI_CTRLR0_TMOD_OFFSET|macro|QM_SPI_CTRLR0_TMOD_OFFSET
DECL|QM_SPI_DMACR_RDMAE|macro|QM_SPI_DMACR_RDMAE
DECL|QM_SPI_DMACR_TDMAE|macro|QM_SPI_DMACR_TDMAE
DECL|QM_SPI_IMR_MASK_ALL|macro|QM_SPI_IMR_MASK_ALL
DECL|QM_SPI_IMR_RXFIM|macro|QM_SPI_IMR_RXFIM
DECL|QM_SPI_IMR_RXOIM|macro|QM_SPI_IMR_RXOIM
DECL|QM_SPI_IMR_RXUIM|macro|QM_SPI_IMR_RXUIM
DECL|QM_SPI_IMR_TXEIM|macro|QM_SPI_IMR_TXEIM
DECL|QM_SPI_IMR_TXOIM|macro|QM_SPI_IMR_TXOIM
DECL|QM_SPI_ISR_RXFIS|macro|QM_SPI_ISR_RXFIS
DECL|QM_SPI_ISR_RXOIS|macro|QM_SPI_ISR_RXOIS
DECL|QM_SPI_ISR_RXUIS|macro|QM_SPI_ISR_RXUIS
DECL|QM_SPI_ISR_TXEIS|macro|QM_SPI_ISR_TXEIS
DECL|QM_SPI_ISR_TXOIS|macro|QM_SPI_ISR_TXOIS
DECL|QM_SPI_MST_0_BASE|macro|QM_SPI_MST_0_BASE
DECL|QM_SPI_MST_0|enumerator|typedef enum { QM_SPI_MST_0 = 0, QM_SPI_SLV_0 = 1, QM_SPI_NUM } qm_spi_t;
DECL|QM_SPI_NUM|enumerator|typedef enum { QM_SPI_MST_0 = 0, QM_SPI_SLV_0 = 1, QM_SPI_NUM } qm_spi_t;
DECL|QM_SPI_RISR_RXFIR|macro|QM_SPI_RISR_RXFIR
DECL|QM_SPI_RISR_RXOIR|macro|QM_SPI_RISR_RXOIR
DECL|QM_SPI_RISR_RXUIR|macro|QM_SPI_RISR_RXUIR
DECL|QM_SPI_RISR_TXEIR|macro|QM_SPI_RISR_TXEIR
DECL|QM_SPI_RISR_TXOIR|macro|QM_SPI_RISR_TXOIR
DECL|QM_SPI_SLV_0|enumerator|typedef enum { QM_SPI_MST_0 = 0, QM_SPI_SLV_0 = 1, QM_SPI_NUM } qm_spi_t;
DECL|QM_SPI_SLV_BASE|macro|QM_SPI_SLV_BASE
DECL|QM_SPI_SR_BUSY|macro|QM_SPI_SR_BUSY
DECL|QM_SPI_SR_TFE|macro|QM_SPI_SR_TFE
DECL|QM_SPI_SR_TFNF|macro|QM_SPI_SR_TFNF
DECL|QM_SPI_SSIENR_SSIENR|macro|QM_SPI_SSIENR_SSIENR
DECL|QM_SPI|macro|QM_SPI
DECL|QM_SPI|macro|QM_SPI
DECL|QM_UART_0_BASE|macro|QM_UART_0_BASE
DECL|QM_UART_0|enumerator|typedef enum { QM_UART_0 = 0, QM_UART_1, QM_UART_NUM } qm_uart_t;
DECL|QM_UART_1_BASE|macro|QM_UART_1_BASE
DECL|QM_UART_1|enumerator|typedef enum { QM_UART_0 = 0, QM_UART_1, QM_UART_NUM } qm_uart_t;
DECL|QM_UART_NUM|enumerator|typedef enum { QM_UART_0 = 0, QM_UART_1, QM_UART_NUM } qm_uart_t;
DECL|QM_UART|macro|QM_UART
DECL|QM_UART|macro|QM_UART
DECL|QM_WAKE_PROBE_MODE_MASK|macro|QM_WAKE_PROBE_MODE_MASK
DECL|QM_WDT_0|enumerator|typedef enum { QM_WDT_0 = 0, QM_WDT_NUM } qm_wdt_t;
DECL|QM_WDT_BASE|macro|QM_WDT_BASE
DECL|QM_WDT_NUM|enumerator|typedef enum { QM_WDT_0 = 0, QM_WDT_NUM } qm_wdt_t;
DECL|QM_WDT|macro|QM_WDT
DECL|QM_WDT|macro|QM_WDT
DECL|QUARK_D2000|macro|QUARK_D2000
DECL|ROM_VERSION_ADDRESS|macro|ROM_VERSION_ADDRESS
DECL|ROM_VERSION_ADDRESS|macro|ROM_VERSION_ADDRESS
DECL|__REGISTERS_H__|macro|__REGISTERS_H__
DECL|adc_calibration|member|QM_RW uint32_t adc_calibration; /**< ADC Calibration Data Register */
DECL|adc_cmd|member|QM_RW uint32_t adc_cmd; /**< ADC Command Register */
DECL|adc_fifo_count|member|QM_RW uint32_t adc_fifo_count; /**< ADC FIFO Count Register */
DECL|adc_intr_enable|member|QM_RW uint32_t adc_intr_enable; /**< ADC Interrupt Enable Register */
DECL|adc_intr_status|member|QM_RW uint32_t adc_intr_status; /**< ADC Interrupt Status Register */
DECL|adc_op_mode|member|QM_RW uint32_t adc_op_mode; /**< ADC Operating Mode Register */
DECL|adc_sample|member|QM_RW uint32_t adc_sample; /**< ADC Sample Register */
DECL|adc_seq0|member|QM_RW uint32_t adc_seq0; /**< ADC Channel Sequence Table Entry 0 */
DECL|adc_seq1|member|QM_RW uint32_t adc_seq1; /**< ADC Channel Sequence Table Entry 1 */
DECL|adc_seq2|member|QM_RW uint32_t adc_seq2; /**< ADC Channel Sequence Table Entry 2 */
DECL|adc_seq3|member|QM_RW uint32_t adc_seq3; /**< ADC Channel Sequence Table Entry 3 */
DECL|adc_seq4|member|QM_RW uint32_t adc_seq4; /**< ADC Channel Sequence Table Entry 4 */
DECL|adc_seq5|member|QM_RW uint32_t adc_seq5; /**< ADC Channel Sequence Table Entry 5 */
DECL|adc_seq6|member|QM_RW uint32_t adc_seq6; /**< ADC Channel Sequence Table Entry 6 */
DECL|adc_seq7|member|QM_RW uint32_t adc_seq7; /**< ADC Channel Sequence Table Entry 7 */
DECL|aon_vr|member|QM_RW uint32_t aon_vr; /**< AON Voltage Regulator */
DECL|aonc_cfg|member|QM_RW uint32_t aonc_cfg; /**< Always on counter enable */
DECL|aonc_cnt|member|QM_RW uint32_t aonc_cnt; /**< Always on counter register */
DECL|aonpt_cfg|member|aonpt_cfg; /**< Always on periodic timer configuration register */
DECL|aonpt_cnt|member|QM_RW uint32_t aonpt_cnt; /**< Always on periodic timer */
DECL|aonpt_ctrl|member|QM_RW uint32_t aonpt_ctrl; /**< Always on periodic timer control */
DECL|aonpt_stat|member|aonpt_stat; /**< Always on periodic timer status register */
DECL|baudr|member|QM_RW uint32_t baudr; /**< Baud Rate Select */
DECL|ccr|member|QM_RW mvic_reg_pad_t ccr; /**< Timer current count */
DECL|ccu_ext_clock_ctl|member|ccu_ext_clock_ctl; /**< External Clock Control Register */
DECL|ccu_gpio_db_clk_ctl|member|ccu_gpio_db_clk_ctl; /**< Peripheral Clock Divider Control 1 */
DECL|ccu_lp_clk_ctl|member|QM_RW uint32_t ccu_lp_clk_ctl; /**< System Low Power Clock Control */
DECL|ccu_mlayer_ahb_ctl|member|QM_RW uint32_t ccu_mlayer_ahb_ctl; /**< AHB Control Register */
DECL|ccu_periph_clk_div_ctl0|member|ccu_periph_clk_div_ctl0; /**< Peripheral Clock Divider Control 0 */
DECL|ccu_periph_clk_gate_ctl|member|ccu_periph_clk_gate_ctl; /**< Peripheral Clock Gate Control */
DECL|ccu_sys_clk_ctl|member|QM_RW uint32_t ccu_sys_clk_ctl; /**< System Clock Control Register */
DECL|cfg_high|member|QM_RW uint32_t cfg_high; /**< CFG */
DECL|cfg_high|member|QM_RW uint32_t cfg_high; /**< DmaCfgReg */
DECL|cfg_lock|member|QM_RW uint32_t cfg_lock; /**< Configuration Lock */
DECL|cfg_low|member|QM_RW uint32_t cfg_low; /**< CFG */
DECL|cfg_low|member|QM_RW uint32_t cfg_low; /**< DmaCfgReg */
DECL|chan_en_high|member|QM_RW uint32_t chan_en_high; /**< ChEnReg */
DECL|chan_en_low|member|QM_RW uint32_t chan_en_low; /**< ChEnReg */
DECL|chan_reg|member|QM_RW qm_dma_chan_reg_t chan_reg[8]; /**< Channel Register */
DECL|clear_block_high|member|QM_RW uint32_t clear_block_high; /**< ClearBlock */
DECL|clear_block_low|member|QM_RW uint32_t clear_block_low; /**< ClearBlock */
DECL|clear_dst_trans_high|member|QM_RW uint32_t clear_dst_trans_high; /**< ClearDstTran */
DECL|clear_dst_trans_low|member|QM_RW uint32_t clear_dst_trans_low; /**< ClearDstTran */
DECL|clear_err_high|member|QM_RW uint32_t clear_err_high; /**< ClearErr */
DECL|clear_err_low|member|QM_RW uint32_t clear_err_low; /**< ClearErr */
DECL|clear_src_trans_high|member|QM_RW uint32_t clear_src_trans_high; /**< ClearSrcTran */
DECL|clear_src_trans_low|member|QM_RW uint32_t clear_src_trans_low; /**< ClearSrcTran */
DECL|clear_tfr_high|member|QM_RW uint32_t clear_tfr_high; /**< ClearTfr */
DECL|clear_tfr_low|member|QM_RW uint32_t clear_tfr_low; /**< ClearTfr */
DECL|clk_periph_t|typedef|} clk_periph_t;
DECL|cmp_en|member|QM_RW uint32_t cmp_en; /**< Comparator enable */
DECL|cmp_pwr|member|QM_RW uint32_t cmp_pwr; /**< Comparator power enable register */
DECL|cmp_ref_pol|member|cmp_ref_pol; /**< Comparator reference polarity select register */
DECL|cmp_ref_sel|member|QM_RW uint32_t cmp_ref_sel; /**< Comparator reference select */
DECL|cmp_stat_clr|member|QM_RW uint32_t cmp_stat_clr; /**< Comparator clear register */
DECL|controlreg|member|QM_RW uint32_t controlreg; /**< Control */
DECL|cotps|member|QM_RW uint32_t cotps; /**< Code OTP Size Register */
DECL|ctrl_high|member|QM_RW uint32_t ctrl_high; /**< CTL */
DECL|ctrl_low|member|QM_RW uint32_t ctrl_low; /**< CTL */
DECL|ctrlr0|member|QM_RW uint32_t ctrlr0; /**< Control Register 0 */
DECL|ctrlr1|member|QM_RW uint32_t ctrlr1; /**< Control Register 1 */
DECL|ctrl|member|QM_RW uint32_t ctrl; /**< CTRL */
DECL|currentvalue|member|QM_RW uint32_t currentvalue; /**< Current Value */
DECL|dar_high|member|QM_RW uint32_t dar_high; /**< DAR */
DECL|dar_low|member|QM_RW uint32_t dar_low; /**< DAR */
DECL|de_en|member|QM_RW uint32_t de_en; /**< Driver Output Enable Register */
DECL|det|member|QM_RW uint32_t det; /**< Driver Output Enable Timing Register */
DECL|dlf|member|QM_RW uint32_t dlf; /**< Divisor Latch Fraction */
DECL|dmacr|member|QM_RW uint32_t dmacr; /**< DMA Control Register */
DECL|dmardlr|member|QM_RW uint32_t dmardlr; /**< DMA Receive Data Level */
DECL|dmasa|member|QM_RW uint32_t dmasa; /**< DMA Software Acknowledge */
DECL|dmatdlr|member|QM_RW uint32_t dmatdlr; /**< DMA Transmit Data Level */
DECL|dotps|member|QM_RW uint32_t dotps; /**< Data OTP Size Register */
DECL|dr|member|QM_RW uint32_t dr[36]; /**< Data Register */
DECL|dst_sg_high|member|QM_RW uint32_t dst_sg_high; /**< DSR */
DECL|dst_sg_low|member|QM_RW uint32_t dst_sg_low; /**< DSR */
DECL|dst_stat_addr_high|member|QM_RW uint32_t dst_stat_addr_high; /**< DSTATAR */
DECL|dst_stat_addr_low|member|QM_RW uint32_t dst_stat_addr_low; /**< DSTATAR */
DECL|dst_stat_high|member|QM_RW uint32_t dst_stat_high; /**< DSTAT */
DECL|dst_stat_low|member|QM_RW uint32_t dst_stat_low; /**< DSTAT */
DECL|eoi|member|QM_RW mvic_reg_pad_t eoi; /**< End of interrupt */
DECL|eoi|member|QM_RW uint32_t eoi; /**< End Of Interrupt */
DECL|flash_stts|member|QM_RW uint32_t flash_stts; /**< FLASH_STTS */
DECL|flash_wr_ctrl|member|QM_RW uint32_t flash_wr_ctrl; /**< FLASH_WR_CTRL */
DECL|flash_wr_data|member|QM_RW uint32_t flash_wr_data; /**< FLASH_WR_DATA */
DECL|fpr_rd_cfg|member|QM_RW uint32_t fpr_rd_cfg[4]; /**< 4 FPR_RD_CFG registers */
DECL|fs|member|QM_RW uint32_t fs; /**< Flash Size Register */
DECL|gp0|member|QM_RW uint32_t gp0; /**< General Purpose Scratchpad Registers */
DECL|gp1|member|QM_RW uint32_t gp1; /**< General Purpose Scratchpad Registers */
DECL|gp2|member|QM_RW uint32_t gp2; /**< General Purpose Scratchpad Registers */
DECL|gp3|member|QM_RW uint32_t gp3; /**< General Purpose Scratchpad Registers */
DECL|gpio_config_reg1|member|QM_RW uint32_t gpio_config_reg1; /**< GPIO Configuration Register 1 */
DECL|gpio_config_reg2|member|QM_RW uint32_t gpio_config_reg2; /**< GPIO Configuration Register 2 */
DECL|gpio_debounce|member|QM_RW uint32_t gpio_debounce; /**< Debounce Enable */
DECL|gpio_ext_porta|member|QM_RW uint32_t gpio_ext_porta; /**< Port A External Port */
DECL|gpio_id_code|member|QM_RW uint32_t gpio_id_code; /**< GPIO ID code */
DECL|gpio_int_bothedge|member|QM_RW uint32_t gpio_int_bothedge; /**< Interrupt both edge type */
DECL|gpio_int_polarity|member|QM_RW uint32_t gpio_int_polarity; /**< Interrupt Polarity */
DECL|gpio_inten|member|QM_RW uint32_t gpio_inten; /**< Interrupt Enable */
DECL|gpio_intmask|member|QM_RW uint32_t gpio_intmask; /**< Interrupt Mask */
DECL|gpio_intstatus|member|QM_RW uint32_t gpio_intstatus; /**< Interrupt Status */
DECL|gpio_inttype_level|member|QM_RW uint32_t gpio_inttype_level; /**< Interrupt Type */
DECL|gpio_ls_sync|member|QM_RW uint32_t gpio_ls_sync; /**< Synchronization Level */
DECL|gpio_porta_eoi|member|QM_RW uint32_t gpio_porta_eoi; /**< Clear Interrupt */
DECL|gpio_raw_intstatus|member|QM_RW uint32_t gpio_raw_intstatus; /**< Raw Interrupt Status */
DECL|gpio_swporta_ddr|member|QM_RW uint32_t gpio_swporta_ddr; /**< Port A Data Direction */
DECL|gpio_swporta_dr|member|QM_RW uint32_t gpio_swporta_dr; /**< Port A Data */
DECL|gpio_ver_id_code|member|QM_RW uint32_t gpio_ver_id_code; /**< GPIO Component Version */
DECL|gps0|member|QM_RW uint32_t gps0; /**< General Purpose Sticky Registers */
DECL|gps1|member|QM_RW uint32_t gps1; /**< General Purpose Sticky Registers */
DECL|gps2|member|QM_RW uint32_t gps2; /**< General Purpose Sticky Registers */
DECL|gps3|member|QM_RW uint32_t gps3; /**< General Purpose Sticky Registers */
DECL|htx|member|QM_RW uint32_t htx; /**< Halt Transmission */
DECL|ic_ack_general_call|member|QM_RW uint32_t ic_ack_general_call; /**< General Call Ack */
DECL|ic_clr_activity|member|QM_RW uint32_t ic_clr_activity; /**< Clear ACTIVITY Interrupt */
DECL|ic_clr_gen_call|member|QM_RW uint32_t ic_clr_gen_call; /**< Clear GEN_CALL Interrupt */
DECL|ic_clr_intr|member|ic_clr_intr; /**< Clear Combined and Individual Interrupt */
DECL|ic_clr_rd_req|member|QM_RW uint32_t ic_clr_rd_req; /**< Clear RD_REQ Interrupt */
DECL|ic_clr_restart_det|member|ic_clr_restart_det; /**< clear the RESTART_DET interrupt */
DECL|ic_clr_rx_done|member|QM_RW uint32_t ic_clr_rx_done; /**< Clear RX_DONE Interrupt */
DECL|ic_clr_rx_over|member|QM_RW uint32_t ic_clr_rx_over; /**< Clear RX_OVER Interrupt */
DECL|ic_clr_rx_under|member|QM_RW uint32_t ic_clr_rx_under; /**< Clear RX_UNDER Interrupt */
DECL|ic_clr_start_det|member|QM_RW uint32_t ic_clr_start_det; /**< Clear START_DET Interrupt */
DECL|ic_clr_stop_det|member|QM_RW uint32_t ic_clr_stop_det; /**< Clear STOP_DET Interrupt */
DECL|ic_clr_tx_abrt|member|QM_RW uint32_t ic_clr_tx_abrt; /**< Clear TX_ABRT Interrupt */
DECL|ic_clr_tx_over|member|QM_RW uint32_t ic_clr_tx_over; /**< Clear TX_OVER Interrupt */
DECL|ic_comp_param_1|member|QM_RW uint32_t ic_comp_param_1; /**< Configuration Parameters */
DECL|ic_comp_type|member|QM_RW uint32_t ic_comp_type; /**< Component Type */
DECL|ic_comp_version|member|QM_RW uint32_t ic_comp_version; /**< Component Version */
DECL|ic_con|member|QM_RW uint32_t ic_con; /**< Control Register */
DECL|ic_data_cmd|member|QM_RW uint32_t ic_data_cmd; /**< Data Buffer and Command */
DECL|ic_dma_cr|member|QM_RW uint32_t ic_dma_cr; /**< SDA Setup */
DECL|ic_dma_rdlr|member|QM_RW uint32_t ic_dma_rdlr; /**< I2C Receive Data Level Register */
DECL|ic_dma_tdlr|member|QM_RW uint32_t ic_dma_tdlr; /**< DMA Transmit Data Level Register */
DECL|ic_enable_status|member|QM_RW uint32_t ic_enable_status; /**< Enable Status */
DECL|ic_enable|member|QM_RW uint32_t ic_enable; /**< Enable */
DECL|ic_fs_scl_hcnt|member|QM_RW uint32_t ic_fs_scl_hcnt; /**< Fast Speed Clock SCL High Count */
DECL|ic_fs_scl_lcnt|member|ic_fs_scl_lcnt; /**< Fast Speed I2C Clock SCL Low Count */
DECL|ic_fs_spklen|member|QM_RW uint32_t ic_fs_spklen; /**< SS and FS Spike Suppression Limit */
DECL|ic_hs_maddr|member|QM_RW uint32_t ic_hs_maddr; /**< High Speed Master ID */
DECL|ic_hs_scl_hcnt|member|ic_hs_scl_hcnt; /**< High Speed I2C Clock SCL High Count */
DECL|ic_hs_scl_lcnt|member|ic_hs_scl_lcnt; /**< High Speed I2C Clock SCL Low Count */
DECL|ic_hs_spklen|member|QM_RW uint32_t ic_hs_spklen; /**< HS spike suppression limit */
DECL|ic_intr_mask|member|QM_RW uint32_t ic_intr_mask; /**< Interrupt Mask */
DECL|ic_intr_stat|member|QM_RW uint32_t ic_intr_stat; /**< Interrupt Status */
DECL|ic_raw_intr_stat|member|QM_RW uint32_t ic_raw_intr_stat; /**< Raw Interrupt Status */
DECL|ic_rx_tl|member|QM_RW uint32_t ic_rx_tl; /**< Receive FIFO Threshold Level */
DECL|ic_rxflr|member|QM_RW uint32_t ic_rxflr; /**< Receive FIFO Level */
DECL|ic_sar|member|QM_RW uint32_t ic_sar; /**< Slave Address */
DECL|ic_sda_hold|member|QM_RW uint32_t ic_sda_hold; /**< SDA Hold */
DECL|ic_sda_setup|member|QM_RW uint32_t ic_sda_setup; /**< SDA Setup */
DECL|ic_ss_scl_hcnt|member|ic_ss_scl_hcnt; /**< Standard Speed Clock SCL High Count */
DECL|ic_ss_scl_lcnt|member|ic_ss_scl_lcnt; /**< Standard Speed Clock SCL Low Count */
DECL|ic_status|member|QM_RW uint32_t ic_status; /**< Status */
DECL|ic_tar|member|QM_RW uint32_t ic_tar; /**< Master Target Address */
DECL|ic_tx_abrt_source|member|QM_RW uint32_t ic_tx_abrt_source; /**< Transmit Abort Source */
DECL|ic_tx_tl|member|QM_RW uint32_t ic_tx_tl; /**< Transmit FIFO Threshold Level */
DECL|ic_txflr|member|QM_RW uint32_t ic_txflr; /**< Transmit FIFO Level */
DECL|icr|member|QM_RW mvic_reg_pad_t icr; /**< Timer initial count */
DECL|icr|member|QM_RW uint32_t icr; /**< Interrupt Clear Register */
DECL|id_high|member|QM_RW uint32_t id_high; /**< DmaIdReg */
DECL|id_low|member|QM_RW uint32_t id_low; /**< DmaIdReg */
DECL|idr|member|QM_RW uint32_t idr; /**< Identification Register */
DECL|id|member|QM_RW uint32_t id; /**< Identification Register */
DECL|ier_dlh|member|QM_RW uint32_t ier_dlh; /**< Interrupt Enable / Divisor Latch High */
DECL|iir_fcr|member|QM_RW uint32_t iir_fcr; /**< Interrupt Identification / FIFO Control */
DECL|imr|member|QM_RW uint32_t imr; /**< Interrupt Mask Register */
DECL|int_adc_calib_mask|member|QM_RW uint32_t int_adc_calib_mask; /**< Interrupt Routing Mask 33 */
DECL|int_adc_pwr_mask|member|QM_RW uint32_t int_adc_pwr_mask; /**< Interrupt Routing Mask 32 */
DECL|int_aon_timer_mask|member|QM_RW uint32_t int_aon_timer_mask; /**< Interrupt Routing Mask 31 */
DECL|int_comparators_host_halt_mask|member|int_comparators_host_halt_mask; /**< Interrupt Routing Mask 23 */
DECL|int_comparators_host_mask|member|int_comparators_host_mask; /**< Interrupt Routing Mask 25 */
DECL|int_dma_channel_0_mask|member|QM_RW uint32_t int_dma_channel_0_mask; /**< Interrupt Routing Mask 13 */
DECL|int_dma_channel_1_mask|member|QM_RW uint32_t int_dma_channel_1_mask; /**< Interrupt Routing Mask 14 */
DECL|int_dma_error_mask|member|QM_RW uint32_t int_dma_error_mask; /**< Interrupt Routing Mask 27 */
DECL|int_flash_controller_0_mask|member|int_flash_controller_0_mask; /**< Interrupt Routing Mask 29 */
DECL|int_gpio_mask|member|QM_RW uint32_t int_gpio_mask; /**< Interrupt Routing Mask 8 */
DECL|int_host_bus_err_mask|member|QM_RW uint32_t int_host_bus_err_mask; /**< Interrupt Routing Mask 26 */
DECL|int_i2c_mst_0_mask|member|QM_RW uint32_t int_i2c_mst_0_mask; /**< Interrupt Routing Mask 0 */
DECL|int_reg|member|QM_RW qm_dma_int_reg_t int_reg; /**< Interrupt Register */
DECL|int_rtc_mask|member|QM_RW uint32_t int_rtc_mask; /**< Interrupt Routing Mask 11 */
DECL|int_spi_mst_0_mask|member|QM_RW uint32_t int_spi_mst_0_mask; /**< Interrupt Routing Mask 2 */
DECL|int_spi_slv_0_mask|member|QM_RW uint32_t int_spi_slv_0_mask; /**< Interrupt Routing Mask 4 */
DECL|int_sram_controller_mask|member|int_sram_controller_mask; /**< Interrupt Routing Mask 28 */
DECL|int_timer_mask|member|QM_RW uint32_t int_timer_mask; /**< Interrupt Routing Mask 9 */
DECL|int_uart_0_mask|member|QM_RW uint32_t int_uart_0_mask; /**< Interrupt Routing Mask 5 */
DECL|int_uart_1_mask|member|QM_RW uint32_t int_uart_1_mask; /**< Interrupt Routing Mask 6 */
DECL|int_watchdog_mask|member|QM_RW uint32_t int_watchdog_mask; /**< Interrupt Routing Mask 12 */
DECL|intstatus|member|QM_RW uint32_t intstatus; /**< Interrupt Status */
DECL|ioregsel|member|QM_RW mvic_reg_pad_t ioregsel; /**< Register selector */
DECL|iowin|member|QM_RW mvic_reg_pad_t iowin; /**< Register window */
DECL|irr|member|QM_RW mvic_reg_pad_t irr; /**< Interrupt request */
DECL|isr|member|QM_RW mvic_reg_pad_t isr; /**< In-service */
DECL|isr|member|QM_RW uint32_t isr; /**< Interrupt Status Register */
DECL|lcr_ext|member|QM_RW uint32_t lcr_ext; /**< Line Extended Control Register */
DECL|lcr|member|QM_RW uint32_t lcr; /**< Line Control */
DECL|llp_high|member|QM_RW uint32_t llp_high; /**< LLP */
DECL|llp_low|member|QM_RW uint32_t llp_low; /**< LLP */
DECL|loadcount|member|QM_RW uint32_t loadcount; /**< Load Count */
DECL|lock_int_mask_reg|member|QM_RW uint32_t lock_int_mask_reg; /**< Interrupt Mask Lock Register */
DECL|lsr|member|QM_RW uint32_t lsr; /**< Line Status */
DECL|lvttimer|member|QM_RW mvic_reg_pad_t lvttimer; /**< Timer vector */
DECL|lvttimer|member|QM_RW pic_timer_reg_pad_t lvttimer; /**< Local Vector Table Timer */
DECL|mask_block_high|member|QM_RW uint32_t mask_block_high; /**< MaskBlock */
DECL|mask_block_low|member|QM_RW uint32_t mask_block_low; /**< MaskBlock */
DECL|mask_dst_trans_high|member|QM_RW uint32_t mask_dst_trans_high; /**< MaskDstTran */
DECL|mask_dst_trans_low|member|QM_RW uint32_t mask_dst_trans_low; /**< MaskDstTran */
DECL|mask_err_high|member|QM_RW uint32_t mask_err_high; /**< MaskErr */
DECL|mask_err_low|member|QM_RW uint32_t mask_err_low; /**< MaskErr */
DECL|mask_src_trans_high|member|QM_RW uint32_t mask_src_trans_high; /**< MaskSrcTran */
DECL|mask_src_trans_low|member|QM_RW uint32_t mask_src_trans_low; /**< MaskSrcTran */
DECL|mask_tfr_high|member|QM_RW uint32_t mask_tfr_high; /**< MaskTfr */
DECL|mask_tfr_low|member|QM_RW uint32_t mask_tfr_low; /**< MaskTfr */
DECL|mcr|member|QM_RW uint32_t mcr; /**< MODEM Control */
DECL|misc_reg|member|QM_RW qm_dma_misc_reg_t misc_reg; /**< Miscellaneous Register */
DECL|mpr_cfg|member|QM_RW uint32_t mpr_cfg[4]; /**< MPR CFG */
DECL|mpr_vdata|member|QM_RW uint32_t mpr_vdata; /**< MPR Violation Data Value Register */
DECL|mpr_vdata|member|QM_RW uint32_t mpr_vdata; /**< MPR_VDATA */
DECL|mpr_vsts|member|QM_RW uint32_t mpr_vsts; /**< MPR_VSTS */
DECL|mpr_vsts|member|QM_RW uint32_t mpr_vsts; /**< Protection Status Register */
DECL|mpr_wr_cfg|member|mpr_wr_cfg; /**< Flash Write Protection Control Register */
DECL|msr|member|QM_RW uint32_t msr; /**< MODEM Status */
DECL|msticr|member|QM_RW uint32_t msticr; /**< Multi-Master Interrupt Clear Register */
DECL|mvic_reg_pad_t|typedef|} mvic_reg_pad_t;
DECL|mwcr|member|QM_RW uint32_t mwcr; /**< Microwire Control Register */
DECL|osc0_cfg0|member|QM_RW uint32_t osc0_cfg0; /**< Hybrid Oscillator Configuration 0 */
DECL|osc0_cfg1|member|QM_RW uint32_t osc0_cfg1; /**< Hybrid Oscillator configuration 1 */
DECL|osc0_stat1|member|QM_RW uint32_t osc0_stat1; /**< Hybrid Oscillator status 1 */
DECL|osc1_cfg0|member|QM_RW uint32_t osc1_cfg0; /**< RTC Oscillator Configuration 0 */
DECL|osc1_stat0|member|QM_RW uint32_t osc1_stat0; /**< RTC Oscillator status 0 */
DECL|osc_lock_0|member|QM_RW uint32_t osc_lock_0; /**< Clocks Lock Register */
DECL|p_sts|member|QM_RW uint32_t p_sts; /**< Processor Status */
DECL|padding|member|QM_RW uint32_t padding[0x1C4]; /* (0x800 - 0xF0) / 4 */
DECL|padding|member|QM_RW uint32_t padding[204]; /* 0x400 - 0xD0 */
DECL|pad|member|QM_RW uint32_t pad[3];
DECL|pad|member|QM_RW uint32_t pad[3];
DECL|periph_cfg0|member|QM_RW uint32_t periph_cfg0; /**< Peripheral Configuration */
DECL|pic_timer_reg_pad_t|typedef|} pic_timer_reg_pad_t;
DECL|pm_lock|member|QM_RW uint32_t pm_lock; /**< Power Management Lock */
DECL|pm_wait|member|QM_RW uint32_t pm_wait; /**< Power Management Wait */
DECL|pmux_in_en_lock|member|QM_RW uint32_t pmux_in_en_lock; /**< Pin Mux Slew Rate Lock */
DECL|pmux_in_en|member|QM_RW uint32_t pmux_in_en[1]; /**< Pin Mux Input Enable */
DECL|pmux_pullup_lock|member|QM_RW uint32_t pmux_pullup_lock; /**< Pin Mux Pullup Lock */
DECL|pmux_pullup|member|QM_RW uint32_t pmux_pullup[1]; /**< Pin Mux Pullup */
DECL|pmux_sel_0_lock|member|QM_RW uint32_t pmux_sel_0_lock; /**< Pin Mux Select Lock 0 */
DECL|pmux_sel|member|QM_RW uint32_t pmux_sel[2]; /**< Pin Mux Select */
DECL|pmux_slew_lock|member|QM_RW uint32_t pmux_slew_lock; /**< Pin Mux Slew Rate Lock */
DECL|pmux_slew|member|QM_RW uint32_t pmux_slew[1]; /**< Pin Mux Slew Rate */
DECL|ppr|member|QM_RW mvic_reg_pad_t ppr; /**< Processor priority */
DECL|qm_adc_reg_t|typedef|} qm_adc_reg_t;
DECL|qm_adc_t|typedef|typedef enum { QM_ADC_0 = 0, QM_ADC_NUM } qm_adc_t;
DECL|qm_dma_chan_reg_t|typedef|} qm_dma_chan_reg_t;
DECL|qm_dma_channel_id_t|typedef|} qm_dma_channel_id_t;
DECL|qm_dma_handshake_interface_t|typedef|} qm_dma_handshake_interface_t;
DECL|qm_dma_int_reg_t|typedef|} qm_dma_int_reg_t;
DECL|qm_dma_misc_reg_t|typedef|} qm_dma_misc_reg_t;
DECL|qm_dma_reg_t|typedef|} qm_dma_reg_t;
DECL|qm_dma_t|typedef|} qm_dma_t;
DECL|qm_flash_reg_t|typedef|} qm_flash_reg_t;
DECL|qm_flash_t|typedef|typedef enum { QM_FLASH_0 = 0, QM_FLASH_NUM } qm_flash_t;
DECL|qm_gpio_reg_t|typedef|} qm_gpio_reg_t;
DECL|qm_gpio_t|typedef|typedef enum { QM_GPIO_0 = 0, QM_GPIO_NUM } qm_gpio_t;
DECL|qm_i2c_reg_t|typedef|} qm_i2c_reg_t;
DECL|qm_i2c_t|typedef|typedef enum { QM_I2C_0 = 0, QM_I2C_NUM } qm_i2c_t;
DECL|qm_ioapic_reg_t|typedef|} qm_ioapic_reg_t;
DECL|qm_mpr_reg_t|typedef|} qm_mpr_reg_t;
DECL|qm_mvic_reg_t|typedef|} qm_mvic_reg_t;
DECL|qm_pic_timer_reg_t|typedef|} qm_pic_timer_reg_t;
DECL|qm_pwm_channel_t|typedef|} qm_pwm_channel_t;
DECL|qm_pwm_id_t|typedef|typedef enum { QM_PWM_ID_0 = 0, QM_PWM_ID_1, QM_PWM_ID_NUM } qm_pwm_id_t;
DECL|qm_pwm_reg_t|typedef|} qm_pwm_reg_t;
DECL|qm_pwm_t|typedef|typedef enum { QM_PWM_0 = 0, QM_PWM_NUM } qm_pwm_t;
DECL|qm_rtc_reg_t|typedef|} qm_rtc_reg_t;
DECL|qm_rtc_t|typedef|typedef enum { QM_RTC_0 = 0, QM_RTC_NUM } qm_rtc_t;
DECL|qm_scss_aon_reg_t|typedef|} qm_scss_aon_reg_t;
DECL|qm_scss_aon_t|typedef|typedef enum { QM_SCSS_AON_0 = 0, QM_SCSS_AON_NUM } qm_scss_aon_t;
DECL|qm_scss_ccu_reg_t|typedef|} qm_scss_ccu_reg_t;
DECL|qm_scss_cmp_reg_t|typedef|} qm_scss_cmp_reg_t;
DECL|qm_scss_gp_reg_t|typedef|} qm_scss_gp_reg_t;
DECL|qm_scss_info_reg_t|typedef|} qm_scss_info_reg_t;
DECL|qm_scss_int_reg_t|typedef|} qm_scss_int_reg_t;
DECL|qm_scss_peripheral_reg_t|typedef|} qm_scss_peripheral_reg_t;
DECL|qm_scss_pmu_reg_t|typedef|} qm_scss_pmu_reg_t;
DECL|qm_scss_pmux_reg_t|typedef|} qm_scss_pmux_reg_t;
DECL|qm_spi_reg_t|typedef|} qm_spi_reg_t;
DECL|qm_spi_t|typedef|typedef enum { QM_SPI_MST_0 = 0, QM_SPI_SLV_0 = 1, QM_SPI_NUM } qm_spi_t;
DECL|qm_uart_reg_t|typedef|} qm_uart_reg_t;
DECL|qm_uart_t|typedef|typedef enum { QM_UART_0 = 0, QM_UART_1, QM_UART_NUM } qm_uart_t;
DECL|qm_wdt_reg_t|typedef|} qm_wdt_reg_t;
DECL|qm_wdt_t|typedef|typedef enum { QM_WDT_0 = 0, QM_WDT_NUM } qm_wdt_t;
DECL|rar|member|QM_RW uint32_t rar; /**< Receive Address Register */
DECL|raw_block_high|member|QM_RW uint32_t raw_block_high; /**< RawBlock */
DECL|raw_block_low|member|QM_RW uint32_t raw_block_low; /**< RawBlock */
DECL|raw_dst_trans_high|member|QM_RW uint32_t raw_dst_trans_high; /**< RawDstTran */
DECL|raw_dst_trans_low|member|QM_RW uint32_t raw_dst_trans_low; /**< RawDstTran */
DECL|raw_err_high|member|QM_RW uint32_t raw_err_high; /**< RawErr */
DECL|raw_err_low|member|QM_RW uint32_t raw_err_low; /**< RawErr */
DECL|raw_src_trans_high|member|QM_RW uint32_t raw_src_trans_high; /**< RawSrcTran */
DECL|raw_src_trans_low|member|QM_RW uint32_t raw_src_trans_low; /**< RawSrcTran */
DECL|raw_tfr_high|member|QM_RW uint32_t raw_tfr_high; /**< RawTfr */
DECL|raw_tfr_low|member|QM_RW uint32_t raw_tfr_low; /**< RawTfr */
DECL|rbr_thr_dll|member|QM_RW uint32_t rbr_thr_dll; /**< Rx Buffer/ Tx Holding/ Div Latch Low */
DECL|re_en|member|QM_RW uint32_t re_en; /**< Receiver Output Enable Register */
DECL|reg|member|QM_RW uint32_t reg;
DECL|reg|member|QM_RW uint32_t reg;
DECL|reserved1|member|QM_RW mvic_reg_pad_t reserved1[3];
DECL|reserved1|member|QM_RW uint32_t reserved1;
DECL|reserved1|member|QM_RW uint32_t reserved1;
DECL|reserved1|member|QM_RW uint32_t reserved1;
DECL|reserved1|member|QM_RW uint32_t reserved1[18];
DECL|reserved1|member|QM_RW uint32_t reserved1[3];
DECL|reserved1|member|QM_RW uint32_t reserved1[3];
DECL|reserved1|member|QM_RW uint32_t reserved1[3];
DECL|reserved1|member|QM_RW uint32_t reserved1[9];
DECL|reserved2|member|QM_RW mvic_reg_pad_t reserved2;
DECL|reserved2|member|QM_RW uint32_t reserved2;
DECL|reserved2|member|QM_RW uint32_t reserved2[3];
DECL|reserved2|member|QM_RW uint32_t reserved2[3];
DECL|reserved3|member|QM_RW mvic_reg_pad_t reserved3[15];
DECL|reserved3|member|QM_RW uint32_t reserved3;
DECL|reserved3|member|QM_RW uint32_t reserved3[5];
DECL|reserved3|member|QM_RW uint32_t reserved3[7];
DECL|reserved4|member|QM_RW mvic_reg_pad_t reserved4[16];
DECL|reserved4|member|QM_RW uint32_t reserved4[2];
DECL|reserved4|member|QM_RW uint32_t reserved4[8];
DECL|reserved5|member|QM_RW mvic_reg_pad_t reserved5[5];
DECL|reserved5|member|QM_RW uint32_t reserved5;
DECL|reserved6|member|QM_RW uint32_t reserved6;
DECL|reserved7|member|QM_RW uint32_t reserved7;
DECL|reserved|member|QM_RW mvic_reg_pad_t reserved;
DECL|reserved|member|QM_RW pic_timer_reg_pad_t reserved[5];
DECL|reserved|member|QM_RW uint32_t reserved;
DECL|reserved|member|QM_RW uint32_t reserved;
DECL|reserved|member|QM_RW uint32_t reserved;
DECL|reserved|member|QM_RW uint32_t reserved[10];
DECL|reserved|member|QM_RW uint32_t reserved[12]; /**< Reserved (SW HS) */
DECL|reserved|member|QM_RW uint32_t reserved[23];
DECL|reserved|member|QM_RW uint32_t reserved[2];
DECL|reserved|member|QM_RW uint32_t reserved[2]; /* There is a hole in the address space. */
DECL|reserved|member|QM_RW uint32_t reserved[30];
DECL|reserved|member|QM_RW uint32_t reserved[3];
DECL|reserved|member|QM_RW uint32_t reserved[4]; /**< Reserved */
DECL|reserved|member|QM_RW uint32_t reserved[5];
DECL|reserved|member|QM_RW uint32_t reserved[6];
DECL|rev|member|QM_RW uint32_t rev; /**< Revision Register */
DECL|risr|member|QM_RW uint32_t risr; /**< Raw Interrupt Status Register */
DECL|rom_wr_ctrl|member|QM_RW uint32_t rom_wr_ctrl; /**< ROM_WR_CTRL */
DECL|rom_wr_data|member|QM_RW uint32_t rom_wr_data; /**< ROM_WR_DATA */
DECL|rstc|member|QM_RW uint32_t rstc; /**< Reset Control */
DECL|rsts|member|QM_RW uint32_t rsts; /**< Reset Status */
DECL|rs|member|QM_RW uint32_t rs; /**< RAM Size Register */
DECL|rtc_ccr|member|QM_RW uint32_t rtc_ccr; /**< Counter Control Register */
DECL|rtc_ccvr|member|QM_RW uint32_t rtc_ccvr; /**< Current Counter Value Register */
DECL|rtc_clr|member|QM_RW uint32_t rtc_clr; /**< Counter Load Register */
DECL|rtc_cmr|member|QM_RW uint32_t rtc_cmr; /**< Current Match Register */
DECL|rtc_comp_version|member|QM_RW uint32_t rtc_comp_version; /**< End of Interrupt Register */
DECL|rtc_eoi|member|QM_RW uint32_t rtc_eoi; /**< End of Interrupt Register */
DECL|rtc_rstat|member|QM_RW uint32_t rtc_rstat; /**< Interrupt Raw Status Register */
DECL|rtc_stat|member|QM_RW uint32_t rtc_stat; /**< Interrupt Status Register */
DECL|rx_sample_dly|member|QM_RW uint32_t rx_sample_dly; /**< RX Sample Delay Register */
DECL|rxflr|member|QM_RW uint32_t rxflr; /**< Receive FIFO Level Register */
DECL|rxftlr|member|QM_RW uint32_t rxftlr; /**< Receive FIFO Threshold Level */
DECL|rxoicr|member|QM_RW uint32_t rxoicr; /**< Rx FIFO Overflow Interrupt Clear Register */
DECL|rxuicr|member|QM_RW uint32_t rxuicr; /**< Rx FIFO Underflow Interrupt Clear Register*/
DECL|sar_high|member|QM_RW uint32_t sar_high; /**< SAR */
DECL|sar_low|member|QM_RW uint32_t sar_low; /**< SAR */
DECL|scr|member|QM_RW uint32_t scr; /**< Scratchpad */
DECL|ser|member|QM_RW uint32_t ser; /**< Slave Enable Register */
DECL|sivr|member|QM_RW mvic_reg_pad_t sivr; /**< Spurious vector */
DECL|soc_ctrl_lock|member|QM_RW uint32_t soc_ctrl_lock; /**< SoC Control Register Lock */
DECL|soc_ctrl|member|QM_RW uint32_t soc_ctrl; /**< SoC Control Register */
DECL|src_sg_high|member|QM_RW uint32_t src_sg_high; /**< SGR */
DECL|src_sg_low|member|QM_RW uint32_t src_sg_low; /**< SGR */
DECL|src_stat_addr_high|member|QM_RW uint32_t src_stat_addr_high; /**< SSTATAR */
DECL|src_stat_addr_low|member|QM_RW uint32_t src_stat_addr_low; /**< SSTATAR */
DECL|src_stat_high|member|QM_RW uint32_t src_stat_high; /**< SSTAT */
DECL|src_stat_low|member|QM_RW uint32_t src_stat_low; /**< SSTAT */
DECL|sr|member|QM_RW uint32_t sr; /**< Status Register */
DECL|ssi_comp_version|member|QM_RW uint32_t ssi_comp_version; /**< coreKit Version ID register */
DECL|ssienr|member|QM_RW uint32_t ssienr; /**< SSI Enable Register */
DECL|status_block_high|member|QM_RW uint32_t status_block_high; /**< StatusBlock */
DECL|status_block_low|member|QM_RW uint32_t status_block_low; /**< StatusBlock */
DECL|status_dst_trans_high|member|QM_RW uint32_t status_dst_trans_high; /**< StatusDstTran */
DECL|status_dst_trans_low|member|QM_RW uint32_t status_dst_trans_low; /**< StatusDstTran */
DECL|status_err_high|member|QM_RW uint32_t status_err_high; /**< StatusErr */
DECL|status_err_low|member|QM_RW uint32_t status_err_low; /**< StatusErr */
DECL|status_int_high|member|QM_RW uint32_t status_int_high; /**< StatusInt */
DECL|status_int_low|member|QM_RW uint32_t status_int_low; /**< StatusInt */
DECL|status_src_trans_high|member|QM_RW uint32_t status_src_trans_high; /**< StatusSrcTran */
DECL|status_src_trans_low|member|QM_RW uint32_t status_src_trans_low; /**< StatusSrcTran */
DECL|status_tfr_high|member|QM_RW uint32_t status_tfr_high; /**< StatusTfr */
DECL|status_tfr_low|member|QM_RW uint32_t status_tfr_low; /**< StatusTfr */
DECL|tar|member|QM_RW uint32_t tar; /**< Transmit Address Register */
DECL|tat|member|QM_RW uint32_t tat; /**< TurnAround Timing Register */
DECL|tcr|member|QM_RW uint32_t tcr; /**< Transceiver Control Register */
DECL|test_adc|variable|test_adc
DECL|test_dma_instance|variable|test_dma_instance
DECL|test_dma|variable|test_dma
DECL|test_flash_instance|variable|test_flash_instance
DECL|test_flash_page|variable|test_flash_page
DECL|test_flash|variable|test_flash
DECL|test_gpio_instance|variable|test_gpio_instance
DECL|test_gpio|variable|test_gpio
DECL|test_high|member|QM_RW uint32_t test_high; /**< DmaTestReg */
DECL|test_i2c_instance|variable|test_i2c_instance
DECL|test_i2c|variable|test_i2c
DECL|test_ioapic|variable|test_ioapic
DECL|test_low|member|QM_RW uint32_t test_low; /**< DmaTestReg */
DECL|test_mpr|variable|test_mpr
DECL|test_mvic|variable|test_mvic
DECL|test_pic_timer|variable|test_pic_timer
DECL|test_pwm_t|variable|test_pwm_t
DECL|test_rom_version|variable|test_rom_version
DECL|test_rtc|variable|test_rtc
DECL|test_scss_aon|variable|test_scss_aon
DECL|test_scss_ccu|variable|test_scss_ccu
DECL|test_scss_cmp|variable|test_scss_cmp
DECL|test_scss_gp|variable|test_scss_gp
DECL|test_scss_info|variable|test_scss_info
DECL|test_scss_int|variable|test_scss_int
DECL|test_scss_peripheral|variable|test_scss_peripheral
DECL|test_scss_pmux|variable|test_scss_pmux
DECL|test_scss_pmu|variable|test_scss_pmu
DECL|test_spi_controllers|variable|test_spi_controllers
DECL|test_spi|variable|test_spi
DECL|test_uart_instance|variable|test_uart_instance
DECL|test_uart|variable|test_uart
DECL|test_wdt|variable|test_wdt
DECL|timer_ccr|member|QM_RW pic_timer_reg_pad_t timer_ccr; /**< Current Count Register */
DECL|timer_icr|member|QM_RW pic_timer_reg_pad_t timer_icr; /**< Initial Count Register */
DECL|timer_loadcount2|member|QM_RW uint32_t timer_loadcount2[4]; /**< Timer Load Count 2 */
DECL|timerscompversion|member|QM_RW uint32_t timerscompversion; /**< Timers Component Version */
DECL|timerseoi|member|QM_RW uint32_t timerseoi; /**< Timers End Of Interrupt */
DECL|timersintstatus|member|QM_RW uint32_t timersintstatus; /**< Timers Interrupt Status */
DECL|timersrawintstatus|member|QM_RW uint32_t timersrawintstatus; /**< Timers Raw Interrupt Status */
DECL|timer|member|qm_pwm_channel_t timer[QM_PWM_ID_NUM]; /**< 4 Timers */
DECL|tmg_ctrl|member|QM_RW uint32_t tmg_ctrl; /**< TMG_CTRL */
DECL|tpr|member|QM_RW mvic_reg_pad_t tpr; /**< Task priority*/
DECL|txflr|member|QM_RW uint32_t txflr; /**< Transmit FIFO Level Register */
DECL|txftlr|member|QM_RW uint32_t txftlr; /**< Transmit FIFO Threshold Level */
DECL|txoicr|member|QM_RW uint32_t txoicr; /**< Tx FIFO Overflow Interrupt Clear Register*/
DECL|usr|member|QM_RW uint32_t usr; /**< UART Status */
DECL|wake_mask|member|QM_RW uint32_t wake_mask; /**< Wake Mask register */
DECL|wdt_ccvr|member|QM_RW uint32_t wdt_ccvr; /**< Current Counter Value Register */
DECL|wdt_comp_param_1|member|wdt_comp_param_1; /**< Component Parameters Register 1 */
DECL|wdt_comp_param_2|member|QM_RW uint32_t wdt_comp_param_2; /**< Component Parameters */
DECL|wdt_comp_param_3|member|QM_RW uint32_t wdt_comp_param_3; /**< Component Parameters */
DECL|wdt_comp_param_4|member|QM_RW uint32_t wdt_comp_param_4; /**< Component Parameters */
DECL|wdt_comp_param_5|member|QM_RW uint32_t wdt_comp_param_5; /**< Component Parameters */
DECL|wdt_comp_type|member|QM_RW uint32_t wdt_comp_type; /**< Component Type Register */
DECL|wdt_comp_version|member|QM_RW uint32_t wdt_comp_version; /**< Component Version Register */
DECL|wdt_crr|member|QM_RW uint32_t wdt_crr; /**< Current Restart Register */
DECL|wdt_cr|member|QM_RW uint32_t wdt_cr; /**< Control Register */
DECL|wdt_eoi|member|QM_RW uint32_t wdt_eoi; /**< Interrupt Clear Register */
DECL|wdt_stat|member|QM_RW uint32_t wdt_stat; /**< Interrupt Status Register */
DECL|wdt_torr|member|QM_RW uint32_t wdt_torr; /**< Timeout Range Register */
DECL|wo_sp|member|QM_RW uint32_t wo_sp; /**< Write-One-to-Set Scratchpad Register */
DECL|wo_st|member|wo_st; /**< Write-One-to-Set Sticky Scratchpad Register */
