# Reading D:/Quartus_II/modelsim_ase/tcl/vsim/pref.tcl 
# do processador_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus_II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus_II\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Coding/AOC_II/Practice_2/Processador {C:/Coding/AOC_II/Practice_2/Processador/main.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main
# -- Compiling module display
# -- Compiling module processador
# -- Compiling module dec3to8
# -- Compiling module muxRtoBus
# -- Compiling module regn
# -- Compiling module regnIR
# -- Compiling module regnW
# -- Compiling module TLB
# -- Compiling module ULA
# -- Compiling module upcount
# 
# Top level modules:
# 	main
# 	display
# 	muxRtoBus
# vlog -vlog01compat -work work +incdir+C:/Coding/AOC_II/Practice_2/Processador {C:/Coding/AOC_II/Practice_2/Processador/MemRam.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MemRam
# 
# Top level modules:
# 	MemRam
# vlog -vlog01compat -work work +incdir+C:/Coding/AOC_II/Practice_2/Processador {C:/Coding/AOC_II/Practice_2/Processador/counterR7.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module counterR7
# 
# Top level modules:
# 	counterR7
# vlog -vlog01compat -work work +incdir+C:/Coding/AOC_II/Practice_2/Processador {C:/Coding/AOC_II/Practice_2/Processador/placa.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module placa
# 
# Top level modules:
# 	placa
# 
# vlog -vlog01compat -work work +incdir+C:/Coding/AOC_II/Practice_2/Processador {C:/Coding/AOC_II/Practice_2/Processador/testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps testbench 
# Loading work.testbench
# Loading work.main
# Loading work.TLB
# Loading work.processador
# Loading work.upcount
# Loading work.dec3to8
# Loading work.regn
# Loading work.counterR7
# Loading lpm_ver.lpm_counter
# Loading work.regnIR
# Loading work.regnW
# Loading work.ULA
# Loading work.MemRam
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Coding/AOC_II/Practice_2/Processador/main.v(26): [PCDPC] - Port size (7 or 7) does not match connection size (16) for port 'address'. The port definition is at: C:/Coding/AOC_II/Practice_2/Processador/MemRam.v(40).
# 
#         Region: /testbench/main/memRam
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Coding/AOC_II/Practice_2/Processador/testbench.v(33)
#    Time: 6102 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at C:/Coding/AOC_II/Practice_2/Processador/testbench.v line 33
# Simulation Breakpoint: 1
# Break in Module testbench at C:/Coding/AOC_II/Practice_2/Processador/testbench.v line 33
# MACRO ./processador_run_msim_rtl_verilog.do PAUSED at line 20
