Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_4_16_tb_behav xil_defaultlib.decoder_4_16_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'a' [C:/Users/Enoch/Git/Digital-Design-Learning/decodcer_4_16/decodcer_4_16.srcs/sim_1/new/decoder_4_16_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.decoder_4_16
Compiling module xil_defaultlib.decoder_4_16_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_4_16_tb_behav
