ARM GAS  /tmp/ccxklxVd.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB37:
  26              		.file 1 "Src/stm32f0xx_hal_msp.c"
   1:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f0xx_hal_msp.c **** /**
   3:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f0xx_hal_msp.c ****   * File Name          : stm32f0xx_hal_msp.c
   5:Src/stm32f0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f0xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Src/stm32f0xx_hal_msp.c ****   *
  10:Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  11:Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f0xx_hal_msp.c ****   *
  13:Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f0xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f0xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f0xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f0xx_hal_msp.c ****   *
  18:Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f0xx_hal_msp.c ****   */
  20:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f0xx_hal_msp.c **** 
  22:Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f0xx_hal_msp.c **** 
  26:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f0xx_hal_msp.c **** 
  28:Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f0xx_hal_msp.c **** 
  31:Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccxklxVd.s 			page 2


  33:Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f0xx_hal_msp.c ****  
  36:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f0xx_hal_msp.c **** 
  38:Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f0xx_hal_msp.c **** 
  41:Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f0xx_hal_msp.c **** 
  43:Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f0xx_hal_msp.c **** 
  46:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f0xx_hal_msp.c **** 
  48:Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f0xx_hal_msp.c **** 
  51:Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f0xx_hal_msp.c **** 
  53:Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f0xx_hal_msp.c **** 
  56:Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f0xx_hal_msp.c **** 
  58:Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f0xx_hal_msp.c **** 
  60:Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f0xx_hal_msp.c **** /**
  62:Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f0xx_hal_msp.c ****   */
  64:Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f0xx_hal_msp.c **** 
  68:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f0xx_hal_msp.c **** 
  70:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 70 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
ARM GAS  /tmp/ccxklxVd.s 			page 3


  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 70 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 71 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 71 3 view .LVU8
  55              		.loc 1 71 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 71 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 71 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 71 3 view .LVU12
  72:Src/stm32f0xx_hal_msp.c **** 
  73:Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f0xx_hal_msp.c **** 
  75:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Src/stm32f0xx_hal_msp.c **** 
  77:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE37:
  80              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_CRC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_CRC_MspInit:
  89              	.LVL0:
  90              	.LFB38:
  79:Src/stm32f0xx_hal_msp.c **** 
  80:Src/stm32f0xx_hal_msp.c **** /**
  81:Src/stm32f0xx_hal_msp.c **** * @brief CRC MSP Initialization
  82:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Src/stm32f0xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  84:Src/stm32f0xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccxklxVd.s 			page 4


  85:Src/stm32f0xx_hal_msp.c **** */
  86:Src/stm32f0xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  87:Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 8
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		@ link register save eliminated.
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 82B0     		sub	sp, sp, #8
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 8
  88:Src/stm32f0xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 100              		.loc 1 88 3 is_stmt 1 view .LVU16
 101              		.loc 1 88 10 is_stmt 0 view .LVU17
 102 0002 0268     		ldr	r2, [r0]
 103              		.loc 1 88 5 view .LVU18
 104 0004 074B     		ldr	r3, .L7
 105 0006 9A42     		cmp	r2, r3
 106 0008 01D0     		beq	.L6
 107              	.L4:
  89:Src/stm32f0xx_hal_msp.c ****   {
  90:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  91:Src/stm32f0xx_hal_msp.c **** 
  92:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  93:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
  95:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
  96:Src/stm32f0xx_hal_msp.c **** 
  97:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
  98:Src/stm32f0xx_hal_msp.c ****   }
  99:Src/stm32f0xx_hal_msp.c **** 
 100:Src/stm32f0xx_hal_msp.c **** }
 108              		.loc 1 100 1 view .LVU19
 109 000a 02B0     		add	sp, sp, #8
 110              		@ sp needed
 111 000c 7047     		bx	lr
 112              	.L6:
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 113              		.loc 1 94 5 is_stmt 1 view .LVU20
 114              	.LBB4:
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 115              		.loc 1 94 5 view .LVU21
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 116              		.loc 1 94 5 view .LVU22
 117 000e 064A     		ldr	r2, .L7+4
 118 0010 5169     		ldr	r1, [r2, #20]
 119 0012 4023     		movs	r3, #64
 120 0014 1943     		orrs	r1, r3
 121 0016 5161     		str	r1, [r2, #20]
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 122              		.loc 1 94 5 view .LVU23
 123 0018 5269     		ldr	r2, [r2, #20]
 124 001a 1340     		ands	r3, r2
 125 001c 0193     		str	r3, [sp, #4]
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 126              		.loc 1 94 5 view .LVU24
ARM GAS  /tmp/ccxklxVd.s 			page 5


 127 001e 019B     		ldr	r3, [sp, #4]
 128              	.LBE4:
  94:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 129              		.loc 1 94 5 view .LVU25
 130              		.loc 1 100 1 is_stmt 0 view .LVU26
 131 0020 F3E7     		b	.L4
 132              	.L8:
 133 0022 C046     		.align	2
 134              	.L7:
 135 0024 00300240 		.word	1073885184
 136 0028 00100240 		.word	1073876992
 137              		.cfi_endproc
 138              	.LFE38:
 140              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_CRC_MspDeInit
 143              		.syntax unified
 144              		.code	16
 145              		.thumb_func
 146              		.fpu softvfp
 148              	HAL_CRC_MspDeInit:
 149              	.LVL1:
 150              	.LFB39:
 101:Src/stm32f0xx_hal_msp.c **** 
 102:Src/stm32f0xx_hal_msp.c **** /**
 103:Src/stm32f0xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 104:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Src/stm32f0xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 106:Src/stm32f0xx_hal_msp.c **** * @retval None
 107:Src/stm32f0xx_hal_msp.c **** */
 108:Src/stm32f0xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 109:Src/stm32f0xx_hal_msp.c **** {
 151              		.loc 1 109 1 is_stmt 1 view -0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              		@ link register save eliminated.
 110:Src/stm32f0xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 156              		.loc 1 110 3 view .LVU28
 157              		.loc 1 110 10 is_stmt 0 view .LVU29
 158 0000 0268     		ldr	r2, [r0]
 159              		.loc 1 110 5 view .LVU30
 160 0002 054B     		ldr	r3, .L12
 161 0004 9A42     		cmp	r2, r3
 162 0006 00D0     		beq	.L11
 163              	.L9:
 111:Src/stm32f0xx_hal_msp.c ****   {
 112:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 113:Src/stm32f0xx_hal_msp.c **** 
 114:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 115:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 117:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 118:Src/stm32f0xx_hal_msp.c **** 
 119:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 120:Src/stm32f0xx_hal_msp.c ****   }
 121:Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccxklxVd.s 			page 6


 122:Src/stm32f0xx_hal_msp.c **** }
 164              		.loc 1 122 1 view .LVU31
 165              		@ sp needed
 166 0008 7047     		bx	lr
 167              	.L11:
 116:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 168              		.loc 1 116 5 is_stmt 1 view .LVU32
 169 000a 044A     		ldr	r2, .L12+4
 170 000c 5369     		ldr	r3, [r2, #20]
 171 000e 4021     		movs	r1, #64
 172 0010 8B43     		bics	r3, r1
 173 0012 5361     		str	r3, [r2, #20]
 174              		.loc 1 122 1 is_stmt 0 view .LVU33
 175 0014 F8E7     		b	.L9
 176              	.L13:
 177 0016 C046     		.align	2
 178              	.L12:
 179 0018 00300240 		.word	1073885184
 180 001c 00100240 		.word	1073876992
 181              		.cfi_endproc
 182              	.LFE39:
 184              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 185              		.align	1
 186              		.global	HAL_SPI_MspInit
 187              		.syntax unified
 188              		.code	16
 189              		.thumb_func
 190              		.fpu softvfp
 192              	HAL_SPI_MspInit:
 193              	.LVL2:
 194              	.LFB40:
 123:Src/stm32f0xx_hal_msp.c **** 
 124:Src/stm32f0xx_hal_msp.c **** /**
 125:Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
 126:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 127:Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 128:Src/stm32f0xx_hal_msp.c **** * @retval None
 129:Src/stm32f0xx_hal_msp.c **** */
 130:Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 131:Src/stm32f0xx_hal_msp.c **** {
 195              		.loc 1 131 1 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 32
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		.loc 1 131 1 is_stmt 0 view .LVU35
 200 0000 10B5     		push	{r4, lr}
 201              	.LCFI2:
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 4, -8
 204              		.cfi_offset 14, -4
 205 0002 88B0     		sub	sp, sp, #32
 206              	.LCFI3:
 207              		.cfi_def_cfa_offset 40
 208 0004 0400     		movs	r4, r0
 132:Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 209              		.loc 1 132 3 is_stmt 1 view .LVU36
 210              		.loc 1 132 20 is_stmt 0 view .LVU37
ARM GAS  /tmp/ccxklxVd.s 			page 7


 211 0006 1422     		movs	r2, #20
 212 0008 0021     		movs	r1, #0
 213 000a 03A8     		add	r0, sp, #12
 214              	.LVL3:
 215              		.loc 1 132 20 view .LVU38
 216 000c FFF7FEFF 		bl	memset
 217              	.LVL4:
 133:Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 218              		.loc 1 133 3 is_stmt 1 view .LVU39
 219              		.loc 1 133 10 is_stmt 0 view .LVU40
 220 0010 2268     		ldr	r2, [r4]
 221              		.loc 1 133 5 view .LVU41
 222 0012 124B     		ldr	r3, .L17
 223 0014 9A42     		cmp	r2, r3
 224 0016 01D0     		beq	.L16
 225              	.L14:
 134:Src/stm32f0xx_hal_msp.c ****   {
 135:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 136:Src/stm32f0xx_hal_msp.c **** 
 137:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 138:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 139:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 140:Src/stm32f0xx_hal_msp.c ****   
 141:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 143:Src/stm32f0xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 144:Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 145:Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 146:Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 147:Src/stm32f0xx_hal_msp.c ****     */
 148:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 149:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 150:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 151:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 152:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 153:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 154:Src/stm32f0xx_hal_msp.c **** 
 155:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 156:Src/stm32f0xx_hal_msp.c **** 
 157:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 158:Src/stm32f0xx_hal_msp.c ****   }
 159:Src/stm32f0xx_hal_msp.c **** 
 160:Src/stm32f0xx_hal_msp.c **** }
 226              		.loc 1 160 1 view .LVU42
 227 0018 08B0     		add	sp, sp, #32
 228              		@ sp needed
 229              	.LVL5:
 230              		.loc 1 160 1 view .LVU43
 231 001a 10BD     		pop	{r4, pc}
 232              	.LVL6:
 233              	.L16:
 139:Src/stm32f0xx_hal_msp.c ****   
 234              		.loc 1 139 5 is_stmt 1 view .LVU44
 235              	.LBB5:
 139:Src/stm32f0xx_hal_msp.c ****   
 236              		.loc 1 139 5 view .LVU45
 139:Src/stm32f0xx_hal_msp.c ****   
ARM GAS  /tmp/ccxklxVd.s 			page 8


 237              		.loc 1 139 5 view .LVU46
 238 001c 104B     		ldr	r3, .L17+4
 239 001e 9969     		ldr	r1, [r3, #24]
 240 0020 8020     		movs	r0, #128
 241 0022 4001     		lsls	r0, r0, #5
 242 0024 0143     		orrs	r1, r0
 243 0026 9961     		str	r1, [r3, #24]
 139:Src/stm32f0xx_hal_msp.c ****   
 244              		.loc 1 139 5 view .LVU47
 245 0028 9A69     		ldr	r2, [r3, #24]
 246 002a 0240     		ands	r2, r0
 247 002c 0192     		str	r2, [sp, #4]
 139:Src/stm32f0xx_hal_msp.c ****   
 248              		.loc 1 139 5 view .LVU48
 249 002e 019A     		ldr	r2, [sp, #4]
 250              	.LBE5:
 139:Src/stm32f0xx_hal_msp.c ****   
 251              		.loc 1 139 5 view .LVU49
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 252              		.loc 1 141 5 view .LVU50
 253              	.LBB6:
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 254              		.loc 1 141 5 view .LVU51
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 255              		.loc 1 141 5 view .LVU52
 256 0030 5A69     		ldr	r2, [r3, #20]
 257 0032 8021     		movs	r1, #128
 258 0034 8902     		lsls	r1, r1, #10
 259 0036 0A43     		orrs	r2, r1
 260 0038 5A61     		str	r2, [r3, #20]
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 261              		.loc 1 141 5 view .LVU53
 262 003a 5B69     		ldr	r3, [r3, #20]
 263 003c 0B40     		ands	r3, r1
 264 003e 0293     		str	r3, [sp, #8]
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 265              		.loc 1 141 5 view .LVU54
 266 0040 029B     		ldr	r3, [sp, #8]
 267              	.LBE6:
 141:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 268              		.loc 1 141 5 view .LVU55
 148:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269              		.loc 1 148 5 view .LVU56
 148:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 270              		.loc 1 148 25 is_stmt 0 view .LVU57
 271 0042 F023     		movs	r3, #240
 272 0044 0393     		str	r3, [sp, #12]
 149:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 149 5 is_stmt 1 view .LVU58
 149:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 274              		.loc 1 149 26 is_stmt 0 view .LVU59
 275 0046 EE3B     		subs	r3, r3, #238
 276 0048 0493     		str	r3, [sp, #16]
 150:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 277              		.loc 1 150 5 is_stmt 1 view .LVU60
 151:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 278              		.loc 1 151 5 view .LVU61
ARM GAS  /tmp/ccxklxVd.s 			page 9


 151:Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 279              		.loc 1 151 27 is_stmt 0 view .LVU62
 280 004a 0133     		adds	r3, r3, #1
 281 004c 0693     		str	r3, [sp, #24]
 152:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 152 5 is_stmt 1 view .LVU63
 153:Src/stm32f0xx_hal_msp.c **** 
 283              		.loc 1 153 5 view .LVU64
 284 004e 9020     		movs	r0, #144
 285 0050 03A9     		add	r1, sp, #12
 286 0052 C005     		lsls	r0, r0, #23
 287 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 288              	.LVL7:
 289              		.loc 1 160 1 is_stmt 0 view .LVU65
 290 0058 DEE7     		b	.L14
 291              	.L18:
 292 005a C046     		.align	2
 293              	.L17:
 294 005c 00300140 		.word	1073819648
 295 0060 00100240 		.word	1073876992
 296              		.cfi_endproc
 297              	.LFE40:
 299              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_SPI_MspDeInit
 302              		.syntax unified
 303              		.code	16
 304              		.thumb_func
 305              		.fpu softvfp
 307              	HAL_SPI_MspDeInit:
 308              	.LVL8:
 309              	.LFB41:
 161:Src/stm32f0xx_hal_msp.c **** 
 162:Src/stm32f0xx_hal_msp.c **** /**
 163:Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 164:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 166:Src/stm32f0xx_hal_msp.c **** * @retval None
 167:Src/stm32f0xx_hal_msp.c **** */
 168:Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 169:Src/stm32f0xx_hal_msp.c **** {
 310              		.loc 1 169 1 is_stmt 1 view -0
 311              		.cfi_startproc
 312              		@ args = 0, pretend = 0, frame = 0
 313              		@ frame_needed = 0, uses_anonymous_args = 0
 314              		.loc 1 169 1 is_stmt 0 view .LVU67
 315 0000 10B5     		push	{r4, lr}
 316              	.LCFI4:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 4, -8
 319              		.cfi_offset 14, -4
 170:Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 320              		.loc 1 170 3 is_stmt 1 view .LVU68
 321              		.loc 1 170 10 is_stmt 0 view .LVU69
 322 0002 0268     		ldr	r2, [r0]
 323              		.loc 1 170 5 view .LVU70
 324 0004 074B     		ldr	r3, .L22
ARM GAS  /tmp/ccxklxVd.s 			page 10


 325 0006 9A42     		cmp	r2, r3
 326 0008 00D0     		beq	.L21
 327              	.LVL9:
 328              	.L19:
 171:Src/stm32f0xx_hal_msp.c ****   {
 172:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 173:Src/stm32f0xx_hal_msp.c **** 
 174:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 175:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 177:Src/stm32f0xx_hal_msp.c ****   
 178:Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration    
 179:Src/stm32f0xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 180:Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 181:Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 182:Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI 
 183:Src/stm32f0xx_hal_msp.c ****     */
 184:Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 185:Src/stm32f0xx_hal_msp.c **** 
 186:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 187:Src/stm32f0xx_hal_msp.c **** 
 188:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 189:Src/stm32f0xx_hal_msp.c ****   }
 190:Src/stm32f0xx_hal_msp.c **** 
 191:Src/stm32f0xx_hal_msp.c **** }
 329              		.loc 1 191 1 view .LVU71
 330              		@ sp needed
 331 000a 10BD     		pop	{r4, pc}
 332              	.LVL10:
 333              	.L21:
 176:Src/stm32f0xx_hal_msp.c ****   
 334              		.loc 1 176 5 is_stmt 1 view .LVU72
 335 000c 064A     		ldr	r2, .L22+4
 336 000e 9369     		ldr	r3, [r2, #24]
 337 0010 0649     		ldr	r1, .L22+8
 338 0012 0B40     		ands	r3, r1
 339 0014 9361     		str	r3, [r2, #24]
 184:Src/stm32f0xx_hal_msp.c **** 
 340              		.loc 1 184 5 view .LVU73
 341 0016 9020     		movs	r0, #144
 342              	.LVL11:
 184:Src/stm32f0xx_hal_msp.c **** 
 343              		.loc 1 184 5 is_stmt 0 view .LVU74
 344 0018 F021     		movs	r1, #240
 345 001a C005     		lsls	r0, r0, #23
 346 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 347              	.LVL12:
 348              		.loc 1 191 1 view .LVU75
 349 0020 F3E7     		b	.L19
 350              	.L23:
 351 0022 C046     		.align	2
 352              	.L22:
 353 0024 00300140 		.word	1073819648
 354 0028 00100240 		.word	1073876992
 355 002c FFEFFFFF 		.word	-4097
 356              		.cfi_endproc
 357              	.LFE41:
ARM GAS  /tmp/ccxklxVd.s 			page 11


 359              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 360              		.align	1
 361              		.global	HAL_TIM_Base_MspInit
 362              		.syntax unified
 363              		.code	16
 364              		.thumb_func
 365              		.fpu softvfp
 367              	HAL_TIM_Base_MspInit:
 368              	.LVL13:
 369              	.LFB42:
 192:Src/stm32f0xx_hal_msp.c **** 
 193:Src/stm32f0xx_hal_msp.c **** /**
 194:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 195:Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 196:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 197:Src/stm32f0xx_hal_msp.c **** * @retval None
 198:Src/stm32f0xx_hal_msp.c **** */
 199:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 200:Src/stm32f0xx_hal_msp.c **** {
 370              		.loc 1 200 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 8
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375              		.loc 1 200 1 is_stmt 0 view .LVU77
 376 0000 82B0     		sub	sp, sp, #8
 377              	.LCFI5:
 378              		.cfi_def_cfa_offset 8
 201:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 379              		.loc 1 201 3 is_stmt 1 view .LVU78
 380              		.loc 1 201 15 is_stmt 0 view .LVU79
 381 0002 0268     		ldr	r2, [r0]
 382              		.loc 1 201 5 view .LVU80
 383 0004 8023     		movs	r3, #128
 384 0006 DB05     		lsls	r3, r3, #23
 385 0008 9A42     		cmp	r2, r3
 386 000a 01D0     		beq	.L26
 387              	.L24:
 202:Src/stm32f0xx_hal_msp.c ****   {
 203:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 204:Src/stm32f0xx_hal_msp.c **** 
 205:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 206:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 207:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 208:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 209:Src/stm32f0xx_hal_msp.c **** 
 210:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 211:Src/stm32f0xx_hal_msp.c ****   }
 212:Src/stm32f0xx_hal_msp.c **** 
 213:Src/stm32f0xx_hal_msp.c **** }
 388              		.loc 1 213 1 view .LVU81
 389 000c 02B0     		add	sp, sp, #8
 390              		@ sp needed
 391 000e 7047     		bx	lr
 392              	.L26:
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 393              		.loc 1 207 5 is_stmt 1 view .LVU82
ARM GAS  /tmp/ccxklxVd.s 			page 12


 394              	.LBB7:
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 395              		.loc 1 207 5 view .LVU83
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 396              		.loc 1 207 5 view .LVU84
 397 0010 044A     		ldr	r2, .L27
 398 0012 D169     		ldr	r1, [r2, #28]
 399 0014 0123     		movs	r3, #1
 400 0016 1943     		orrs	r1, r3
 401 0018 D161     		str	r1, [r2, #28]
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 402              		.loc 1 207 5 view .LVU85
 403 001a D269     		ldr	r2, [r2, #28]
 404 001c 1340     		ands	r3, r2
 405 001e 0193     		str	r3, [sp, #4]
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 406              		.loc 1 207 5 view .LVU86
 407 0020 019B     		ldr	r3, [sp, #4]
 408              	.LBE7:
 207:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 409              		.loc 1 207 5 view .LVU87
 410              		.loc 1 213 1 is_stmt 0 view .LVU88
 411 0022 F3E7     		b	.L24
 412              	.L28:
 413              		.align	2
 414              	.L27:
 415 0024 00100240 		.word	1073876992
 416              		.cfi_endproc
 417              	.LFE42:
 419              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 420              		.align	1
 421              		.global	HAL_TIM_Base_MspDeInit
 422              		.syntax unified
 423              		.code	16
 424              		.thumb_func
 425              		.fpu softvfp
 427              	HAL_TIM_Base_MspDeInit:
 428              	.LVL14:
 429              	.LFB43:
 214:Src/stm32f0xx_hal_msp.c **** 
 215:Src/stm32f0xx_hal_msp.c **** /**
 216:Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 217:Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 218:Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 219:Src/stm32f0xx_hal_msp.c **** * @retval None
 220:Src/stm32f0xx_hal_msp.c **** */
 221:Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 222:Src/stm32f0xx_hal_msp.c **** {
 430              		.loc 1 222 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		@ link register save eliminated.
 223:Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 435              		.loc 1 223 3 view .LVU90
 436              		.loc 1 223 15 is_stmt 0 view .LVU91
 437 0000 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccxklxVd.s 			page 13


 438              		.loc 1 223 5 view .LVU92
 439 0002 8023     		movs	r3, #128
 440 0004 DB05     		lsls	r3, r3, #23
 441 0006 9A42     		cmp	r2, r3
 442 0008 00D0     		beq	.L31
 443              	.L29:
 224:Src/stm32f0xx_hal_msp.c ****   {
 225:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 226:Src/stm32f0xx_hal_msp.c **** 
 227:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 228:Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 229:Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 230:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 231:Src/stm32f0xx_hal_msp.c **** 
 232:Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 233:Src/stm32f0xx_hal_msp.c ****   }
 234:Src/stm32f0xx_hal_msp.c **** 
 235:Src/stm32f0xx_hal_msp.c **** }
 444              		.loc 1 235 1 view .LVU93
 445              		@ sp needed
 446 000a 7047     		bx	lr
 447              	.L31:
 229:Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 448              		.loc 1 229 5 is_stmt 1 view .LVU94
 449 000c 024A     		ldr	r2, .L32
 450 000e D369     		ldr	r3, [r2, #28]
 451 0010 0121     		movs	r1, #1
 452 0012 8B43     		bics	r3, r1
 453 0014 D361     		str	r3, [r2, #28]
 454              		.loc 1 235 1 is_stmt 0 view .LVU95
 455 0016 F8E7     		b	.L29
 456              	.L33:
 457              		.align	2
 458              	.L32:
 459 0018 00100240 		.word	1073876992
 460              		.cfi_endproc
 461              	.LFE43:
 463              		.text
 464              	.Letext0:
 465              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 466              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 467              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 468              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 469              		.file 6 "/usr/arm-none-eabi/include/sys/lock.h"
 470              		.file 7 "/usr/arm-none-eabi/include/sys/_types.h"
 471              		.file 8 "/usr/lib/gcc/arm-none-eabi/9.2.0/include/stddef.h"
 472              		.file 9 "/usr/arm-none-eabi/include/sys/reent.h"
 473              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 474              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 475              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 476              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_crc.h"
 477              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 478              		.file 15 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 479              		.file 16 "<built-in>"
ARM GAS  /tmp/ccxklxVd.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccxklxVd.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccxklxVd.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccxklxVd.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccxklxVd.s:81     .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccxklxVd.s:88     .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccxklxVd.s:135    .text.HAL_CRC_MspInit:0000000000000024 $d
     /tmp/ccxklxVd.s:141    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccxklxVd.s:148    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccxklxVd.s:179    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccxklxVd.s:185    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccxklxVd.s:192    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccxklxVd.s:294    .text.HAL_SPI_MspInit:000000000000005c $d
     /tmp/ccxklxVd.s:300    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccxklxVd.s:307    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccxklxVd.s:353    .text.HAL_SPI_MspDeInit:0000000000000024 $d
     /tmp/ccxklxVd.s:360    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccxklxVd.s:367    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccxklxVd.s:415    .text.HAL_TIM_Base_MspInit:0000000000000024 $d
     /tmp/ccxklxVd.s:420    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccxklxVd.s:427    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccxklxVd.s:459    .text.HAL_TIM_Base_MspDeInit:0000000000000018 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
