{"Source Block": ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@204:214@HdlStmAssign", "assign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n\nassign instrBuffWrEn_out = instrBuffWrEn;\n"], "Clone Blocks": [["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@203:213", "\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@199:209", "assign baseLDS_out = baseLDS;\nassign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@201:211", "assign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@200:210", "assign waveCount_out = waveCount;\nassign pcStart_out = pcStart;\nassign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\n"], ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@202:212", "assign instrAddrReg_out = instrAddrReg;\n\nassign quadBaseAddress_out = quadBaseAddress;\nassign lsu2sgpr_dest_wr_en_out = lsu2sgpr_dest_wr_en_reg;\nassign quadData0_out = quadData0;\nassign quadData1_out = quadData1;\nassign quadData2_out = quadData2;\nassign quadData3_out = quadData3;\n\nassign execute_out = execute;\nassign executeStart_out = executeStart;\n"]], "Diff Content": {"Delete": [], "Add": [[209, "assign singleVectorBaseAddress_out = singleVectorBaseAddress;\n"]]}}