Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto ef54dcfbcb574cc1a5f8c17824d72ad8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux4x1_tb_behav xil_defaultlib.mux4x1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behv of entity xil_defaultlib.mux4x1 [mux4x1_default]
Compiling architecture behv of entity xil_defaultlib.mux4x1_tb
Built simulation snapshot mux4x1_tb_behav
