#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fd2b6d0b7e0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7fd2b6d26870_0 .var "a", 0 0;
v0x7fd2b6d26940_0 .var "ans_carry", 7 0;
v0x7fd2b6d269d0_0 .var "ans_sum", 7 0;
v0x7fd2b6d26a60_0 .var "b", 0 0;
v0x7fd2b6d26b30_0 .net "c_out", 0 0, L_0x7fd2b6d273b0;  1 drivers
v0x7fd2b6d26c00_0 .var "cin", 0 0;
v0x7fd2b6d26cd0_0 .var "clk", 0 0;
v0x7fd2b6d26d60_0 .var "correct", 0 0;
v0x7fd2b6d26df0_0 .var "counter", 7 0;
v0x7fd2b6d26f00_0 .net "sum", 0 0, L_0x7fd2b6d271d0;  1 drivers
E_0x7fd2b6d05df0 .event posedge, v0x7fd2b6d26cd0_0;
S_0x7fd2b6d0b950 .scope module, "FAD" "Full_Adder" 2 15, 3 3 0, S_0x7fd2b6d0b7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /INPUT 1 "Carry_in";
    .port_info 3 /OUTPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "Carry_out";
L_0x7fd2b6d273b0 .functor OR 1, L_0x7fd2b6d27000, L_0x7fd2b6d272c0, C4<0>, C4<0>;
v0x7fd2b6d262b0_0 .net "Carry_in", 0 0, v0x7fd2b6d26c00_0;  1 drivers
v0x7fd2b6d26350_0 .net "Carry_out", 0 0, L_0x7fd2b6d273b0;  alias, 1 drivers
v0x7fd2b6d263e0_0 .net "In_A", 0 0, v0x7fd2b6d26870_0;  1 drivers
v0x7fd2b6d264b0_0 .net "In_B", 0 0, v0x7fd2b6d26a60_0;  1 drivers
v0x7fd2b6d26560_0 .net "Sum", 0 0, L_0x7fd2b6d271d0;  alias, 1 drivers
v0x7fd2b6d26630_0 .net "w1", 0 0, L_0x7fd2b6d26f90;  1 drivers
v0x7fd2b6d26700_0 .net "w2", 0 0, L_0x7fd2b6d27000;  1 drivers
v0x7fd2b6d26790_0 .net "w3", 0 0, L_0x7fd2b6d272c0;  1 drivers
S_0x7fd2b6d0c850 .scope module, "HAD" "Half_Adder" 3 11, 4 3 0, S_0x7fd2b6d0b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7fd2b6d26f90 .functor XOR 1, v0x7fd2b6d26870_0, v0x7fd2b6d26a60_0, C4<0>, C4<0>;
L_0x7fd2b6d27000 .functor AND 1, v0x7fd2b6d26870_0, v0x7fd2b6d26a60_0, C4<1>, C4<1>;
v0x7fd2b6d0ce90_0 .net "Carry_out", 0 0, L_0x7fd2b6d27000;  alias, 1 drivers
v0x7fd2b6d25b40_0 .net "In_A", 0 0, v0x7fd2b6d26870_0;  alias, 1 drivers
v0x7fd2b6d25be0_0 .net "In_B", 0 0, v0x7fd2b6d26a60_0;  alias, 1 drivers
v0x7fd2b6d25c90_0 .net "Sum", 0 0, L_0x7fd2b6d26f90;  alias, 1 drivers
S_0x7fd2b6d25d90 .scope module, "HAD2" "Half_Adder" 3 17, 4 3 0, S_0x7fd2b6d0b950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "In_A";
    .port_info 1 /INPUT 1 "In_B";
    .port_info 2 /OUTPUT 1 "Sum";
    .port_info 3 /OUTPUT 1 "Carry_out";
L_0x7fd2b6d271d0 .functor XOR 1, L_0x7fd2b6d26f90, v0x7fd2b6d26c00_0, C4<0>, C4<0>;
L_0x7fd2b6d272c0 .functor AND 1, L_0x7fd2b6d26f90, v0x7fd2b6d26c00_0, C4<1>, C4<1>;
v0x7fd2b6d25fc0_0 .net "Carry_out", 0 0, L_0x7fd2b6d272c0;  alias, 1 drivers
v0x7fd2b6d26060_0 .net "In_A", 0 0, L_0x7fd2b6d26f90;  alias, 1 drivers
v0x7fd2b6d26120_0 .net "In_B", 0 0, v0x7fd2b6d26c00_0;  alias, 1 drivers
v0x7fd2b6d261d0_0 .net "Sum", 0 0, L_0x7fd2b6d271d0;  alias, 1 drivers
    .scope S_0x7fd2b6d0b7e0;
T_0 ;
    %delay 276447232, 23283;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fd2b6d0b7e0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26cd0_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7fd2b6d26df0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26d60_0, 0, 1;
    %pushi/vec4 105, 0, 8;
    %store/vec4 v0x7fd2b6d269d0_0, 0, 8;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0x7fd2b6d26940_0, 0, 8;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd2b6d26c00_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x7fd2b6d0b7e0;
T_2 ;
    %delay 658067456, 1164;
    %load/vec4 v0x7fd2b6d26cd0_0;
    %inv;
    %store/vec4 v0x7fd2b6d26cd0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd2b6d0b7e0;
T_3 ;
    %wait E_0x7fd2b6d05df0;
    %load/vec4 v0x7fd2b6d26df0_0;
    %pad/s 32;
    %cmpi/s 7, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7fd2b6d269d0_0;
    %load/vec4 v0x7fd2b6d26df0_0;
    %part/u 1;
    %load/vec4 v0x7fd2b6d26f00_0;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fd2b6d26940_0;
    %load/vec4 v0x7fd2b6d26df0_0;
    %part/u 1;
    %load/vec4 v0x7fd2b6d26b30_0;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %vpi_call 2 39 "$display", " Pattern %d is wrong! ", v0x7fd2b6d26df0_0 {0 0 0};
    %vpi_call 2 40 "$display", " sum %d ans %d ", v0x7fd2b6d26f00_0, &PV<v0x7fd2b6d269d0_0, v0x7fd2b6d26df0_0, 1> {0 0 0};
    %vpi_call 2 41 "$display", " car %d ans %d ", v0x7fd2b6d26b30_0, &PV<v0x7fd2b6d26940_0, v0x7fd2b6d26df0_0, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26d60_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x7fd2b6d26df0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd2b6d26d60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %vpi_call 2 45 "$display", "***************************************************" {0 0 0};
    %vpi_call 2 46 "$display", " Congratulation! All data are correct! " {0 0 0};
    %vpi_call 2 47 "$display", "***************************************************" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd2b6d26d60_0, 0, 1;
T_3.2 ;
    %load/vec4 v0x7fd2b6d26df0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fd2b6d26df0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fd2b6d26df0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fd2b6d26df0_0;
    %assign/vec4 v0x7fd2b6d26df0_0, 0;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd2b6d0b7e0;
T_4 ;
    %vpi_call 2 56 "$dumpfile", "mytest.vcd" {0 0 0};
    %vpi_call 2 57 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "full_adder.v";
    "half_adder.v";
