// Seed: 491230228
module module_0 #(
    parameter id_3 = 32'd23,
    parameter id_4 = 32'd24
) (
    input tri1 id_0,
    input tri1 id_1
);
  logic _id_3;
  ;
  tri _id_4 = id_0 & id_0 - id_1;
  tri1 [id_3 : id_4] id_5 = -1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 void id_1,
    input supply1 id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8
    , id_21,
    input tri id_9,
    input wand id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13
    , id_22 = -1,
    input wire id_14,
    input wire id_15,
    output wire id_16,
    input uwire id_17,
    input uwire id_18,
    input wor id_19
);
  assign id_22 = id_11;
  module_0 modCall_1 (
      id_2,
      id_10
  );
  assign modCall_1.id_0 = 0;
endmodule
