Summary
Top-level Name,accumulator_post_synth

Clocks
Enabled,,\clk,I/O,inf

Fabric Logic Element
Enabled,4,,\clk,0.125,Typical
Enabled3,,4,\clk,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\clk
Enabled,\reset,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\subtract_i,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\A,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
Enabled,\P,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\clk
