Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 09:18:09 2024
| Host         : rootmin-Nitro-AN515-57 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_fpga_synth/cva6_fpga.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xlnx_clk_gen rise@20.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        15.408ns  (logic 6.726ns (43.653%)  route 8.682ns (56.347%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 17.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.584    -1.569    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/clk_out1
                         FDCE                                         r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]/Q
                         net (fo=1, unplaced)         0.741    -0.350    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size_n_1_][0]
                         LUT3 (Prop_lut3_I0_O)        0.319    -0.031 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/size_q[0]_i_1/O
                         net (fo=11, unplaced)        0.948     0.917    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[size][0]_0
                         LUT4 (Prop_lut4_I1_O)        0.124     1.041 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266/O
                         net (fo=1, unplaced)         0.000     1.041    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_266_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.574 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254/CO[3]
                         net (fo=1, unplaced)         0.009     1.583    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_254_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240/CO[3]
                         net (fo=1, unplaced)         0.000     1.700    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_240_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.817 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221/CO[3]
                         net (fo=1, unplaced)         0.000     1.817    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_221_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.934 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201/CO[3]
                         net (fo=1, unplaced)         0.000     1.934    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_201_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.051 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_181_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.168 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161/CO[3]
                         net (fo=1, unplaced)         0.000     2.168    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_161_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.285 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141/CO[3]
                         net (fo=1, unplaced)         0.000     2.285    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_141_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.402 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123/CO[3]
                         net (fo=1, unplaced)         0.000     2.402    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_123_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.519 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107/CO[3]
                         net (fo=1, unplaced)         0.000     2.519    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_107_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.636 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93/CO[3]
                         net (fo=1, unplaced)         0.000     2.636    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_93_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.753 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81/CO[3]
                         net (fo=1, unplaced)         0.000     2.753    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_81_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.870 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     2.870    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_69_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.987 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57/CO[3]
                         net (fo=1, unplaced)         0.000     2.987    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_57_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.104 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45/CO[3]
                         net (fo=1, unplaced)         0.000     3.104    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_45_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.221 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     3.221    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_33_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     3.552 f  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21/O[3]
                         net (fo=1, unplaced)         0.618     4.170    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_21_n_5
                         LUT1 (Prop_lut1_I0_O)        0.307     4.477 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5/O
                         net (fo=1, unplaced)         0.000     4.477    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_7__5_n_1
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.853 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     5.771    i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_reg_i_4_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     5.895 r  i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2__27/O
                         net (fo=3, unplaced)         0.467     6.362    i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.486 r  i_axi_riscv_atomics/i_atomics/i_amos/aw_valid_i_1/O
                         net (fo=7, unplaced)         0.484     6.970    i_axi_riscv_atomics/i_atomics/i_lrsc/int_axi_aw_valid
                         LUT6 (Prop_lut6_I1_O)        0.124     7.094 r  i_axi_riscv_atomics/i_atomics/i_lrsc/aw_ready_i_66/O
                         net (fo=68, unplaced)        0.539     7.633    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/art_check_id[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     7.757 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125/O
                         net (fo=1, unplaced)         0.902     8.659    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_125_n_1
                         LUT5 (Prop_lut5_I2_O)        0.124     8.783 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93/O
                         net (fo=1, unplaced)         0.449     9.232    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_93_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     9.356 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43/O
                         net (fo=1, unplaced)         0.000     9.356    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_i_43_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.889 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18/CO[3]
                         net (fo=1, unplaced)         0.009     9.898    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_18_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.015 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13/CO[3]
                         net (fo=1, unplaced)         0.000    10.015    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_13_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.132 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000    10.132    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_12_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.249 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    10.249    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.366 r  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    10.366    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_7_n_1
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    10.545 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/aw_ready_reg_i_4/CO[1]
                         net (fo=5, unplaced)         0.340    10.885    i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/check_res_o0
                         LUT5 (Prop_lut5_I1_O)        0.332    11.217 f  i_axi_riscv_atomics/i_atomics/i_lrsc/i_art/i_xlnx_blk_mem_gen_i_14/O
                         net (fo=6, unplaced)         0.481    11.698    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awvalid
                         LUT2 (Prop_lut2_I0_O)        0.116    11.814 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3/O
                         net (fo=1, unplaced)         0.449    12.263    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    12.387 f  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.num_of_bytes_r[3]_i_1/O
                         net (fo=37, unplaced)        0.524    12.911    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c
                         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb[7]_i_1/O
                         net (fo=5, unplaced)         0.804    13.839    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm_n_2
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    20.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    21.843    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    16.466 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    17.225    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    17.316 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=16262, unplaced)     0.439    17.755    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
                         FDRE                                         r  i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]/C
                         clock pessimism              0.531    18.286    
                         clock uncertainty           -0.079    18.206    
                         FDRE (Setup_fdre_C_R)       -0.557    17.649    i_xlnx_blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb_reg[3]
  -------------------------------------------------------------------
                         required time                         17.649    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  3.811    




