;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; Rows
Rows__0__DM__MASK EQU 0x07
Rows__0__DM__SHIFT EQU 0
Rows__0__DR EQU CYREG_PRT0_DR
Rows__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rows__0__HSIOM_MASK EQU 0x0000000F
Rows__0__HSIOM_SHIFT EQU 0
Rows__0__INTCFG EQU CYREG_PRT0_INTCFG
Rows__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Rows__0__MASK EQU 0x01
Rows__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rows__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rows__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rows__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rows__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rows__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rows__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rows__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rows__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rows__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rows__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rows__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rows__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rows__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rows__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rows__0__PC EQU CYREG_PRT0_PC
Rows__0__PC2 EQU CYREG_PRT0_PC2
Rows__0__PORT EQU 0
Rows__0__PS EQU CYREG_PRT0_PS
Rows__0__SHIFT EQU 0
Rows__1__DM__MASK EQU 0x38
Rows__1__DM__SHIFT EQU 3
Rows__1__DR EQU CYREG_PRT0_DR
Rows__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rows__1__HSIOM_MASK EQU 0x000000F0
Rows__1__HSIOM_SHIFT EQU 4
Rows__1__INTCFG EQU CYREG_PRT0_INTCFG
Rows__1__INTSTAT EQU CYREG_PRT0_INTSTAT
Rows__1__MASK EQU 0x02
Rows__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rows__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rows__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rows__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rows__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rows__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rows__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rows__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rows__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rows__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rows__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rows__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rows__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rows__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rows__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rows__1__PC EQU CYREG_PRT0_PC
Rows__1__PC2 EQU CYREG_PRT0_PC2
Rows__1__PORT EQU 0
Rows__1__PS EQU CYREG_PRT0_PS
Rows__1__SHIFT EQU 1
Rows__2__DM__MASK EQU 0x1C0
Rows__2__DM__SHIFT EQU 6
Rows__2__DR EQU CYREG_PRT0_DR
Rows__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rows__2__HSIOM_MASK EQU 0x00000F00
Rows__2__HSIOM_SHIFT EQU 8
Rows__2__INTCFG EQU CYREG_PRT0_INTCFG
Rows__2__INTSTAT EQU CYREG_PRT0_INTSTAT
Rows__2__MASK EQU 0x04
Rows__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rows__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rows__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rows__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rows__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rows__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rows__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rows__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rows__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rows__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rows__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rows__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rows__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rows__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rows__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rows__2__PC EQU CYREG_PRT0_PC
Rows__2__PC2 EQU CYREG_PRT0_PC2
Rows__2__PORT EQU 0
Rows__2__PS EQU CYREG_PRT0_PS
Rows__2__SHIFT EQU 2
Rows__3__DM__MASK EQU 0xE00
Rows__3__DM__SHIFT EQU 9
Rows__3__DR EQU CYREG_PRT0_DR
Rows__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Rows__3__HSIOM_MASK EQU 0x0000F000
Rows__3__HSIOM_SHIFT EQU 12
Rows__3__INTCFG EQU CYREG_PRT0_INTCFG
Rows__3__INTSTAT EQU CYREG_PRT0_INTSTAT
Rows__3__MASK EQU 0x08
Rows__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rows__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rows__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rows__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rows__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rows__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rows__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rows__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rows__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rows__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rows__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rows__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rows__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rows__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rows__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rows__3__PC EQU CYREG_PRT0_PC
Rows__3__PC2 EQU CYREG_PRT0_PC2
Rows__3__PORT EQU 0
Rows__3__PS EQU CYREG_PRT0_PS
Rows__3__SHIFT EQU 3
Rows__DR EQU CYREG_PRT0_DR
Rows__INTCFG EQU CYREG_PRT0_INTCFG
Rows__INTSTAT EQU CYREG_PRT0_INTSTAT
Rows__MASK EQU 0x0F
Rows__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Rows__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Rows__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Rows__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Rows__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Rows__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Rows__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Rows__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Rows__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Rows__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Rows__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Rows__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Rows__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Rows__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Rows__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Rows__PC EQU CYREG_PRT0_PC
Rows__PC2 EQU CYREG_PRT0_PC2
Rows__PORT EQU 0
Rows__PS EQU CYREG_PRT0_PS
Rows__SHIFT EQU 0
Rows__SNAP EQU CYREG_PRT0_INTSTAT

; Columns
Columns__0__DM__MASK EQU 0x7000
Columns__0__DM__SHIFT EQU 12
Columns__0__DR EQU CYREG_PRT2_DR
Columns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Columns__0__HSIOM_MASK EQU 0x000F0000
Columns__0__HSIOM_SHIFT EQU 16
Columns__0__INTCFG EQU CYREG_PRT2_INTCFG
Columns__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Columns__0__MASK EQU 0x10
Columns__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Columns__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Columns__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Columns__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Columns__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Columns__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Columns__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Columns__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Columns__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Columns__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Columns__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Columns__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Columns__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Columns__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Columns__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Columns__0__PC EQU CYREG_PRT2_PC
Columns__0__PC2 EQU CYREG_PRT2_PC2
Columns__0__PORT EQU 2
Columns__0__PS EQU CYREG_PRT2_PS
Columns__0__SHIFT EQU 4
Columns__1__DM__MASK EQU 0x38000
Columns__1__DM__SHIFT EQU 15
Columns__1__DR EQU CYREG_PRT2_DR
Columns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Columns__1__HSIOM_MASK EQU 0x00F00000
Columns__1__HSIOM_SHIFT EQU 20
Columns__1__INTCFG EQU CYREG_PRT2_INTCFG
Columns__1__INTSTAT EQU CYREG_PRT2_INTSTAT
Columns__1__MASK EQU 0x20
Columns__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Columns__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Columns__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Columns__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Columns__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Columns__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Columns__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Columns__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Columns__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Columns__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Columns__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Columns__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Columns__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Columns__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Columns__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Columns__1__PC EQU CYREG_PRT2_PC
Columns__1__PC2 EQU CYREG_PRT2_PC2
Columns__1__PORT EQU 2
Columns__1__PS EQU CYREG_PRT2_PS
Columns__1__SHIFT EQU 5
Columns__2__DM__MASK EQU 0x1C0000
Columns__2__DM__SHIFT EQU 18
Columns__2__DR EQU CYREG_PRT2_DR
Columns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Columns__2__HSIOM_MASK EQU 0x0F000000
Columns__2__HSIOM_SHIFT EQU 24
Columns__2__INTCFG EQU CYREG_PRT2_INTCFG
Columns__2__INTSTAT EQU CYREG_PRT2_INTSTAT
Columns__2__MASK EQU 0x40
Columns__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Columns__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Columns__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Columns__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Columns__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Columns__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Columns__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Columns__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Columns__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Columns__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Columns__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Columns__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Columns__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Columns__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Columns__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Columns__2__PC EQU CYREG_PRT2_PC
Columns__2__PC2 EQU CYREG_PRT2_PC2
Columns__2__PORT EQU 2
Columns__2__PS EQU CYREG_PRT2_PS
Columns__2__SHIFT EQU 6
Columns__3__DM__MASK EQU 0xE00000
Columns__3__DM__SHIFT EQU 21
Columns__3__DR EQU CYREG_PRT2_DR
Columns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Columns__3__HSIOM_MASK EQU 0xF0000000
Columns__3__HSIOM_SHIFT EQU 28
Columns__3__INTCFG EQU CYREG_PRT2_INTCFG
Columns__3__INTSTAT EQU CYREG_PRT2_INTSTAT
Columns__3__MASK EQU 0x80
Columns__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Columns__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Columns__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Columns__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Columns__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Columns__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Columns__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Columns__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Columns__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Columns__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Columns__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Columns__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Columns__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Columns__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Columns__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Columns__3__PC EQU CYREG_PRT2_PC
Columns__3__PC2 EQU CYREG_PRT2_PC2
Columns__3__PORT EQU 2
Columns__3__PS EQU CYREG_PRT2_PS
Columns__3__SHIFT EQU 7
Columns__DR EQU CYREG_PRT2_DR
Columns__INTCFG EQU CYREG_PRT2_INTCFG
Columns__INTSTAT EQU CYREG_PRT2_INTSTAT
Columns__MASK EQU 0xF0
Columns__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Columns__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Columns__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Columns__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Columns__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Columns__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Columns__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Columns__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Columns__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Columns__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Columns__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Columns__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Columns__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Columns__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Columns__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Columns__PC EQU CYREG_PRT2_PC
Columns__PC2 EQU CYREG_PRT2_PC2
Columns__PORT EQU 2
Columns__PS EQU CYREG_PRT2_PS
Columns__SHIFT EQU 4
Columns__SNAP EQU CYREG_PRT2_INTSTAT

; isr_rows
isr_rows__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_rows__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_rows__INTC_MASK EQU 0x01
isr_rows__INTC_NUMBER EQU 0
isr_rows__INTC_PRIOR_MASK EQU 0xC0
isr_rows__INTC_PRIOR_NUM EQU 3
isr_rows__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_rows__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_rows__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_columns
isr_columns__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_columns__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_columns__INTC_MASK EQU 0x04
isr_columns__INTC_NUMBER EQU 2
isr_columns__INTC_PRIOR_MASK EQU 0xC00000
isr_columns__INTC_PRIOR_NUM EQU 3
isr_columns__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_columns__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_columns__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Notification
Notification__0__DM__MASK EQU 0x1C0000
Notification__0__DM__SHIFT EQU 18
Notification__0__DR EQU CYREG_PRT3_DR
Notification__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Notification__0__HSIOM_MASK EQU 0x0F000000
Notification__0__HSIOM_SHIFT EQU 24
Notification__0__INTCFG EQU CYREG_PRT3_INTCFG
Notification__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Notification__0__MASK EQU 0x40
Notification__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Notification__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Notification__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Notification__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Notification__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Notification__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Notification__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Notification__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Notification__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Notification__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Notification__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Notification__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Notification__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Notification__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Notification__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Notification__0__PC EQU CYREG_PRT3_PC
Notification__0__PC2 EQU CYREG_PRT3_PC2
Notification__0__PORT EQU 3
Notification__0__PS EQU CYREG_PRT3_PS
Notification__0__SHIFT EQU 6
Notification__DR EQU CYREG_PRT3_DR
Notification__INTCFG EQU CYREG_PRT3_INTCFG
Notification__INTSTAT EQU CYREG_PRT3_INTSTAT
Notification__MASK EQU 0x40
Notification__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Notification__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Notification__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Notification__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Notification__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Notification__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Notification__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Notification__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Notification__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Notification__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Notification__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Notification__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Notification__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Notification__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Notification__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Notification__PC EQU CYREG_PRT3_PC
Notification__PC2 EQU CYREG_PRT3_PC2
Notification__PORT EQU 3
Notification__PS EQU CYREG_PRT3_PS
Notification__SHIFT EQU 6

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
