#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 01:33:08 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:33:13 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     266.312 MHz       1000.000          3.755        996.245
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.245       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.182       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.049       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.262       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.966       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.219       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.737       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.165       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.251    1004.022                          

 Data required time                                               1004.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.022                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.245                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.706
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.472       7.777         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.777         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.470%), Route: 2.276ns(66.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.514    1003.706         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.323                          
 clock uncertainty                                      -0.050    1004.273                          

 Setup time                                             -0.248    1004.025                          

 Data required time                                               1004.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.025                          
 Data arrival time                                                  -7.777                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.248                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.711
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.500       5.920         _N817            
 CLMA_58_188/Y0                    td                    0.164       6.084 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.628       6.712         _N761            
 CLMA_58_189/Y0                    td                    0.164       6.876 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.260       7.136         _N844            
 CLMA_58_189/Y1                    td                    0.169       7.305 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.438       7.743         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.743         Logic Levels: 4  
                                                                                   Logic: 1.145ns(33.806%), Route: 2.242ns(66.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519    1003.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.309                          
 clock uncertainty                                      -0.050    1004.259                          

 Setup time                                             -0.248    1004.011                          

 Data required time                                               1004.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.011                          
 Data arrival time                                                  -7.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.268                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.223       4.001 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.778
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.586       3.778         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.223       4.001 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       4.260         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   4.260         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                               0.033       4.078                          

 Data required time                                                  4.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.078                          
 Data arrival time                                                  -4.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.182                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  3.783
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.591       3.783         ntclkbufg_0      
 CLMA_38_248/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_248/Q1                    tco                   0.223       4.006 f       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.242         counter_e_b[8]   
 CLMA_38_244/M3                                                            f       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.242         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.853       4.417         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.045                          
 clock uncertainty                                       0.000       4.045                          

 Hold time                                              -0.016       4.029                          

 Data required time                                                  4.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.029                          
 Data arrival time                                                  -4.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.038  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.720
  Launch Clock Delay      :  4.356
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.261       4.617 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.416       5.033         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.387       5.420 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.476       5.896         _N817            
 CLMA_66_176/Y1                    td                    0.209       6.105 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.441       6.546         _N1005           
 CLMA_70_180/Y1                    td                    0.377       6.923 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.423       7.346         _N929            
 CLMA_70_176/Y1                    td                    0.377       7.723 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.219       7.942         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.942         Logic Levels: 4  
                                                                                   Logic: 1.611ns(44.925%), Route: 1.975ns(55.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.528    1003.720         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.318                          
 clock uncertainty                                      -0.050    1004.268                          

 Recovery time                                          -0.277    1003.991                          

 Data required time                                               1003.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.991                          
 Data arrival time                                                  -7.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.049                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.370
  Launch Clock Delay      :  3.711
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.519       3.711         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.223       3.934 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.503       4.437         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.226       4.663 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.160       4.823         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.823         Logic Levels: 1  
                                                                                   Logic: 0.449ns(40.378%), Route: 0.663ns(59.622%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.806       4.370         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.772                          
 clock uncertainty                                       0.000       3.772                          

 Removal time                                           -0.211       3.561                          

 Data required time                                                  3.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.561                          
 Data arrival time                                                  -4.823                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.262                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.377       5.628 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.422       6.050         _N818            
 CLMA_58_196/Y0                    td                    0.387       6.437 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.660       7.097         _N855            
 CLMS_66_197/Y0                    td                    0.383       7.480 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.417       7.897         _N1455           
 CLMA_70_200/Y0                    td                    0.214       8.111 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.438       8.549         _N854            
 CLMA_70_189/Y3                    td                    0.271       8.820 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.583      11.403         _N1010           
 IOL_7_349/DO                      td                    0.122      11.525 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.525         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.313 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.405         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.405         Logic Levels: 7  
                                                                                   Logic: 4.803ns(47.796%), Route: 5.246ns(52.204%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.792       4.356         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.261       4.617 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.634       5.251         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.389       5.640 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.260       5.900         _N1469           
 CLMA_58_193/Y1                    td                    0.169       6.069 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.425       6.494         _N773            
 CLMA_58_200/Y0                    td                    0.383       6.877 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.795       7.672         _N920            
 CLMA_70_200/Y1                    td                    0.382       8.054 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.425       8.479         _N851            
 CLMA_70_193/Y0                    td                    0.281       8.760 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.299      11.059         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.181 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.181         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.969 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.066         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.066         Logic Levels: 7  
                                                                                   Logic: 4.775ns(49.176%), Route: 4.935ns(50.824%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.824       4.388         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.261       4.649 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.589       5.238         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.284       5.522 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.420       5.942         _N904            
 CLMA_54_208/Y1                    td                    0.377       6.319 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.829       7.148         N53              
 CLMS_66_217/Y2                    td                    0.241       7.389 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.401      10.790         _N1              
 IOL_151_22/DO                     td                    0.122      10.912 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.912         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.788      13.700 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      13.760         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  13.760         Logic Levels: 5  
                                                                                   Logic: 4.073ns(43.459%), Route: 5.299ns(56.541%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.002       2.086         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.086         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.329%), Route: 1.057ns(50.671%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.031       2.096         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.096         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.094%), Route: 1.067ns(50.906%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.935       1.023 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.094       1.117 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.233       2.350         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   2.350         Logic Levels: 2  
                                                                                   Logic: 1.029ns(43.787%), Route: 1.321ns(56.213%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[5]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/C1                                                            r       counter_p[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.150    1003.269                          

 Data required time                                               1003.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.269                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.966                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[6]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.063
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.398       6.303         _N909            
 CLMA_58_181/A1                                                            r       counter_p[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.303         Logic Levels: 4  
                                                                                   Logic: 0.916ns(32.890%), Route: 1.869ns(67.110%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.254    1003.063         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Setup time                                             -0.149    1003.270                          

 Data required time                                               1003.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.270                          
 Data arrival time                                                  -6.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.967                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_p[15]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.068
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.393       4.784         _N817            
 CLMA_58_188/Y0                    td                    0.131       4.915 r       N58_mux9/gateop_perm/Z
                                   net (fanout=1)        0.485       5.400         _N761            
 CLMA_58_189/Y0                    td                    0.131       5.531 r       N58_mux13_3/gateop_perm/Z
                                   net (fanout=1)        0.239       5.770         _N844            
 CLMA_58_189/Y1                    td                    0.135       5.905 r       N58_mux19_7/gateop/Z
                                   net (fanout=20)       0.377       6.282         _N909            
 CLMA_58_193/A1                                                            r       counter_p[15]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.282         Logic Levels: 4  
                                                                                   Logic: 0.916ns(33.140%), Route: 1.848ns(66.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259    1003.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.396    1003.464                          
 clock uncertainty                                      -0.050    1003.414                          

 Setup time                                             -0.149    1003.265                          

 Data required time                                               1003.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.265                          
 Data arrival time                                                  -6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.983                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_a[5]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.080
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.271       3.080         ntclkbufg_0      
 CLMA_38_212/CLK                                                           r       counter_e_a[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_212/Q0                    tco                   0.197       3.277 f       counter_e_a[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.108       3.385         counter_e_a[5]   
 CLMS_38_221/AD                                                            f       dis_reg_a[5]/opit_0_inv/D

 Data arrival time                                                   3.385         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.477       3.544         ntclkbufg_0      
 CLMS_38_221/CLK                                                           r       dis_reg_a[5]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                               0.028       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                  -3.385                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[10]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[10]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[10]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q1                    tco                   0.197       3.331 f       counter_e_b[10]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[10]  
 CLMA_38_244/AD                                                            f       dis_reg_b[10]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[10]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.028       3.342                          

 Data required time                                                  3.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.342                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[11]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[11]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.572
  Launch Clock Delay      :  3.134
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.325       3.134         ntclkbufg_0      
 CLMA_38_252/CLK                                                           r       counter_e_b[11]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_252/Q2                    tco                   0.197       3.331 f       counter_e_b[11]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       3.578         counter_e_b[11]  
 CLMA_38_244/CD                                                            f       dis_reg_b[11]/opit_0_inv/D

 Data arrival time                                                   3.578         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.505       3.572         ntclkbufg_0      
 CLMA_38_244/CLK                                                           r       dis_reg_b[11]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.314                          
 clock uncertainty                                       0.000       3.314                          

 Hold time                                               0.027       3.341                          

 Data required time                                                  3.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.341                          
 Data arrival time                                                  -3.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.078
  Launch Clock Delay      :  3.518
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_180/CLK                                                           r       counter_p[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_180/Q2                    tco                   0.209       3.727 r       counter_p[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.354       4.081         counter_p[1]     
 CLMA_58_177/Y0                    td                    0.310       4.391 r       N58_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.400       4.791         _N817            
 CLMA_66_176/Y1                    td                    0.167       4.958 r       N108_mux7_5/gateop_perm/Z
                                   net (fanout=1)        0.343       5.301         _N1005           
 CLMA_70_180/Y1                    td                    0.302       5.603 r       N108_mux14/gateop_perm/Z
                                   net (fanout=2)        0.357       5.960         _N929            
 CLMA_70_176/Y1                    td                    0.302       6.262 r       N303/gateop_perm/Z
                                   net (fanout=2)        0.202       6.464         N303             
 CLMA_70_176/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   6.464         Logic Levels: 4  
                                                                                   Logic: 1.290ns(43.788%), Route: 1.656ns(56.212%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.269    1003.078         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.474                          
 clock uncertainty                                      -0.050    1003.424                          

 Recovery time                                          -0.223    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                  -6.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.737                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.533
  Launch Clock Delay      :  3.068
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.259       3.068         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_193/Q0                    tco                   0.197       3.265 f       counter_p[15]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.499       3.764         counter_p[15]    
 CLMA_70_176/Y1                    td                    0.200       3.964 f       N303/gateop_perm/Z
                                   net (fanout=2)        0.152       4.116         N303             
 CLMA_70_176/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.116         Logic Levels: 1  
                                                                                   Logic: 0.397ns(37.882%), Route: 0.651ns(62.118%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.466       3.533         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.137                          
 clock uncertainty                                       0.000       3.137                          

 Removal time                                           -0.186       2.951                          

 Data required time                                                  2.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.951                          
 Data arrival time                                                  -4.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.165                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_192/Y1                    td                    0.302       4.546 r       N66_mux3/gateop_perm/Z
                                   net (fanout=2)        0.357       4.903         _N818            
 CLMA_58_196/Y0                    td                    0.310       5.213 r       N87_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.530       5.743         _N855            
 CLMS_66_197/Y0                    td                    0.308       6.051 r       N87_mux13_6/gateop_perm/Z
                                   net (fanout=1)        0.355       6.406         _N1455           
 CLMA_70_200/Y0                    td                    0.171       6.577 r       N89_muxf6_perm/Y0
                                   net (fanout=1)        0.342       6.919         _N854            
 CLMA_70_189/Y3                    td                    0.217       7.136 f       N102_6/gateop_perm/Z
                                   net (fanout=1)        2.379       9.515         _N1010           
 IOL_7_349/DO                      td                    0.081       9.596 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.596         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.645 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.737         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.737         Logic Levels: 7  
                                                                                   Logic: 3.647ns(44.373%), Route: 4.572ns(55.627%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.451       3.518         ntclkbufg_0      
 CLMA_58_181/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_181/Q1                    tco                   0.209       3.727 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.517       4.244         counter_p[4]     
 CLMA_58_193/Y2                    td                    0.312       4.556 r       N76_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.239       4.795         _N1469           
 CLMA_58_193/Y1                    td                    0.135       4.930 r       N76_mux8/gateop_perm/Z
                                   net (fanout=1)        0.362       5.292         _N773            
 CLMA_58_200/Y0                    td                    0.308       5.600 r       N76_mux12/gateop_perm/Z
                                   net (fanout=1)        0.632       6.232         _N920            
 CLMA_70_200/Y1                    td                    0.307       6.539 r       N89_muxf6_perm/Y1
                                   net (fanout=1)        0.362       6.901         _N851            
 CLMA_70_193/Y0                    td                    0.225       7.126 f       N81/gateop_perm/Z
                                   net (fanout=1)        2.141       9.267         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.348 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.348         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.397 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.494         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.494         Logic Levels: 7  
                                                                                   Logic: 3.626ns(45.461%), Route: 4.350ns(54.539%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.480       3.547         ntclkbufg_0      
 CLMS_54_217/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_217/Q0                    tco                   0.209       3.756 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.484       4.240         counter_rgb[4]   
 CLMA_58_208/Y2                    td                    0.227       4.467 r       N51_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.355       4.822         _N904            
 CLMA_54_208/Y1                    td                    0.302       5.124 r       N53/gateop_perm/Z
                                   net (fanout=1)        0.609       5.733         N53              
 CLMS_66_217/Y2                    td                    0.193       5.926 f       N55/gateop_perm/Z
                                   net (fanout=1)        3.270       9.196         _N1              
 IOL_151_22/DO                     td                    0.081       9.277 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.277         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.326 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.386         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.386         Logic Levels: 5  
                                                                                   Logic: 3.061ns(39.048%), Route: 4.778ns(60.952%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.815       1.722         nt_echo_a        
 CLMA_38_236/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.722         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.477%), Route: 0.870ns(50.523%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.838       1.726         nt_echo_b        
 CLMA_38_264/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.726         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.363%), Route: 0.874ns(50.637%)
====================================================================================================

====================================================================================================

Startpoint  : echo_en_n (port)
Endpoint    : nr_b/opit_0_inv_L6Q_perm/CE
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 D8                                                      0.000       0.000 r       echo_en_n (port) 
                                   net (fanout=1)        0.088       0.088         echo_en_n        
 IOBS_0_361/DIN                    td                    0.781       0.869 r       echo_en_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         echo_en_n_ibuf/ntD
 IOL_7_361/RX_DATA_DD              td                    0.071       0.940 r       echo_en_n_ibuf/opit_1/OUT
                                   net (fanout=4)        1.008       1.948         nt_echo_en_n     
 CLMA_30_257/CE                                                            r       nr_b/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   1.948         Logic Levels: 2  
                                                                                   Logic: 0.852ns(43.737%), Route: 1.096ns(56.263%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.359 sec
Current time: Mon Jul 17 01:33:13 2023
Action report_timing: Peak memory pool usage is 323,342,336 bytes
Report timing is finished successfully.
