

================================================================
== Vivado HLS Report for 'AXIvideo2Mat_32_1080_1920_32_s'
================================================================
* Date:           Tue Mar 17 17:04:35 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        grayscale_prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      4.65|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  2080084|    3|  2080084|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |                       |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|        1|         1|          1|          1|   0 ~ 1  |    yes   |
        |- loop_height          |    0|  2080080| 5 ~ 1926 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width          |    1|     1921|         2|          1|          1| 0 ~ 1920 |    yes   |
        | + loop_wait_for_eol   |    0|        1|         1|          1|          1|   0 ~ 1  |    yes   |
        +-----------------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    152|
|Register         |        -|      -|     181|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     181|    222|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_367_p2              |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_378_p2              |     +    |      0|  0|  12|          12|           1|
    |AXI_video_strm_V_0_status  |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_265             |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_89              |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_97              |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_362_p2        |   icmp   |      0|  0|  14|          12|          12|
    |exitcond2_fu_373_p2        |   icmp   |      0|  0|  14|          12|          12|
    |ap_sig_bdd_107             |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_139             |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_398_p2          |    or    |      0|  0|   2|           1|           1|
    |eol_1_mux_fu_403_p2        |    or    |      0|  0|   2|           1|           1|
    |not_sof_2_fu_387_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  70|          57|          36|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |axi_0_1_reg_211         |  32|          2|   32|         64|
    |axi_0_2_reg_255         |  32|          2|   32|         64|
    |axi_0_4_reg_314         |  32|          2|   32|         64|
    |p_1_reg_233             |  12|          2|   12|         24|
    |p_Val2_s_phi_fu_282_p4  |  32|          3|   32|         96|
    |p_s_reg_222             |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 152|         13|  152|        336|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+-----+-----------+
    |          Name         | FF | Bits| Const Bits|
    +-----------------------+----+-----+-----------+
    |ap_CS_fsm              |   3|    3|          0|
    |ap_done_reg            |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0  |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1  |   1|    1|          0|
    |axi_0_1_reg_211        |  32|   32|          0|
    |axi_0_2_reg_255        |  32|   32|          0|
    |axi_0_4_reg_314        |  32|   32|          0|
    |axi_4_1_reg_200        |   1|    1|          0|
    |axi_4_4_reg_302        |   1|    1|          0|
    |axi_4_reg_165          |   1|    1|          0|
    |axi_reg_177            |  32|   32|          0|
    |eol_1_reg_244          |   1|    1|          0|
    |eol_3_reg_326          |   1|    1|          0|
    |eol_reg_266            |   1|    1|          0|
    |exitcond2_reg_471      |   1|    1|          0|
    |i_V_reg_466            |  12|   12|          0|
    |not_sof_2_reg_485      |   1|    1|          0|
    |p_1_reg_233            |  12|   12|          0|
    |p_s_reg_222            |  12|   12|          0|
    |sof_1_fu_110           |   1|    1|          0|
    |sof_1_load_reg_480     |   1|    1|          0|
    |sof_reg_189            |   1|    1|          0|
    +-----------------------+----+-----+-----------+
    |Total                  | 181|  181|          0|
    +-----------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_start                         |  in |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_done                          | out |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_idle                          | out |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|ap_ready                         | out |    1| ap_ctrl_hs | AXIvideo2Mat<32,1080,1920,32> | return value |
|AXI_video_strm_V_data_V_dout     |  in |   32|   ap_fifo  |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_data_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_data_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_data_V    |    pointer   |
|AXI_video_strm_V_keep_V_dout     |  in |    4|   ap_fifo  |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_keep_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_keep_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_keep_V    |    pointer   |
|AXI_video_strm_V_strb_V_dout     |  in |    4|   ap_fifo  |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_strb_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_strb_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_strb_V    |    pointer   |
|AXI_video_strm_V_user_V_dout     |  in |    1|   ap_fifo  |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_user_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_user_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_user_V    |    pointer   |
|AXI_video_strm_V_last_V_dout     |  in |    1|   ap_fifo  |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_last_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_last_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_last_V    |    pointer   |
|AXI_video_strm_V_id_V_dout       |  in |    1|   ap_fifo  |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_id_V_empty_n    |  in |    1|   ap_fifo  |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_id_V_read       | out |    1|   ap_fifo  |     AXI_video_strm_V_id_V     |    pointer   |
|AXI_video_strm_V_dest_V_dout     |  in |    1|   ap_fifo  |    AXI_video_strm_V_dest_V    |    pointer   |
|AXI_video_strm_V_dest_V_empty_n  |  in |    1|   ap_fifo  |    AXI_video_strm_V_dest_V    |    pointer   |
|AXI_video_strm_V_dest_V_read     | out |    1|   ap_fifo  |    AXI_video_strm_V_dest_V    |    pointer   |
|img_rows_V_read                  |  in |   12|   ap_none  |        img_rows_V_read        |    scalar    |
|img_cols_V_read                  |  in |   12|   ap_none  |        img_cols_V_read        |    scalar    |
|img_data_stream_0_V_din          | out |    8|   ap_fifo  |      img_data_stream_0_V      |    pointer   |
|img_data_stream_0_V_full_n       |  in |    1|   ap_fifo  |      img_data_stream_0_V      |    pointer   |
|img_data_stream_0_V_write        | out |    1|   ap_fifo  |      img_data_stream_0_V      |    pointer   |
|img_data_stream_1_V_din          | out |    8|   ap_fifo  |      img_data_stream_1_V      |    pointer   |
|img_data_stream_1_V_full_n       |  in |    1|   ap_fifo  |      img_data_stream_1_V      |    pointer   |
|img_data_stream_1_V_write        | out |    1|   ap_fifo  |      img_data_stream_1_V      |    pointer   |
|img_data_stream_2_V_din          | out |    8|   ap_fifo  |      img_data_stream_2_V      |    pointer   |
|img_data_stream_2_V_full_n       |  in |    1|   ap_fifo  |      img_data_stream_2_V      |    pointer   |
|img_data_stream_2_V_write        | out |    1|   ap_fifo  |      img_data_stream_2_V      |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+

