// Seed: 693698795
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype wire
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  assign id_2[1'd0] = 1;
  logic id_3;
endmodule
