$date
	Sat Feb  8 00:43:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! sum_tb $end
$var wire 1 " cout_tb $end
$var reg 1 # a_tb $end
$var reg 1 $ b_tb $end
$var reg 1 % cin_tb $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0$
1#
#30000
0!
1"
1$
#40000
0"
1!
0$
0#
1%
#50000
1"
0!
1$
#60000
0$
1#
#70000
1!
1$
#90000
