P-CAD Design Rule Check Report

======================================================================

C:\Projects\07\0704 - NECSA Supply\PCad\Stage3\FPGA\FPGA.drc:


Design Clearances (in   mm):
-------------------------------
Hole-Hole Clearance:    0.3mm
Board Edge Clearance:   Not Defined
Silk Screen Clearance:  Not Defined


Layer Clearances (in   mm):
-------------------------------

Layer Name          Pad-Pad  Pad-Line Line-Line   Pad-Via  Via-Line   Via-Via

Top                   0.150     0.150     0.150     0.150     0.150     0.150
GND                   0.150     0.150     0.150     0.150     0.150     0.150
VCC                   0.150     0.150     0.150     0.150     0.150     0.150
Bottom                0.150     0.150     0.150     0.150     0.150     0.150


Net Class Clearances (in   mm):
-------------------------------
Net Class Name      Pad-Pad  Pad-Line Line-Line   Pad-Via  Via-Line   Via-Via



Net Clearances (In   mm):
-------------------------
Net Name            Pad-Pad  Pad-Line Line-Line   Pad-Via  Via-Line   Via-Via


Net Class To Net Class Clearances (in   mm):
--------------------------------------------
Net Class Names     Pad-Pad  Pad-Line Line-Line   Pad-Via  Via-Line   Via-Via



Area Checked:
-------------

DRC Extents:            Entire Workspace


DRC Report Options:
-------------------

Net List Compare:       On
Clearance Violations:   On
Text Violations:        Off
Net List Violations:    On
Unrouted Nets:          On
Unconnected Pins:       Off
Net Length Violations:  Off
Silk Violations:        Off
Copper Pour Violations: On
Plane Violations:       Off
Component Violations:   Off

----------------------------------------------------------------------

19-Sep-07  15:44                                            Page    1

P-CAD Design Rule Check Report

======================================================================

Drill Violations:       Off
Test Point Violations:  Off

DRC Errors:
-----------


NETLIST COMPARE:

Netlist filename: C:\Projects\07\0704 - NECSA Supply\PCad\Stage3\FPGA\FPGA.net

0 warning(s) detected.
0 error(s) detected.

NETLIST VIOLATIONS:


0 warning(s) detected.
0 error(s) detected.

CLEARANCE VIOLATIONS:


0 warning(s) detected.
0 error(s) detected.

UNROUTED NETS:


0 warning(s) detected.
0 error(s) detected.

COPPER POUR VIOLATIONS:


0 warning(s) detected.
0 error(s) detected.

DRC Summary:
------------

Netlist Compare:
	Errors:   0
	Warnings: 0
Netlist:
	Errors:         0
	Warnings:       0
	Ignored Errors: 0
Clearance:
	Errors:         0
	Warnings:       0
	Ignored Errors: 0
Unrouted Nets:
	Errors:         0
	Warnings:       0
	Ignored Errors: 0
Copper Pour:

----------------------------------------------------------------------

19-Sep-07  15:44                                            Page    2

P-CAD Design Rule Check Report

======================================================================

	Errors:         0
	Warnings:       0
	Ignored Errors: 0






















































----------------------------------------------------------------------

19-Sep-07  15:44                                            Page    3

