Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,76
design__inferred_latch__count,0
design__instance__count,30102
design__instance__area,174176
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,64
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1251
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.0008615244296379387
power__switching__total,0.00036548677599057555
power__leakage__total,1.61656146246969E-7
power__total,0.001227172906510532
clock__skew__worst_hold__corner:nom_tt_025C_1v80,1.738800708189083
clock__skew__worst_setup__corner:nom_tt_025C_1v80,2.238800763700236
timing__hold__ws__corner:nom_tt_025C_1v80,0.30950032301939817
timing__setup__ws__corner:nom_tt_025C_1v80,57.040564108775655
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.309500
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,90.444946
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,1240
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1251
design__max_cap_violation__count__corner:nom_ss_100C_1v60,6
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.347117788782062
clock__skew__worst_setup__corner:nom_ss_100C_1v60,3.847117844293215
timing__hold__ws__corner:nom_ss_100C_1v60,0.8376677366626406
timing__setup__ws__corner:nom_ss_100C_1v60,54.04637601545164
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.837668
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,81.777657
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1251
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,1.0798615640666982
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,1.579861619577851
timing__hold__ws__corner:nom_ff_n40C_1v95,0.09886647336202964
timing__setup__ws__corner:nom_ff_n40C_1v95,58.09784462406127
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.098866
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.696983
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1481
design__max_fanout_violation__count,1251
design__max_cap_violation__count,10
clock__skew__worst_hold,3.490106968881225
clock__skew__worst_setup,1.5252433081582855
timing__hold__ws,0.09803658162765139
timing__setup__ws,54.0115452095596
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098037
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,81.333656
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 550.0 450.0
design__core__bbox,5.52 10.88 544.18 437.92
flow__warnings__count,1
flow__errors__count,0
design__io,428
design__die__area,247500
design__core__area,230029
design__instance__count__stdcell,30102
design__instance__area__stdcell,174176
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.757189
design__instance__utilization__stdcell,0.757189
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,426
design__io__hpwl,48355345
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,563530
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,712
antenna__violating__nets,6
antenna__violating__pins,6
route__antenna_violation__count,6
route__net,14470
route__net__special,2
route__drc_errors__iter:1,22051
route__wirelength__iter:1,726876
route__drc_errors__iter:2,10597
route__wirelength__iter:2,720497
route__drc_errors__iter:3,9646
route__wirelength__iter:3,717812
route__drc_errors__iter:4,2911
route__wirelength__iter:4,716557
route__drc_errors__iter:5,658
route__wirelength__iter:5,716297
route__drc_errors__iter:6,136
route__wirelength__iter:6,716338
route__drc_errors__iter:7,42
route__wirelength__iter:7,716295
route__drc_errors__iter:8,1
route__wirelength__iter:8,716307
route__drc_errors__iter:9,1
route__wirelength__iter:9,716307
route__drc_errors__iter:10,1
route__wirelength__iter:10,716307
route__drc_errors__iter:11,1
route__wirelength__iter:11,716308
route__drc_errors__iter:12,1
route__wirelength__iter:12,716307
route__drc_errors__iter:13,1
route__wirelength__iter:13,716308
route__drc_errors__iter:14,1
route__wirelength__iter:14,716308
route__drc_errors__iter:15,0
route__wirelength__iter:15,716306
route__drc_errors,0
route__wirelength,716306
route__vias,146645
route__vias__singlecut,146645
route__vias__multicut,0
design__disconnected_pin__count,166
design__critical_disconnected_pin__count,0
route__wirelength__max,944.62
timing__unannotated_net__count__corner:nom_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,28
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1251
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,1.659201267785912
clock__skew__worst_setup__corner:min_tt_025C_1v80,2.159201323297065
timing__hold__ws__corner:min_tt_025C_1v80,0.3056455175465758
timing__setup__ws__corner:min_tt_025C_1v80,57.08805323386327
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305646
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.767258
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,705
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1251
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.20296775945552
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.702967814966673
timing__hold__ws__corner:min_ss_100C_1v60,0.8307670342356153
timing__setup__ws__corner:min_ss_100C_1v60,54.13199641753224
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.830767
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,82.330238
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1251
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,1.0252432526471327
clock__skew__worst_setup__corner:min_ff_n40C_1v95,1.5252433081582855
timing__hold__ws__corner:min_ff_n40C_1v95,0.09803658162765139
timing__setup__ws__corner:min_ff_n40C_1v95,58.12847256955242
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.098037
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.985306
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,86
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1251
design__max_cap_violation__count__corner:max_tt_025C_1v80,8
clock__skew__worst_hold__corner:max_tt_025C_1v80,1.8197595057020501
clock__skew__worst_setup__corner:max_tt_025C_1v80,2.319759561213203
timing__hold__ws__corner:max_tt_025C_1v80,0.3146468730179049
timing__setup__ws__corner:max_tt_025C_1v80,57.02058009376722
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.314647
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,90.086472
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,431
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1481
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1251
design__max_cap_violation__count__corner:max_ss_100C_1v60,10
clock__skew__worst_hold__corner:max_ss_100C_1v60,3.490106968881225
clock__skew__worst_setup__corner:max_ss_100C_1v60,3.9901070243923775
timing__hold__ws__corner:max_ss_100C_1v60,0.8461287465726026
timing__setup__ws__corner:max_ss_100C_1v60,54.0115452095596
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.846129
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,81.333656
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,431
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1251
design__max_cap_violation__count__corner:max_ff_n40C_1v95,8
clock__skew__worst_hold__corner:max_ff_n40C_1v95,1.1369417951129979
clock__skew__worst_setup__corner:max_ff_n40C_1v95,1.6369418506241507
timing__hold__ws__corner:max_ff_n40C_1v95,0.09892464905016532
timing__setup__ws__corner:max_ff_n40C_1v95,58.08428746827954
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.098925
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.458786
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,431
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,431
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000651871
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000627086
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000099546
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000627086
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009799999999999999344773259080110250351935974322259426116943359375
ir__drop__worst,0.000065199999999999999167159259183534913972835056483745574951171875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
