{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527533667267 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527533667267 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527533667475 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527533667475 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd " "Source file: C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1527533667687 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1527533667687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527533668219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527533668223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 28 15:54:28 2018 " "Processing started: Mon May 28 15:54:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527533668223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533668223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV_Default -c DE0_CV_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533668223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527533669291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527533669291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL-rtl " "Found design unit 1: PLL-rtl" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679863 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../src/rtl/Dispositivos/PLL/PLL.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "../src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/PLL/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/fifo/fifo16x4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo16x4096-SYN " "Found design unit 1: fifo16x4096-SYN" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679875 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO16x4096 " "Found entity 1: FIFO16x4096" {  } { { "../src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/FIFO/FIFO16x4096.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/screen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Screen-logic " "Found design unit 1: Screen-logic" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679879 ""} { "Info" "ISGN_ENTITY_NAME" "1 Screen " "Found entity 1: Screen" {  } { { "../src/rtl/Dispositivos/Screen/Screen.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/Screen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/screen/ili9341.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ILI9341-rtl " "Found design unit 1: ILI9341-rtl" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ILI9341 " "Found entity 1: ILI9341" {  } { { "../src/rtl/Dispositivos/Screen/ILI9341.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/Screen/ILI9341.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/rom/rom32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom32k-SYN " "Found design unit 1: rom32k-SYN" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM32K " "Found entity 1: ROM32K" {  } { { "../src/rtl/Dispositivos/ROM/ROM32K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/ROM/ROM32K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/dispositivos/ram/ram16k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16k-SYN " "Found design unit 1: ram16k-SYN" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679895 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM16K " "Found entity 1: RAM16K" {  } { { "../src/rtl/Dispositivos/RAM/RAM16K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Dispositivos/RAM/RAM16K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/memoryio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/memoryio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryIO-logic " "Found design unit 1: MemoryIO-logic" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679899 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryIO " "Found entity 1: MemoryIO" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679903 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../src/rtl/CPU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/CPU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch " "Found design unit 1: ControlUnit-arch" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679911 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../src/rtl/ControlUnit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/ControlUnit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/computador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/g-computador/src/rtl/computador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computador-logic " "Found design unit 1: Computador-logic" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679915 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computador " "Found entity 1: Computador" {  } { { "../src/rtl/Computador.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/Computador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register64-arch " "Found design unit 1: Register64-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679919 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register64 " "Found entity 1: Register64" {  } { { "../../E-LogicaSequencial/src/rtl/Register64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register32-arch " "Found design unit 1: Register32-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "../../E-LogicaSequencial/src/rtl/Register32.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register16-arch " "Found design unit 1: Register16-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "../../E-LogicaSequencial/src/rtl/Register16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register8-arch " "Found design unit 1: Register8-arch" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679935 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "../../E-LogicaSequencial/src/rtl/Register8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Register8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram512.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram512-rtl " "Found design unit 1: Ram512-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679939 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram512 " "Found entity 1: Ram512" {  } { { "../../E-LogicaSequencial/src/rtl/Ram512.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram512.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram64-rtl " "Found design unit 1: Ram64-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679943 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram64 " "Found entity 1: Ram64" {  } { { "../../E-LogicaSequencial/src/rtl/Ram64.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram64.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram8-rtl " "Found design unit 1: Ram8-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679947 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram8 " "Found entity 1: Ram8" {  } { { "../../E-LogicaSequencial/src/rtl/Ram8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram8.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/ram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram4k-rtl " "Found design unit 1: Ram4k-rtl" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679951 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram4K " "Found entity 1: Ram4K" {  } { { "../../E-LogicaSequencial/src/rtl/Ram4K.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/Ram4K.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679955 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../E-LogicaSequencial/src/rtl/PC.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/PC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679959 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "../../E-LogicaSequencial/src/rtl/FlipFlopD.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/e-logicasequencial/src/rtl/binarydigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679963 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "../../E-LogicaSequencial/src/rtl/BinaryDigit.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/E-LogicaSequencial/src/rtl/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/zerador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerador16-rtl " "Found design unit 1: zerador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679967 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerador16 " "Found entity 1: zerador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/zerador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inversor16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor16-rtl " "Found design unit 1: inversor16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679971 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor16 " "Found entity 1: inversor16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/inversor16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/inc16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc16-rtl " "Found design unit 1: Inc16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679975 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc16 " "Found entity 1: Inc16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Inc16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679979 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/HalfAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679983 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/comparador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador16-rtl " "Found design unit 1: comparador16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679991 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador16 " "Found entity 1: comparador16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/comparador16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/ALU.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533679995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533679995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/d-unidadelogicaaritmetica/src/rtl/add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add16-rtl " "Found design unit 1: Add16-rtl" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add16 " "Found entity 1: Add16" {  } { { "../../D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/D-UnidadeLogicaAritmetica/src/rtl/Add16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or16-rtl " "Found design unit 1: Or16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680007 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or16 " "Found entity 1: Or16" {  } { { "../../C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/or8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or8Way-rtl " "Found design unit 1: Or8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or8Way " "Found entity 1: Or8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not16-rtl " "Found design unit 1: Not16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680019 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not16 " "Found entity 1: Not16" {  } { { "../../C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nor8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nor8Way-rtl " "Found design unit 1: Nor8Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nor8Way " "Found entity 1: Nor8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Nor8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nor8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_z01-rtl " "Found design unit 1: nand_z01-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680027 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_z01 " "Found entity 1: nand_z01" {  } { { "../../C-LogicaCombinacional/src/rtl/Nand.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux16-pep " "Found design unit 1: Mux16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680031 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way16-pep " "Found design unit 1: Mux8Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680035 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way16 " "Found entity 1: Mux8Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8Way-Behavioral " "Found design unit 1: Mux8Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8Way " "Found entity 1: Mux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4Way16-pep " "Found design unit 1: Mux4Way16-pep" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way16 " "Found entity 1: Mux4Way16" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4way-Behavioral " "Found design unit 1: Mux4way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680051 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4Way " "Found entity 1: Mux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-Behavioral " "Found design unit 1: Mux2Way-Behavioral" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/Mux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/Mux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux8way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux8Way-jor " "Found design unit 1: DMux8Way-jor" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680059 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux8Way " "Found entity 1: DMux8Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux8Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux4way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux4Way-rtl " "Found design unit 1: DMux4Way-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680063 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux4Way " "Found entity 1: DMux4Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux4Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux4Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/dmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMux2Way-dmux2 " "Found design unit 1: DMux2Way-dmux2" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680067 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMux2Way " "Found entity 1: DMux2Way" {  } { { "../../C-LogicaCombinacional/src/rtl/DMux2Way.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/DMux2Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter16-Barrel16 " "Found design unit 1: BarrelShifter16-Barrel16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680071 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter16 " "Found entity 1: BarrelShifter16" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/barrelshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BarrelShifter8-Barrel " "Found design unit 1: BarrelShifter8-Barrel" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680075 ""} { "Info" "ISGN_ENTITY_NAME" "1 BarrelShifter8 " "Found entity 1: BarrelShifter8" {  } { { "../../C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/BarrelShifter8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/duda/documents/insper/3-semestre/elementos/projeto/z01/projetos/c-logicacombinacional/src/rtl/and16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And16-rtl " "Found design unit 1: And16-rtl" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680079 ""} { "Info" "ISGN_ENTITY_NAME" "1 And16 " "Found entity 1: And16" {  } { { "../../C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527533680079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680079 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "CLOCK_FAST MemoryIO.vhd(140) " "VHDL Association List error at MemoryIO.vhd(140): formal \"CLOCK_FAST\" does not exist" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 140 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "CLK_FAST MemoryIO.vhd(136) " "VHDL error at MemoryIO.vhd(136): formal port or parameter \"CLK_FAST\" must have actual or default value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 136 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK_FAST MemoryIO.vhd(46) " "HDL error at MemoryIO.vhd(46): see declaration for object \"CLK_FAST\"" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 46 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "CLK_SLOW MemoryIO.vhd(136) " "VHDL error at MemoryIO.vhd(136): formal port or parameter \"CLK_SLOW\" must have actual or default value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 136 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "CLK_SLOW MemoryIO.vhd(47) " "HDL error at MemoryIO.vhd(47): see declaration for object \"CLK_SLOW\"" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 47 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "RST MemoryIO.vhd(136) " "VHDL error at MemoryIO.vhd(136): formal port or parameter \"RST\" must have actual or default value" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 136 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RST MemoryIO.vhd(48) " "HDL error at MemoryIO.vhd(48): see declaration for object \"RST\"" {  } { { "../src/rtl/MemoryIO.vhd" "" { Text "C:/Users/duda/Documents/Insper/3-semestre/elementos/projeto/Z01/Projetos/G-Computador/src/rtl/MemoryIO.vhd" 48 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527533680083 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527533680363 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 28 15:54:40 2018 " "Processing ended: Mon May 28 15:54:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527533680363 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527533680363 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527533680363 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533680363 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527533681079 ""}
